/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _SP_DMA_H_
#define _SP_DMA_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: dmac::Channel_0_Registers::CFG0::CH_PRIOR::CH_PRIOR        */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_CH_PRIOR_CH_PRIOR_7 0x7u

/* Enumeration: dmac::Channel_0_Registers::CFG0::CH_SUSP::CH_SUSP          */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_CH_SUSP_NOT_SUSPENDED 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_CH_SUSP_SUSPENDED 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::DST_HS_POL::DST_HS_POL    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_DST_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_DST_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::DS_UPD_EN::DS_UPD_EN      */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_DS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_DS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::FCMODE::FCMODE            */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_FCMODE_FCMODE_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_FCMODE_FCMODE_1 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::FIFO_EMPTY::FIFO_EMPTY    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_FIFO_EMPTY_EMPTY 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_FIFO_EMPTY_NOT_EMPTY 0x0u

/* Enumeration: dmac::Channel_0_Registers::CFG0::FIFO_MODE::FIFO_MODE      */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_FIFO_MODE_FIFO_MODE_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_FIFO_MODE_FIFO_MODE_1 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::HS_SEL_DST::HS_SEL_DST    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_HS_SEL_DST_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_HS_SEL_DST_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::HS_SEL_SRC::HS_SEL_SRC    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_HS_SEL_SRC_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_HS_SEL_SRC_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::RELOAD_DST::RELOAD_DST    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_RELOAD_DST_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_RELOAD_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::RELOAD_SRC::RELOAD_SRC    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_RELOAD_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_RELOAD_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::SRC_HS_POL::SRC_HS_POL    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_SRC_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_SRC_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_0_Registers::CFG0::SS_UPD_EN::SS_UPD_EN      */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_SS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_SS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::DEST_MSIZE::DEST_MSIZE    */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_0_Registers::CTL0::DINC::DINC                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_DINC_DINC_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_DINC_DINC_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_DINC_DINC_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_DINC_DINC_3 0x3u

/* Enumeration: dmac::Channel_0_Registers::CTL0::DONE::DONE                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_DONE_DISABLED 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_DONE_ENABLED 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::DST_SCATTER_EN::DST_SCATTER_EN */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::DST_TR_WIDTH::DST_TR_WIDTH */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_0_Registers::CTL0::INT_EN::INT_EN            */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_INT_EN_INTERRUPT_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_INT_EN_INTERRUPT_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::LLP_DST_EN::LLP_DST_EN    */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_LLP_DST_EN_LLP_DST_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_LLP_DST_EN_LLP_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::LLP_SRC_EN::LLP_SRC_EN    */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::SINC::SINC                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SINC_SINC_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SINC_SINC_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SINC_SINC_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SINC_SINC_3 0x3u

/* Enumeration: dmac::Channel_0_Registers::CTL0::SRC_GATHER_EN::SRC_GATHER_EN */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_DISABLE 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_ENABLE 0x1u

/* Enumeration: dmac::Channel_0_Registers::CTL0::SRC_MSIZE::SRC_MSIZE      */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_0_Registers::CTL0::SRC_TR_WIDTH::SRC_TR_WIDTH */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_0_Registers::CTL0::TT_FC::TT_FC              */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_0 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_1 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_2 0x2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_3 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_4 0x4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_5 0x5u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_6 0x6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_TT_FC_TT_FC_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CFG1::CH_PRIOR::CH_PRIOR        */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_CH_PRIOR_CH_PRIOR_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CFG1::CH_SUSP::CH_SUSP          */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_CH_SUSP_NOT_SUSPENDED 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_CH_SUSP_SUSPENDED 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::DST_HS_POL::DST_HS_POL    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_DST_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_DST_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::DS_UPD_EN::DS_UPD_EN      */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_DS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_DS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::FCMODE::FCMODE            */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_FCMODE_FCMODE_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_FCMODE_FCMODE_1 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::FIFO_EMPTY::FIFO_EMPTY    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_FIFO_EMPTY_EMPTY 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_FIFO_EMPTY_NOT_EMPTY 0x0u

/* Enumeration: dmac::Channel_1_Registers::CFG1::FIFO_MODE::FIFO_MODE      */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_FIFO_MODE_FIFO_MODE_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_FIFO_MODE_FIFO_MODE_1 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::HS_SEL_DST::HS_SEL_DST    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_HS_SEL_DST_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_HS_SEL_DST_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::HS_SEL_SRC::HS_SEL_SRC    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_HS_SEL_SRC_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_HS_SEL_SRC_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::RELOAD_DST::RELOAD_DST    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_RELOAD_DST_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_RELOAD_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::RELOAD_SRC::RELOAD_SRC    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_RELOAD_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_RELOAD_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::SRC_HS_POL::SRC_HS_POL    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_SRC_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_SRC_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_1_Registers::CFG1::SS_UPD_EN::SS_UPD_EN      */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_SS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_SS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::DEST_MSIZE::DEST_MSIZE    */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CTL1::DINC::DINC                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_DINC_DINC_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_DINC_DINC_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_DINC_DINC_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_DINC_DINC_3 0x3u

/* Enumeration: dmac::Channel_1_Registers::CTL1::DONE::DONE                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_DONE_DISABLED 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_DONE_ENABLED 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::DST_SCATTER_EN::DST_SCATTER_EN */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::DST_TR_WIDTH::DST_TR_WIDTH */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CTL1::INT_EN::INT_EN            */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_INT_EN_INTERRUPT_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_INT_EN_INTERRUPT_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::LLP_DST_EN::LLP_DST_EN    */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_LLP_DST_EN_LLP_DST_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_LLP_DST_EN_LLP_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::LLP_SRC_EN::LLP_SRC_EN    */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::SINC::SINC                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SINC_SINC_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SINC_SINC_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SINC_SINC_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SINC_SINC_3 0x3u

/* Enumeration: dmac::Channel_1_Registers::CTL1::SRC_GATHER_EN::SRC_GATHER_EN */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_DISABLE 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_ENABLE 0x1u

/* Enumeration: dmac::Channel_1_Registers::CTL1::SRC_MSIZE::SRC_MSIZE      */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CTL1::SRC_TR_WIDTH::SRC_TR_WIDTH */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_1_Registers::CTL1::TT_FC::TT_FC              */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_0 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_1 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_2 0x2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_3 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_4 0x4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_5 0x5u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_6 0x6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_TT_FC_TT_FC_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CFG2::CH_PRIOR::CH_PRIOR        */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_CH_PRIOR_CH_PRIOR_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CFG2::CH_SUSP::CH_SUSP          */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_CH_SUSP_NOT_SUSPENDED 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_CH_SUSP_SUSPENDED 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::DST_HS_POL::DST_HS_POL    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_DST_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_DST_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::DS_UPD_EN::DS_UPD_EN      */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_DS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_DS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::FCMODE::FCMODE            */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_FCMODE_FCMODE_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_FCMODE_FCMODE_1 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::FIFO_EMPTY::FIFO_EMPTY    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_FIFO_EMPTY_EMPTY 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_FIFO_EMPTY_NOT_EMPTY 0x0u

/* Enumeration: dmac::Channel_2_Registers::CFG2::FIFO_MODE::FIFO_MODE      */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_FIFO_MODE_FIFO_MODE_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_FIFO_MODE_FIFO_MODE_1 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::HS_SEL_DST::HS_SEL_DST    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_HS_SEL_DST_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_HS_SEL_DST_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::HS_SEL_SRC::HS_SEL_SRC    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_HS_SEL_SRC_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_HS_SEL_SRC_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::RELOAD_DST::RELOAD_DST    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_RELOAD_DST_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_RELOAD_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::RELOAD_SRC::RELOAD_SRC    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_RELOAD_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_RELOAD_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::SRC_HS_POL::SRC_HS_POL    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_SRC_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_SRC_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_2_Registers::CFG2::SS_UPD_EN::SS_UPD_EN      */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_SS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_SS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::DEST_MSIZE::DEST_MSIZE    */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CTL2::DINC::DINC                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_DINC_DINC_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_DINC_DINC_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_DINC_DINC_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_DINC_DINC_3 0x3u

/* Enumeration: dmac::Channel_2_Registers::CTL2::DONE::DONE                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_DONE_DISABLED 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_DONE_ENABLED 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::DST_SCATTER_EN::DST_SCATTER_EN */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::DST_TR_WIDTH::DST_TR_WIDTH */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CTL2::INT_EN::INT_EN            */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_INT_EN_INTERRUPT_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_INT_EN_INTERRUPT_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::LLP_DST_EN::LLP_DST_EN    */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_LLP_DST_EN_LLP_DST_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_LLP_DST_EN_LLP_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::LLP_SRC_EN::LLP_SRC_EN    */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::SINC::SINC                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SINC_SINC_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SINC_SINC_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SINC_SINC_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SINC_SINC_3 0x3u

/* Enumeration: dmac::Channel_2_Registers::CTL2::SRC_GATHER_EN::SRC_GATHER_EN */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_DISABLE 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_ENABLE 0x1u

/* Enumeration: dmac::Channel_2_Registers::CTL2::SRC_MSIZE::SRC_MSIZE      */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CTL2::SRC_TR_WIDTH::SRC_TR_WIDTH */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_2_Registers::CTL2::TT_FC::TT_FC              */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_0 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_1 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_2 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_3 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_4 0x4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_5 0x5u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_6 0x6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_TT_FC_TT_FC_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CFG3::CH_PRIOR::CH_PRIOR        */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_CH_PRIOR_CH_PRIOR_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CFG3::CH_SUSP::CH_SUSP          */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_CH_SUSP_NOT_SUSPENDED 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_CH_SUSP_SUSPENDED 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::DST_HS_POL::DST_HS_POL    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_DST_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_DST_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::DS_UPD_EN::DS_UPD_EN      */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_DS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_DS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::FCMODE::FCMODE            */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_FCMODE_FCMODE_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_FCMODE_FCMODE_1 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::FIFO_EMPTY::FIFO_EMPTY    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_FIFO_EMPTY_EMPTY 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_FIFO_EMPTY_NOT_EMPTY 0x0u

/* Enumeration: dmac::Channel_3_Registers::CFG3::FIFO_MODE::FIFO_MODE      */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_FIFO_MODE_FIFO_MODE_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_FIFO_MODE_FIFO_MODE_1 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::HS_SEL_DST::HS_SEL_DST    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_HS_SEL_DST_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_HS_SEL_DST_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::HS_SEL_SRC::HS_SEL_SRC    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_HS_SEL_SRC_HARDWARE_HS 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_HS_SEL_SRC_SOFTWARE_HS 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::RELOAD_DST::RELOAD_DST    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_RELOAD_DST_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_RELOAD_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::RELOAD_SRC::RELOAD_SRC    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_RELOAD_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_RELOAD_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::SRC_HS_POL::SRC_HS_POL    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_SRC_HS_POL_ACTIVE_HIGH 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_SRC_HS_POL_ACTIVE_LOW 0x1u

/* Enumeration: dmac::Channel_3_Registers::CFG3::SS_UPD_EN::SS_UPD_EN      */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_SS_UPD_EN_DISABLED 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_SS_UPD_EN_ENABLED 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::DEST_MSIZE::DEST_MSIZE    */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_DEST_MSIZE_DEST_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CTL3::DINC::DINC                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_DINC_DINC_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_DINC_DINC_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_DINC_DINC_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_DINC_DINC_3 0x3u

/* Enumeration: dmac::Channel_3_Registers::CTL3::DONE::DONE                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_DONE_DISABLED 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_DONE_ENABLED 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::DST_SCATTER_EN::DST_SCATTER_EN */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_DST_SCATTER_EN_DST_SCATTER_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::DST_TR_WIDTH::DST_TR_WIDTH */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_DST_TR_WIDTH_DST_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CTL3::INT_EN::INT_EN            */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_INT_EN_INTERRUPT_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_INT_EN_INTERRUPT_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::LLP_DST_EN::LLP_DST_EN    */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_LLP_DST_EN_LLP_DST_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_LLP_DST_EN_LLP_DST_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::LLP_SRC_EN::LLP_SRC_EN    */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_LLP_SRC_EN_LLP_SRC_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::SINC::SINC                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SINC_SINC_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SINC_SINC_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SINC_SINC_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SINC_SINC_3 0x3u

/* Enumeration: dmac::Channel_3_Registers::CTL3::SRC_GATHER_EN::SRC_GATHER_EN */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_DISABLE 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_SRC_GATHER_EN_SRC_GATHER_ENABLE 0x1u

/* Enumeration: dmac::Channel_3_Registers::CTL3::SRC_MSIZE::SRC_MSIZE      */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SRC_MSIZE_SRC_MSIZE_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CTL3::SRC_TR_WIDTH::SRC_TR_WIDTH */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SRC_TR_WIDTH_SRC_TR_WIDTH_7 0x7u

/* Enumeration: dmac::Channel_3_Registers::CTL3::TT_FC::TT_FC              */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_0 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_1 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_2 0x2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_3 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_4 0x4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_5 0x5u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_6 0x6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_TT_FC_TT_FC_7 0x7u

/* Enumeration: dmac::Interrupt_Registers::ClearDstTran::CLEAR::CLEAR      */
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_CLEAR_CLEAR 0x1u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_CLEAR_NOT_CLEAR 0x0u

/* Enumeration: dmac::Interrupt_Registers::ClearErr::CLEAR::CLEAR          */
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_CLEAR_CLEAR 0x1u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_CLEAR_NOT_CLEAR 0x0u

/* Enumeration: dmac::Interrupt_Registers::ClearSrcTran::CLEAR::CLEAR      */
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_CLEAR_CLEAR 0x1u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_CLEAR_NOT_CLEAR 0x0u

/* Enumeration: dmac::Interrupt_Registers::ClearTfr::CLEAR::CLEAR          */
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_CLEAR_CLEAR 0x1u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_CLEAR_NOT_CLEAR 0x0u

/* Enumeration: dmac::Interrupt_Registers::MaskBlock::INT_MASK::INT_MASK   */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_INT_MASK_MASK 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_INT_MASK_UNMASK 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskBlock::INT_MASK_WE::INT_MASK_WE */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_INT_MASK_WE_DISABLED 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_INT_MASK_WE_ENABLED 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskDstTran::INT_MASK::INT_MASK */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_INT_MASK_MASK 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_INT_MASK_UNMASK 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskDstTran::INT_MASK_WE::INT_MASK_WE */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_INT_MASK_WE_DISABLED 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_INT_MASK_WE_ENABLED 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskErr::INT_MASK::INT_MASK     */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_INT_MASK_MASK 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_INT_MASK_UNMASK 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskErr::INT_MASK_WE::INT_MASK_WE */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_INT_MASK_WE_DISABLED 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_INT_MASK_WE_ENABLED 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskSrcTran::INT_MASK::INT_MASK */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_INT_MASK_MASK 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_INT_MASK_UNMASK 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskSrcTran::INT_MASK_WE::INT_MASK_WE */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_INT_MASK_WE_DISABLED 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_INT_MASK_WE_ENABLED 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskTfr::INT_MASK::INT_MASK     */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_INT_MASK_MASK 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_INT_MASK_UNMASK 0x1u

/* Enumeration: dmac::Interrupt_Registers::MaskTfr::INT_MASK_WE::INT_MASK_WE */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_INT_MASK_WE_DISABLED 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_INT_MASK_WE_ENABLED 0x1u

/* Enumeration: dmac::Interrupt_Registers::RawBlock::RAW::RAW              */
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_RAW_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_RAW_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::RawDstTran::RAW::RAW            */
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_RAW_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_RAW_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::RawErr::RAW::RAW                */
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_RAW_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_RAW_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::RawSrcTran::RAW::RAW            */
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_RAW_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_RAW_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::RawTfr::RAW::RAW                */
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_RAW_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_RAW_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusBlock::STATUS::STATUS     */
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_STATUS_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_STATUS_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusDstTran::STATUS::STATUS   */
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_STATUS_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_STATUS_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusErr::STATUS::STATUS       */
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_STATUS_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_STATUS_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusInt::BLOCK::BLOCK         */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_BLOCK_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_BLOCK_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusInt::DSTT::DSTT           */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_DSTT_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_DSTT_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusInt::ERR::ERR             */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_ERR_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_ERR_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusInt::SRCT::SRCT           */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_SRCT_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_SRCT_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusInt::TFR::TFR             */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_TFR_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_TFR_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusSrcTran::STATUS::STATUS   */
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_STATUS_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_STATUS_INACTIVE 0x0u

/* Enumeration: dmac::Interrupt_Registers::StatusTfr::STATUS::STATUS       */
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_STATUS_ACTIVE 0x1u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_STATUS_INACTIVE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::ChEnReg::CH_EN::CH_EN       */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_CH_EN_DISABLED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_CH_EN_ENABLED 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::ADD_ENCODED_PARAMS::ADD_ENCODED_PARAMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_ADD_ENCODED_PARAMS_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_ADD_ENCODED_PARAMS_STATIC_ENDIAN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_ADD_ENCODED_PARAMS_STATIC_ENDIAN_TRUE 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_ADD_ENCODED_PARAMS_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::BIG_ENDIAN::BIG_ENDIAN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_BIG_ENDIAN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_BIG_ENDIAN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH1_MAX_BLK_SIZE::CH1_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_CH1_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH2_MAX_BLK_SIZE::CH2_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_CH2_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH3_MAX_BLK_SIZE::CH3_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_CH3_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH4_MAX_BLK_SIZE::CH4_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_CH4_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH5_MAX_BLK_SIZE::CH5_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_CH5_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH6_MAX_BLK_SIZE::CH6_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_CH6_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CH7_MAX_BLK_SIZE::CH7_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_CH7_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::CHO_MAX_BLK_SIZE::CHO_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_1023 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_127 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_15 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_2047 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_255 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_3 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_31 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_4095 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_511 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_63 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_CHO_MAX_BLK_SIZE_MAX_BLOCK_SIZE_7 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::INTR_IO::INTR_IO */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_INTR_IO_ALL_INT 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_INTR_IO_COMBINED_INT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_INTR_IO_RESERVED 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_INTR_IO_TYPE_INT 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::M1_HDATA_WIDTH::M1_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_M1_HDATA_WIDTH_DATA_BUS_WIDTH_128 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_M1_HDATA_WIDTH_DATA_BUS_WIDTH_256 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_M1_HDATA_WIDTH_DATA_BUS_WIDTH_32 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_M1_HDATA_WIDTH_DATA_BUS_WIDTH_64 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::M2_HDATA_WIDTH::M2_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_M2_HDATA_WIDTH_DATA_BUS_WIDTH_128 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_M2_HDATA_WIDTH_DATA_BUS_WIDTH_256 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_M2_HDATA_WIDTH_DATA_BUS_WIDTH_32 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_M2_HDATA_WIDTH_DATA_BUS_WIDTH_64 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::M3_HDATA_WIDTH::M3_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_M3_HDATA_WIDTH_DATA_BUS_WIDTH_128 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_M3_HDATA_WIDTH_DATA_BUS_WIDTH_256 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_M3_HDATA_WIDTH_DATA_BUS_WIDTH_32 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_M3_HDATA_WIDTH_DATA_BUS_WIDTH_64 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::M4_HDATA_WIDTH::M4_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_M4_HDATA_WIDTH_DATA_BUS_WIDTH_128 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_M4_HDATA_WIDTH_DATA_BUS_WIDTH_256 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_M4_HDATA_WIDTH_DATA_BUS_WIDTH_32 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_M4_HDATA_WIDTH_DATA_BUS_WIDTH_64 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::MAX_ABRST::MAX_ABRST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_MAX_ABRST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_MAX_ABRST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::NUM_CHANNELS::NUM_CHANNELS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_5 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_6 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_7 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_NUM_CHANNELS_NUM_CHANNEL_8 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::NUM_HS_INT::NUM_HS_INT */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_0 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_1 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_10 0x10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_2 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_3 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_4 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_5 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_6 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_7 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_8 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_9 0x9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_A 0xau
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_B 0xbu
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_C 0xcu
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_D 0xdu
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_E 0xeu
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_NUM_HS_INT_HS_INTERFACE_F 0xfu

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::NUM_MASTER_INT::NUM_MASTER_INT */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_NUM_MASTER_INT_NUM_MST_INTERFACE_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_NUM_MASTER_INT_NUM_MST_INTERFACE_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_NUM_MASTER_INT_NUM_MST_INTERFACE_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_NUM_MASTER_INT_NUM_MST_INTERFACE_4 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1::S_HDATA_WIDTH::S_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_S_HDATA_WIDTH_DATA_BUS_WIDTH_128 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_S_HDATA_WIDTH_DATA_BUS_WIDTH_256 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_S_HDATA_WIDTH_DATA_BUS_WIDTH_32 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_S_HDATA_WIDTH_DATA_BUS_WIDTH_64 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_CTL_WB_EN::CH0_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_CH0_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_CH0_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_DMS::CH0_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_CH0_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_CH0_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_CH0_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_CH0_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_CH0_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_DST_SCA_EN::CH0_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_CH0_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_CH0_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_DTW::CH0_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_CH0_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_FC::CH0_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_CH0_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_CH0_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_CH0_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_CH0_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_FIFO_DEPTH::CH0_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_CH0_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_HC_LLP::CH0_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_CH0_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_CH0_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_LMS::CH0_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_CH0_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_CH0_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_CH0_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_CH0_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_CH0_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_LOCK_EN::CH0_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_CH0_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_CH0_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_MAX_MULT_SIZE::CH0_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_CH0_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_MULTI_BLK_EN::CH0_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_CH0_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_CH0_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_SMS::CH0_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_CH0_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_CH0_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_CH0_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_CH0_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_CH0_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_SRC_GAT_EN::CH0_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_CH0_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_CH0_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_STAT_DST::CH0_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_CH0_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_CH0_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_STAT_SRC::CH0_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_CH0_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_CH0_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH0_STW::CH0_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_CH0_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH1_MULTI_BLK_TYPE::CH1_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_CH1_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH2_MULTI_BLK_TYPE::CH2_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_CH2_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH3_MULTI_BLK_TYPE::CH3_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_CH3_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH4_MULTI_BLK_TYPE::CH4_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_CH4_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH5_MULTI_BLK_TYPE::CH5_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_CH5_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH6_MULTI_BLK_TYPE::CH6_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_CH6_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CH7_MULTI_BLK_TYPE::CH7_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_CH7_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2::CHO_MULTI_BLK_TYPE::CHO_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_CNT_LLP 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_CONT_LLP 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_CONT_RELOAD 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_LLP_LLP 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_LLP_RELOAD 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_PROGRAMMABLE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_RELOAD_CONT 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_RELOAD_LLP 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_CHO_MULTI_BLK_TYPE_RELOAD_RELOAD 0x3u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_CTL_WB_EN::CH1_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_CH1_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_CH1_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_DMS::CH1_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_CH1_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_CH1_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_CH1_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_CH1_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_CH1_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_DST_SCA_EN::CH1_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_CH1_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_CH1_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_DTW::CH1_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_CH1_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_FC::CH1_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_CH1_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_CH1_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_CH1_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_CH1_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_FIFO_DEPTH::CH1_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_CH1_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_HC_LLP::CH1_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_CH1_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_CH1_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_LMS::CH1_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_CH1_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_CH1_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_CH1_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_CH1_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_CH1_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_LOCK_EN::CH1_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_CH1_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_CH1_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_MAX_MULT_SIZE::CH1_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_CH1_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_MULTI_BLK_EN::CH1_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_CH1_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_CH1_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_SMS::CH1_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_CH1_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_CH1_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_CH1_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_CH1_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_CH1_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_SRC_GAT_EN::CH1_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_CH1_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_CH1_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_STAT_DST::CH1_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_CH1_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_CH1_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_STAT_SRC::CH1_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_CH1_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_CH1_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH1_STW::CH1_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_CH1_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_CTL_WB_EN::CH2_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_CH2_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_CH2_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_DMS::CH2_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_CH2_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_CH2_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_CH2_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_CH2_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_CH2_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_DST_SCA_EN::CH2_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_CH2_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_CH2_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_DTW::CH2_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_CH2_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_FC::CH2_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_CH2_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_CH2_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_CH2_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_CH2_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_FIFO_DEPTH::CH2_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_CH2_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_HC_LLP::CH2_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_CH2_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_CH2_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_LMS::CH2_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_CH2_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_CH2_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_CH2_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_CH2_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_CH2_LMS_PROGRAMMALE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_LOCK_EN::CH2_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_CH2_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_CH2_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_MAX_MULT_SIZE::CH2_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_CH2_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_MULTI_BLK_EN::CH2_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_CH2_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_CH2_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_SMS::CH2_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_CH2_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_CH2_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_CH2_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_CH2_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_CH2_SMS_PROGRAMMALE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_SRC_GAT_EN::CH2_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_CH2_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_CH2_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_STAT_DST::CH2_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_CH2_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_CH2_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_STAT_SRC::CH2_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_CH2_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_CH2_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3::CH2_STW::CH2_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_CH2_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_CTL_WB_EN::CH3_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_CH3_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_CH3_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_DMS::CH3_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_CH3_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_CH3_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_CH3_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_CH3_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_CH3_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_DST_SCA_EN::CH3_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_CH3_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_CH3_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_DTW::CH3_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_CH3_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_FC::CH3_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_CH3_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_CH3_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_CH3_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_CH3_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_FIFO_DEPTH::CH3_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_CH3_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_HC_LLP::CH3_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_CH3_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_CH3_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_LMS::CH3_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_CH3_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_CH3_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_CH3_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_CH3_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_CH3_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_LOCK_EN::CH3_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_CH3_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_CH3_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_MAX_MULT_SIZE::CH3_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_CH3_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_MULTI_BLK_EN::CH3_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_CH3_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_CH3_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_SMS::CH3_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_CH3_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_CH3_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_CH3_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_CH3_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_CH3_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_SRC_GAT_EN::CH3_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_CH3_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_CH3_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_STAT_DST::CH3_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_CH3_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_CH3_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_STAT_SRC::CH3_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_CH3_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_CH3_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH3_STW::CH3_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_CH3_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_CTL_WB_EN::CH4_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_CH4_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_CH4_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_DMS::CH4_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_CH4_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_CH4_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_CH4_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_CH4_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_CH4_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_DST_SCA_EN::CH4_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_CH4_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_CH4_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_DTW::CH4_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_CH4_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_FC::CH4_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_CH4_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_CH4_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_CH4_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_CH4_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_FIFO_DEPTH::CH4_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_CH4_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_HC_LLP::CH4_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_CH4_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_CH4_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_LMS::CH4_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_CH4_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_CH4_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_CH4_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_CH4_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_CH4_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_LOCK_EN::CH4_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_CH4_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_CH4_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_MAX_MULT_SIZE::CH4_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_CH4_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_MULTI_BLK_EN::CH4_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_CH4_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_CH4_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_SMS::CH4_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_CH4_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_CH4_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_CH4_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_CH4_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_CH4_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_SRC_GAT_EN::CH4_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_CH4_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_CH4_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_STAT_DST::CH4_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_CH4_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_CH4_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_STAT_SRC::CH4_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_CH4_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_CH4_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4::CH4_STW::CH4_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_CH4_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_CTL_WB_EN::CH5_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_CH5_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_CH5_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_DMS::CH5_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_CH5_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_CH5_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_CH5_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_CH5_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_CH5_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_DST_SCA_EN::CH5_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_CH5_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_CH5_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_DTW::CH5_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_CH5_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_FC::CH5_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_CH5_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_CH5_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_CH5_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_CH5_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_FIFO_DEPTH::CH5_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_CH5_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_HC_LLP::CH5_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_CH5_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_CH5_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_LMS::CH5_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_CH5_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_CH5_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_CH5_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_CH5_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_CH5_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_LOCK_EN::CH5_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_CH5_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_CH5_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_MAX_MULT_SIZE::CH5_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_CH5_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_MULTI_BLK_EN::CH5_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_CH5_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_CH5_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_SMS::CH5_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_CH5_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_CH5_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_CH5_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_CH5_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_CH5_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_SRC_GAT_EN::CH5_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_CH5_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_CH5_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_STAT_DST::CH5_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_CH5_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_CH5_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_STAT_SRC::CH5_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_CH5_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_CH5_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH5_STW::CH5_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_CH5_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_CTL_WB_EN::CH6_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_CH6_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_CH6_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_DMS::CH6_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_CH6_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_CH6_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_CH6_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_CH6_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_CH6_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_DST_SCA_EN::CH6_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_CH6_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_CH6_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_DTW::CH6_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_CH6_DTW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_FC::CH6_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_CH6_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_CH6_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_CH6_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_CH6_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_FIFO_DEPTH::CH6_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_CH6_FIFO_DEPTH_IFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_HC_LLP::CH6_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_CH6_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_CH6_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_LMS::CH6_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_CH6_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_CH6_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_CH6_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_CH6_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_CH6_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_LOCK_EN::CH6_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_CH6_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_CH6_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_MAX_MULT_SIZE::CH6_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_CH6_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_MULTI_BLK_EN::CH6_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_CH6_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_CH6_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_SMS::CH6_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_CH6_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_CH6_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_CH6_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_CH6_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_CH6_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_SRC_GAT_EN::CH6_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_CH6_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_CH6_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_STAT_DST::CH6_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_CH6_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_CH6_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_STAT_SRC::CH6_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_CH6_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_CH6_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5::CH6_STW::CH6_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_CH6_STW_TRANS_WIDTH_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_CTL_WB_EN::CH7_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_CH7_CTL_WB_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_CH7_CTL_WB_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_DMS::CH7_DMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_CH7_DMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_CH7_DMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_CH7_DMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_CH7_DMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_CH7_DMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_DST_SCA_EN::CH7_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_CH7_DST_SCA_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_CH7_DST_SCA_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_DTW::CH7_DTW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_DTW_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_NO_HARDCODE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_CH7_DTW_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_FC::CH7_FC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_CH7_FC_FC_ANY 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_CH7_FC_FC_DMA 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_CH7_FC_FC_DST 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_CH7_FC_FC_SRC 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_FIFO_DEPTH::CH7_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_128 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_16 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_256 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_32 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_64 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_CH7_FIFO_DEPTH_FIFO_DEPTH_8 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_HC_LLP::CH7_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_CH7_HC_LLP_HARDCODED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_CH7_HC_LLP_PROGRAMMABLE 0x0u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_LMS::CH7_LMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_CH7_LMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_CH7_LMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_CH7_LMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_CH7_LMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_CH7_LMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_LOCK_EN::CH7_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_CH7_LOCK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_CH7_LOCK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_MAX_MULT_SIZE::CH7_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_4 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_MAX_MULT_SIZE_8 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_CH7_MAX_MULT_SIZE_RESERVED 0x7u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_MULTI_BLK_EN::CH7_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_CH7_MULTI_BLK_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_CH7_MULTI_BLK_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_SMS::CH7_SMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_CH7_SMS_MASTER_1 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_CH7_SMS_MASTER_2 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_CH7_SMS_MASTER_3 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_CH7_SMS_MASTER_4 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_CH7_SMS_PROGRAMMABLE 0x4u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_SRC_GAT_EN::CH7_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_CH7_SRC_GAT_EN_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_CH7_SRC_GAT_EN_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_STAT_DST::CH7_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_CH7_STAT_DST_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_CH7_STAT_DST_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_STAT_SRC::CH7_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_CH7_STAT_SRC_FALSE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_CH7_STAT_SRC_TRUE 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6::CH7_STW::CH7_STW */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_NO_HARDCODE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_RESERVED 0x7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_128 0x5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_16 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_256 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_32 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_64 0x4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_CH7_STW_STW_8 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DmaCfgReg::DMA_EN::DMA_EN   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_DMA_EN_DISABLED 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_DMA_EN_ENABLED 0x1u

/* Enumeration: dmac::Miscellaneous_Registers::DmaTestReg::TEST_SLV_IF::TEST_SLV_IF */
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_TEST_SLV_IF_NORMAL_MODE 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_TEST_SLV_IF_TEST_MODE 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::LstDstReg::LSTDST::LSTDST */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_LSTDST_LAST 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_LSTDST_NOT_LAST 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::LstDstReg::LSTDST_WE::LSTDST_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_LSTDST_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_LSTDST_WE_ENABLED 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::LstSrcReg::LSTSRC::LSTSRC */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_LSTSRC_LAST 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_LSTSRC_NOT_LAST 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::LstSrcReg::LSTSRC_WE::LSTSRC_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_LSTSRC_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_LSTSRC_WE_ENABLED 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::ReqDstReg::DST_REQ::DST_REQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_DST_REQ_ACTIVE 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_DST_REQ_INACTIVE 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::ReqDstReg::DST_REQ_WE::DST_REQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_DST_REQ_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_DST_REQ_WE_ENABLED 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::ReqSrcReg::SRC_REQ::SRC_REQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_SRC_REQ_ACTIVE 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_SRC_REQ_INACTIVE 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::ReqSrcReg::SRC_REQ_WE::SRC_REQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_SRC_REQ_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_SRC_REQ_WE_ENABLED 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::SglRqDstReg::DST_SGLREQ::DST_SGLREQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_DST_SGLREQ_ACTIVE 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_DST_SGLREQ_INACTIVE 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::SglRqDstReg::DST_SGLREQ_WE::DST_SGLREQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_DST_SGLREQ_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_DST_SGLREQ_WE_ENABLED 0x1u

/* Enumeration: dmac::Software_Handshake_Registers::SglRqSrcReg::SRC_SGLREQ::SRC_SGLREQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_SRC_SGLREQ_ACTIVE 0x1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_SRC_SGLREQ_INACTIVE 0x0u

/* Enumeration: dmac::Software_Handshake_Registers::SglRqSrcReg::SRC_SGLREQ_WE::SRC_SGLREQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_SRC_SGLREQ_WE_DISABLED 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_SRC_SGLREQ_WE_ENABLED 0x1u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: dmac                                      */
/* Group: dmac.Channel_0_Registers                                         */
#define DMAC_CHANNEL_0_REGISTERS_ADDRESS 0x0u
#define DMAC_CHANNEL_0_REGISTERS_BYTE_ADDRESS 0x0u
/* Register: dmac.Channel_0_Registers.SAR0                                 */
#define DMAC_CHANNEL_0_REGISTERS_SAR0_ADDRESS 0x0u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_BYTE_ADDRESS 0x0u
/* Register: dmac.Channel_0_Registers.DAR0                                 */
#define DMAC_CHANNEL_0_REGISTERS_DAR0_ADDRESS 0x8u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_BYTE_ADDRESS 0x8u
/* Register: dmac.Channel_0_Registers.LLP0                                 */
#define DMAC_CHANNEL_0_REGISTERS_LLP0_ADDRESS 0x10u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_BYTE_ADDRESS 0x10u
/* Register: dmac.Channel_0_Registers.CTL0                                 */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_ADDRESS 0x18u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BYTE_ADDRESS 0x18u
/* Register: dmac.Channel_0_Registers.SSTAT0                               */
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_ADDRESS 0x20u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_BYTE_ADDRESS 0x20u
/* Register: dmac.Channel_0_Registers.DSTAT0                               */
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_ADDRESS 0x28u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_BYTE_ADDRESS 0x28u
/* Register: dmac.Channel_0_Registers.SSTATAR0                             */
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_ADDRESS 0x30u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_BYTE_ADDRESS 0x30u
/* Register: dmac.Channel_0_Registers.DSTATAR0                             */
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_ADDRESS 0x38u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_BYTE_ADDRESS 0x38u
/* Register: dmac.Channel_0_Registers.CFG0                                 */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_ADDRESS 0x40u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_BYTE_ADDRESS 0x40u
/* Register: dmac.Channel_0_Registers.SGR0                                 */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_ADDRESS 0x48u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_BYTE_ADDRESS 0x48u
/* Register: dmac.Channel_0_Registers.DSR0                                 */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_ADDRESS 0x50u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_BYTE_ADDRESS 0x50u
/* Group: dmac.Channel_1_Registers                                         */
#define DMAC_CHANNEL_1_REGISTERS_ADDRESS 0x58u
#define DMAC_CHANNEL_1_REGISTERS_BYTE_ADDRESS 0x58u
/* Register: dmac.Channel_1_Registers.SAR1                                 */
#define DMAC_CHANNEL_1_REGISTERS_SAR1_ADDRESS 0x58u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_BYTE_ADDRESS 0x58u
/* Register: dmac.Channel_1_Registers.DAR1                                 */
#define DMAC_CHANNEL_1_REGISTERS_DAR1_ADDRESS 0x60u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_BYTE_ADDRESS 0x60u
/* Register: dmac.Channel_1_Registers.LLP1                                 */
#define DMAC_CHANNEL_1_REGISTERS_LLP1_ADDRESS 0x68u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_BYTE_ADDRESS 0x68u
/* Register: dmac.Channel_1_Registers.CTL1                                 */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_ADDRESS 0x70u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BYTE_ADDRESS 0x70u
/* Register: dmac.Channel_1_Registers.SSTAT1                               */
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_ADDRESS 0x78u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_BYTE_ADDRESS 0x78u
/* Register: dmac.Channel_1_Registers.DSTAT1                               */
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_ADDRESS 0x80u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_BYTE_ADDRESS 0x80u
/* Register: dmac.Channel_1_Registers.SSTATAR1                             */
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_ADDRESS 0x88u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_BYTE_ADDRESS 0x88u
/* Register: dmac.Channel_1_Registers.DSTATAR1                             */
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_ADDRESS 0x90u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_BYTE_ADDRESS 0x90u
/* Register: dmac.Channel_1_Registers.CFG1                                 */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_ADDRESS 0x98u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_BYTE_ADDRESS 0x98u
/* Register: dmac.Channel_1_Registers.SGR1                                 */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_ADDRESS 0xa0u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_BYTE_ADDRESS 0xa0u
/* Register: dmac.Channel_1_Registers.DSR1                                 */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_ADDRESS 0xa8u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_BYTE_ADDRESS 0xa8u
/* Group: dmac.Channel_2_Registers                                         */
#define DMAC_CHANNEL_2_REGISTERS_ADDRESS 0xb0u
#define DMAC_CHANNEL_2_REGISTERS_BYTE_ADDRESS 0xb0u
/* Register: dmac.Channel_2_Registers.SAR2                                 */
#define DMAC_CHANNEL_2_REGISTERS_SAR2_ADDRESS 0xb0u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_BYTE_ADDRESS 0xb0u
/* Register: dmac.Channel_2_Registers.DAR2                                 */
#define DMAC_CHANNEL_2_REGISTERS_DAR2_ADDRESS 0xb8u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_BYTE_ADDRESS 0xb8u
/* Register: dmac.Channel_2_Registers.LLP2                                 */
#define DMAC_CHANNEL_2_REGISTERS_LLP2_ADDRESS 0xc0u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_BYTE_ADDRESS 0xc0u
/* Register: dmac.Channel_2_Registers.CTL2                                 */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_ADDRESS 0xc8u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BYTE_ADDRESS 0xc8u
/* Register: dmac.Channel_2_Registers.SSTAT2                               */
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_ADDRESS 0xd0u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_BYTE_ADDRESS 0xd0u
/* Register: dmac.Channel_2_Registers.DSTAT2                               */
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_ADDRESS 0xd8u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_BYTE_ADDRESS 0xd8u
/* Register: dmac.Channel_2_Registers.SSTATAR2                             */
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_ADDRESS 0xe0u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_BYTE_ADDRESS 0xe0u
/* Register: dmac.Channel_2_Registers.DSTATAR2                             */
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_ADDRESS 0xe8u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_BYTE_ADDRESS 0xe8u
/* Register: dmac.Channel_2_Registers.CFG2                                 */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_ADDRESS 0xf0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_BYTE_ADDRESS 0xf0u
/* Register: dmac.Channel_2_Registers.SGR2                                 */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_ADDRESS 0xf8u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_BYTE_ADDRESS 0xf8u
/* Register: dmac.Channel_2_Registers.DSR2                                 */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_ADDRESS 0x100u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_BYTE_ADDRESS 0x100u
/* Group: dmac.Channel_3_Registers                                         */
#define DMAC_CHANNEL_3_REGISTERS_ADDRESS 0x108u
#define DMAC_CHANNEL_3_REGISTERS_BYTE_ADDRESS 0x108u
/* Register: dmac.Channel_3_Registers.SAR3                                 */
#define DMAC_CHANNEL_3_REGISTERS_SAR3_ADDRESS 0x108u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_BYTE_ADDRESS 0x108u
/* Register: dmac.Channel_3_Registers.DAR3                                 */
#define DMAC_CHANNEL_3_REGISTERS_DAR3_ADDRESS 0x110u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_BYTE_ADDRESS 0x110u
/* Register: dmac.Channel_3_Registers.LLP3                                 */
#define DMAC_CHANNEL_3_REGISTERS_LLP3_ADDRESS 0x118u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_BYTE_ADDRESS 0x118u
/* Register: dmac.Channel_3_Registers.CTL3                                 */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_ADDRESS 0x120u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BYTE_ADDRESS 0x120u
/* Register: dmac.Channel_3_Registers.SSTAT3                               */
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_ADDRESS 0x128u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_BYTE_ADDRESS 0x128u
/* Register: dmac.Channel_3_Registers.DSTAT3                               */
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_ADDRESS 0x130u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_BYTE_ADDRESS 0x130u
/* Register: dmac.Channel_3_Registers.SSTATAR3                             */
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_ADDRESS 0x138u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_BYTE_ADDRESS 0x138u
/* Register: dmac.Channel_3_Registers.DSTATAR3                             */
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_ADDRESS 0x140u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_BYTE_ADDRESS 0x140u
/* Register: dmac.Channel_3_Registers.CFG3                                 */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_ADDRESS 0x148u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_BYTE_ADDRESS 0x148u
/* Register: dmac.Channel_3_Registers.SGR3                                 */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_ADDRESS 0x150u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_BYTE_ADDRESS 0x150u
/* Register: dmac.Channel_3_Registers.DSR3                                 */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_ADDRESS 0x158u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_BYTE_ADDRESS 0x158u
/* Group: dmac.Interrupt_Registers                                         */
#define DMAC_INTERRUPT_REGISTERS_ADDRESS 0x2c0u
#define DMAC_INTERRUPT_REGISTERS_BYTE_ADDRESS 0x2c0u
/* Register: dmac.Interrupt_Registers.RawTfr                               */
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_ADDRESS 0x2c0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_BYTE_ADDRESS 0x2c0u
/* Register: dmac.Interrupt_Registers.RawBlock                             */
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_ADDRESS 0x2c8u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_BYTE_ADDRESS 0x2c8u
/* Register: dmac.Interrupt_Registers.RawSrcTran                           */
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_ADDRESS 0x2d0u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_BYTE_ADDRESS 0x2d0u
/* Register: dmac.Interrupt_Registers.RawDstTran                           */
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_ADDRESS 0x2d8u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_BYTE_ADDRESS 0x2d8u
/* Register: dmac.Interrupt_Registers.RawErr                               */
#define DMAC_INTERRUPT_REGISTERS_RAWERR_ADDRESS 0x2e0u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_BYTE_ADDRESS 0x2e0u
/* Register: dmac.Interrupt_Registers.StatusTfr                            */
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_ADDRESS 0x2e8u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_BYTE_ADDRESS 0x2e8u
/* Register: dmac.Interrupt_Registers.StatusBlock                          */
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_ADDRESS 0x2f0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_BYTE_ADDRESS 0x2f0u
/* Register: dmac.Interrupt_Registers.StatusSrcTran                        */
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_ADDRESS 0x2f8u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_BYTE_ADDRESS 0x2f8u
/* Register: dmac.Interrupt_Registers.StatusDstTran                        */
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_ADDRESS 0x300u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_BYTE_ADDRESS 0x300u
/* Register: dmac.Interrupt_Registers.StatusErr                            */
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_ADDRESS 0x308u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_BYTE_ADDRESS 0x308u
/* Register: dmac.Interrupt_Registers.MaskTfr                              */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_ADDRESS 0x310u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_BYTE_ADDRESS 0x310u
/* Register: dmac.Interrupt_Registers.MaskBlock                            */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_ADDRESS 0x318u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_BYTE_ADDRESS 0x318u
/* Register: dmac.Interrupt_Registers.MaskSrcTran                          */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_ADDRESS 0x320u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_BYTE_ADDRESS 0x320u
/* Register: dmac.Interrupt_Registers.MaskDstTran                          */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_ADDRESS 0x328u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_BYTE_ADDRESS 0x328u
/* Register: dmac.Interrupt_Registers.MaskErr                              */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_ADDRESS 0x330u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_BYTE_ADDRESS 0x330u
/* Register: dmac.Interrupt_Registers.ClearTfr                             */
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_ADDRESS 0x338u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_BYTE_ADDRESS 0x338u
/* Register: dmac.Interrupt_Registers.ClearBlock                           */
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_ADDRESS 0x340u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_BYTE_ADDRESS 0x340u
/* Register: dmac.Interrupt_Registers.ClearSrcTran                         */
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_ADDRESS 0x348u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_BYTE_ADDRESS 0x348u
/* Register: dmac.Interrupt_Registers.ClearDstTran                         */
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_ADDRESS 0x350u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_BYTE_ADDRESS 0x350u
/* Register: dmac.Interrupt_Registers.ClearErr                             */
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_ADDRESS 0x358u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_BYTE_ADDRESS 0x358u
/* Register: dmac.Interrupt_Registers.StatusInt                            */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ADDRESS 0x360u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BYTE_ADDRESS 0x360u
/* Group: dmac.Software_Handshake_Registers                                */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_ADDRESS 0x368u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_BYTE_ADDRESS 0x368u
/* Register: dmac.Software_Handshake_Registers.ReqSrcReg                   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_ADDRESS 0x368u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_BYTE_ADDRESS 0x368u
/* Register: dmac.Software_Handshake_Registers.ReqDstReg                   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_ADDRESS 0x370u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_BYTE_ADDRESS 0x370u
/* Register: dmac.Software_Handshake_Registers.SglRqSrcReg                 */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_ADDRESS 0x378u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_BYTE_ADDRESS 0x378u
/* Register: dmac.Software_Handshake_Registers.SglRqDstReg                 */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_ADDRESS 0x380u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_BYTE_ADDRESS 0x380u
/* Register: dmac.Software_Handshake_Registers.LstSrcReg                   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_ADDRESS 0x388u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_BYTE_ADDRESS 0x388u
/* Register: dmac.Software_Handshake_Registers.LstDstReg                   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_ADDRESS 0x390u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_BYTE_ADDRESS 0x390u
/* Group: dmac.Miscellaneous_Registers                                     */
#define DMAC_MISCELLANEOUS_REGISTERS_ADDRESS 0x398u
#define DMAC_MISCELLANEOUS_REGISTERS_BYTE_ADDRESS 0x398u
/* Register: dmac.Miscellaneous_Registers.DmaCfgReg                        */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_ADDRESS 0x398u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_BYTE_ADDRESS 0x398u
/* Register: dmac.Miscellaneous_Registers.ChEnReg                          */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_ADDRESS 0x3a0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_BYTE_ADDRESS 0x3a0u
/* Register: dmac.Miscellaneous_Registers.DmaIdReg                         */
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_ADDRESS 0x3a8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_BYTE_ADDRESS 0x3a8u
/* Register: dmac.Miscellaneous_Registers.DmaTestReg                       */
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_ADDRESS 0x3b0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_BYTE_ADDRESS 0x3b0u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_6                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_ADDRESS 0x3c8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_BYTE_ADDRESS 0x3c8u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_5                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_ADDRESS 0x3d0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_BYTE_ADDRESS 0x3d0u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_4                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_ADDRESS 0x3d8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_BYTE_ADDRESS 0x3d8u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_3                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_ADDRESS 0x3e0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_BYTE_ADDRESS 0x3e0u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_2                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_ADDRESS 0x3e8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_BYTE_ADDRESS 0x3e8u
/* Register: dmac.Miscellaneous_Registers.DMA_COMP_PARAMS_1                */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADDRESS 0x3f0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BYTE_ADDRESS 0x3f0u
/* Register: dmac.Miscellaneous_Registers.DmaCompsID                       */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_ADDRESS 0x3f8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_BYTE_ADDRESS 0x3f8u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: dmac                                                   */
/* Addressmap template: dmac                                               */
#define DMAC_SIZE 0x400u
#define DMAC_BYTE_SIZE 0x400u
/* Group member: dmac.Channel_0_Registers                                  */
/* Group type referenced: dmac::Channel_0_Registers                        */
/* Group template referenced: dmac::Channel_0_Registers                    */
#define DMAC_CHANNEL_0_REGISTERS_OFFSET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_BYTE_OFFSET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Channel_1_Registers                                  */
/* Group type referenced: dmac::Channel_1_Registers                        */
/* Group template referenced: dmac::Channel_1_Registers                    */
#define DMAC_CHANNEL_1_REGISTERS_OFFSET 0x58u
#define DMAC_CHANNEL_1_REGISTERS_BYTE_OFFSET 0x58u
#define DMAC_CHANNEL_1_REGISTERS_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Channel_2_Registers                                  */
/* Group type referenced: dmac::Channel_2_Registers                        */
/* Group template referenced: dmac::Channel_2_Registers                    */
#define DMAC_CHANNEL_2_REGISTERS_OFFSET 0xb0u
#define DMAC_CHANNEL_2_REGISTERS_BYTE_OFFSET 0xb0u
#define DMAC_CHANNEL_2_REGISTERS_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Channel_3_Registers                                  */
/* Group type referenced: dmac::Channel_3_Registers                        */
/* Group template referenced: dmac::Channel_3_Registers                    */
#define DMAC_CHANNEL_3_REGISTERS_OFFSET 0x108u
#define DMAC_CHANNEL_3_REGISTERS_BYTE_OFFSET 0x108u
#define DMAC_CHANNEL_3_REGISTERS_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Interrupt_Registers                                  */
/* Group type referenced: dmac::Interrupt_Registers                        */
/* Group template referenced: dmac::Interrupt_Registers                    */
#define DMAC_INTERRUPT_REGISTERS_OFFSET 0x2c0u
#define DMAC_INTERRUPT_REGISTERS_BYTE_OFFSET 0x2c0u
#define DMAC_INTERRUPT_REGISTERS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Software_Handshake_Registers                         */
/* Group type referenced: dmac::Software_Handshake_Registers               */
/* Group template referenced: dmac::Software_Handshake_Registers           */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_OFFSET 0x368u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_BYTE_OFFSET 0x368u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_WRITE_ACCESS 1u
/* Group member: dmac.Miscellaneous_Registers                              */
/* Group type referenced: dmac::Miscellaneous_Registers                    */
/* Group template referenced: dmac::Miscellaneous_Registers                */
#define DMAC_MISCELLANEOUS_REGISTERS_OFFSET 0x398u
#define DMAC_MISCELLANEOUS_REGISTERS_BYTE_OFFSET 0x398u
#define DMAC_MISCELLANEOUS_REGISTERS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_WRITE_ACCESS 1u

/* Group type: dmac::Channel_0_Registers                                   */
/* Group template: dmac::Channel_0_Registers                               */
#define DMAC_CHANNEL_0_REGISTERS_SIZE 0x58u
#define DMAC_CHANNEL_0_REGISTERS_BYTE_SIZE 0x58u
/* Register member: dmac::Channel_0_Registers.SAR0                         */
/* Register type referenced: dmac::Channel_0_Registers::SAR0               */
/* Register template referenced: dmac::Channel_0_Registers::SAR0           */
#define DMAC_CHANNEL_0_REGISTERS_SAR0_OFFSET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_BYTE_OFFSET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SAR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SAR0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.DAR0                         */
/* Register type referenced: dmac::Channel_0_Registers::DAR0               */
/* Register template referenced: dmac::Channel_0_Registers::DAR0           */
#define DMAC_CHANNEL_0_REGISTERS_DAR0_OFFSET 0x8u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_BYTE_OFFSET 0x8u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DAR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DAR0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.LLP0                         */
/* Register type referenced: dmac::Channel_0_Registers::LLP0               */
/* Register template referenced: dmac::Channel_0_Registers::LLP0           */
#define DMAC_CHANNEL_0_REGISTERS_LLP0_OFFSET 0x10u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_BYTE_OFFSET 0x10u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_WRITE_MASK 0x00000000fffffffcull
/* Register member: dmac::Channel_0_Registers.CTL0                         */
/* Register type referenced: dmac::Channel_0_Registers::CTL0               */
/* Register template referenced: dmac::Channel_0_Registers::CTL0           */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_OFFSET 0x18u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BYTE_OFFSET 0x18u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RESET_VALUE 0x0000000200304801ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_WRITE_MASK 0x000010ff1877ffffull
/* Register member: dmac::Channel_0_Registers.SSTAT0                       */
/* Register type referenced: dmac::Channel_0_Registers::SSTAT0             */
/* Register template referenced: dmac::Channel_0_Registers::SSTAT0         */
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_OFFSET 0x20u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_BYTE_OFFSET 0x20u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.DSTAT0                       */
/* Register type referenced: dmac::Channel_0_Registers::DSTAT0             */
/* Register template referenced: dmac::Channel_0_Registers::DSTAT0         */
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_OFFSET 0x28u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_BYTE_OFFSET 0x28u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.SSTATAR0                     */
/* Register type referenced: dmac::Channel_0_Registers::SSTATAR0           */
/* Register template referenced: dmac::Channel_0_Registers::SSTATAR0       */
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_OFFSET 0x30u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_BYTE_OFFSET 0x30u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.DSTATAR0                     */
/* Register type referenced: dmac::Channel_0_Registers::DSTATAR0           */
/* Register template referenced: dmac::Channel_0_Registers::DSTATAR0       */
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_OFFSET 0x38u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_BYTE_OFFSET 0x38u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_0_Registers.CFG0                         */
/* Register type referenced: dmac::Channel_0_Registers::CFG0               */
/* Register template referenced: dmac::Channel_0_Registers::CFG0           */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_OFFSET 0x40u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_BYTE_OFFSET 0x40u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RESET_VALUE 0x0000000400000e00ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_WRITE_MASK 0x0000007ffffc0de0ull
/* Register member: dmac::Channel_0_Registers.SGR0                         */
/* Register type referenced: dmac::Channel_0_Registers::SGR0               */
/* Register template referenced: dmac::Channel_0_Registers::SGR0           */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_OFFSET 0x48u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_BYTE_OFFSET 0x48u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_WRITE_MASK 0x000000000fffffffull
/* Register member: dmac::Channel_0_Registers.DSR0                         */
/* Register type referenced: dmac::Channel_0_Registers::DSR0               */
/* Register template referenced: dmac::Channel_0_Registers::DSR0           */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_OFFSET 0x50u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_BYTE_OFFSET 0x50u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_WRITE_MASK 0x000000000fffffffull

/* Register type: dmac::Channel_0_Registers::SAR0                          */
/* Register template: dmac::Channel_0_Registers::SAR0                      */
/* Field member: dmac::Channel_0_Registers::SAR0.Rsvd_SAR                  */
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_SAR0_RSVD_SAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::SAR0.SAR                       */
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SAR0_SAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::DAR0                          */
/* Register template: dmac::Channel_0_Registers::DAR0                      */
/* Field member: dmac::Channel_0_Registers::DAR0.Rsvd_DAR                  */
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_DAR0_RSVD_DAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::DAR0.DAR                       */
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DAR0_DAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::LLP0                          */
/* Register template: dmac::Channel_0_Registers::LLP0                      */
/* Field member: dmac::Channel_0_Registers::LLP0.Rsvd_LLP                  */
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::LLP0.LOC                       */
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_LSB 2u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_WIDTH 30u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_FIELD_MASK 0x00000000fffffffcull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_GET(x) \
   ((((uint64_t)x) & 0x00000000fffffffcull) >> 2)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_SET(x) \
   ((((uint64_t)x) << 2) & 0x00000000fffffffcull)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_LOC_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x00000000fffffffcull) | ((r) & 0xffffffff00000003ull))
/* Field member: dmac::Channel_0_Registers::LLP0.Rsvd_LMS                  */
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_MSB 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_FIELD_MASK 0x0000000000000003ull
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_GET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_SET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_0_REGISTERS_LLP0_RSVD_LMS_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: dmac::Channel_0_Registers::CTL0                          */
/* Register template: dmac::Channel_0_Registers::CTL0                      */
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_3_CTL                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_LSB 45u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_WIDTH 19u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_RESET 0x00000ul
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_FIELD_MASK 0xffffe00000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_GET(x) \
   ((((uint64_t)x) & 0xffffe00000000000ull) >> 45)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_SET(x) \
   ((((uint64_t)x) << 45) & 0xffffe00000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_3_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0xffffe00000000000ull) | ((r) & 0x00001fffffffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.DONE                      */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_MSB 44u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_LSB 44u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_FIELD_MASK 0x0000100000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_2_CTL                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_MSB 43u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_LSB 40u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_WIDTH 4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_FIELD_MASK 0x00000f0000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_2_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.BLOCK_TS                  */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_MSB 39u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_WIDTH 8u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_RESET 0x02u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_FIELD_MASK 0x000000ff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_BLOCK_TS_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_1_CTL                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_LSB 29u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_FIELD_MASK 0x00000000e0000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000000e0000000ull) >> 29)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_SET(x) \
   ((((uint64_t)x) << 29) & 0x00000000e0000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_1_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x00000000e0000000ull) | ((r) & 0xffffffff1fffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.LLP_SRC_EN                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_MSB 28u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_LSB 28u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_FIELD_MASK 0x0000000010000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_SRC_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.LLP_DST_EN                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_MSB 27u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_LSB 27u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_FIELD_MASK 0x0000000008000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_LLP_DST_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_SMS                  */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_MSB 26u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_LSB 25u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_FIELD_MASK 0x0000000006000000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_GET(x) \
   ((((uint64_t)x) & 0x0000000006000000ull) >> 25)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000006000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000006000000ull) | ((r) & 0xfffffffff9ffffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_DMS                  */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_MSB 24u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_LSB 23u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_FIELD_MASK 0x0000000001800000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.TT_FC                     */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_MSB 22u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_LSB 20u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_RESET 0x3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_FIELD_MASK 0x0000000000700000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_GET(x) \
   ((((uint64_t)x) & 0x0000000000700000ull) >> 20)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000700000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_TT_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000700000ull) | ((r) & 0xffffffffff8fffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.Rsvd_CTL                  */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_MSB 19u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_LSB 19u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_RSVD_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.DST_SCATTER_EN            */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_MSB 18u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_LSB 18u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_SCATTER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.SRC_GATHER_EN             */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_MSB 17u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_LSB 17u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_GATHER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_0_Registers::CTL0.SRC_MSIZE                 */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_MSB 16u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_LSB 14u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_FIELD_MASK 0x000000000001c000ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000001c000ull) >> 14)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000001c000ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000001c000ull) | ((r) & 0xfffffffffffe3fffull))
/* Field member: dmac::Channel_0_Registers::CTL0.DEST_MSIZE                */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_MSB 13u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_LSB 11u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_FIELD_MASK 0x0000000000003800ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000003800ull) >> 11)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000003800ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DEST_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000003800ull) | ((r) & 0xffffffffffffc7ffull))
/* Field member: dmac::Channel_0_Registers::CTL0.SINC                      */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_MSB 10u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_LSB 9u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_FIELD_MASK 0x0000000000000600ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000600ull) >> 9)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000600ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SINC_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000600ull) | ((r) & 0xfffffffffffff9ffull))
/* Field member: dmac::Channel_0_Registers::CTL0.DINC                      */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_MSB 8u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_LSB 7u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_FIELD_MASK 0x0000000000000180ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000180ull) >> 7)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000180ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DINC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000180ull) | ((r) & 0xfffffffffffffe7full))
/* Field member: dmac::Channel_0_Registers::CTL0.SRC_TR_WIDTH              */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_MSB 6u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_LSB 4u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_FIELD_MASK 0x0000000000000070ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0000000000000070ull) >> 4)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000070ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_SRC_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: dmac::Channel_0_Registers::CTL0.DST_TR_WIDTH              */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_MSB 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_LSB 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_FIELD_MASK 0x000000000000000eull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x000000000000000eull) >> 1)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000000eull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_DST_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000000eull) | ((r) & 0xfffffffffffffff1ull))
/* Field member: dmac::Channel_0_Registers::CTL0.INT_EN                    */
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_MSB 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_FIELD_MASK 0x0000000000000001ull
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_0_REGISTERS_CTL0_INT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Channel_0_Registers::SSTAT0                        */
/* Register template: dmac::Channel_0_Registers::SSTAT0                    */
/* Field member: dmac::Channel_0_Registers::SSTAT0.Rsvd_1_SSTAT            */
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_RSVD_1_SSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::SSTAT0.SSTAT                   */
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SSTAT0_SSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::DSTAT0                        */
/* Register template: dmac::Channel_0_Registers::DSTAT0                    */
/* Field member: dmac::Channel_0_Registers::DSTAT0.Rsvd_1_DSTAT            */
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_RSVD_1_DSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::DSTAT0.DSTAT                   */
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSTAT0_DSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::SSTATAR0                      */
/* Register template: dmac::Channel_0_Registers::SSTATAR0                  */
/* Field member: dmac::Channel_0_Registers::SSTATAR0.Rsvd_1_SSTATAR        */
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_RSVD_1_SSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::SSTATAR0.SSTATAR               */
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_SSTATAR0_SSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::DSTATAR0                      */
/* Register template: dmac::Channel_0_Registers::DSTATAR0                  */
/* Field member: dmac::Channel_0_Registers::DSTATAR0.Rsvd_1_DSTATAR        */
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_RSVD_1_DSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::DSTATAR0.DSTATAR               */
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSTATAR0_DSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_0_Registers::CFG0                          */
/* Register template: dmac::Channel_0_Registers::CFG0                      */
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_3_CFG                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_LSB 47u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_WIDTH 17u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_RESET 0x00000ul
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_FIELD_MASK 0xffff800000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_GET(x) \
   ((((uint64_t)x) & 0xffff800000000000ull) >> 47)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_SET(x) \
   ((((uint64_t)x) << 47) & 0xffff800000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_3_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0xffff800000000000ull) | ((r) & 0x00007fffffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_2_CFG                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_MSB 46u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_LSB 43u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_WIDTH 4u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_FIELD_MASK 0x0000780000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000780000000000ull) >> 43)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000780000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_2_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000780000000000ull) | ((r) & 0xffff87ffffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_1_CFG                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_MSB 42u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_LSB 39u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_WIDTH 4u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_FIELD_MASK 0x0000078000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000078000000000ull) >> 39)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000078000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_1_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000078000000000ull) | ((r) & 0xfffff87fffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.SS_UPD_EN                 */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_MSB 38u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_LSB 38u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_FIELD_MASK 0x0000004000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.DS_UPD_EN                 */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_MSB 37u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_LSB 37u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_FIELD_MASK 0x0000002000000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.PROTCTL                   */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_MSB 36u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_LSB 34u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_FIELD_MASK 0x0000001c00000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_GET(x) \
   ((((uint64_t)x) & 0x0000001c00000000ull) >> 34)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000001c00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_PROTCTL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000001c00000000ull) | ((r) & 0xffffffe3ffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.FIFO_MODE                 */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_MSB 33u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_LSB 33u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_FIELD_MASK 0x0000000200000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.FCMODE                    */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_MSB 32u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_FIELD_MASK 0x0000000100000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FCMODE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.RELOAD_DST                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_LSB 31u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_FIELD_MASK 0x0000000080000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.RELOAD_SRC                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_MSB 30u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_LSB 30u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_FIELD_MASK 0x0000000040000000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RELOAD_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.MAX_ABRST                 */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_MSB 29u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_LSB 20u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_WIDTH 10u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_RESET 0x000u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_FIELD_MASK 0x000000003ff00000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_GET(x) \
   ((((uint64_t)x) & 0x000000003ff00000ull) >> 20)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000003ff00000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_MAX_ABRST_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000003ff00000ull) | ((r) & 0xffffffffc00fffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.SRC_HS_POL                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_MSB 19u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_LSB 19u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_SRC_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.DST_HS_POL                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_MSB 18u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_LSB 18u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_DST_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_LOCK_B               */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_MSB 17u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_LSB 17u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_LOCK_CH              */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_MSB 16u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_LSB 16u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_FIELD_MASK 0x0000000000010000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_LOCK_B_L             */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_MSB 15u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_LSB 14u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_FIELD_MASK 0x000000000000c000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_B_L_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_LOCK_CH_L            */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_MSB 13u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_LSB 12u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_WIDTH 2u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_FIELD_MASK 0x0000000000003000ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_GET(x) \
   ((((uint64_t)x) & 0x0000000000003000ull) >> 12)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000003000ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_LOCK_CH_L_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000003000ull) | ((r) & 0xffffffffffffcfffull))
/* Field member: dmac::Channel_0_Registers::CFG0.HS_SEL_SRC                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_MSB 11u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_LSB 11u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_FIELD_MASK 0x0000000000000800ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Channel_0_Registers::CFG0.HS_SEL_DST                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_MSB 10u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_LSB 10u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_FIELD_MASK 0x0000000000000400ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_HS_SEL_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Channel_0_Registers::CFG0.FIFO_EMPTY                */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_MSB 9u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_LSB 9u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_RESET 0x1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_FIELD_MASK 0x0000000000000200ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_FIFO_EMPTY_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Channel_0_Registers::CFG0.CH_SUSP                   */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_MSB 8u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_LSB 8u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_WIDTH 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_FIELD_MASK 0x0000000000000100ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_SUSP_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Channel_0_Registers::CFG0.CH_PRIOR                  */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_MSB 7u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_LSB 5u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_WIDTH 3u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_FIELD_MASK 0x00000000000000e0ull
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000e0ull) >> 5)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_SET(x) \
   ((((uint64_t)x) << 5) & 0x00000000000000e0ull)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_CH_PRIOR_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x00000000000000e0ull) | ((r) & 0xffffffffffffff1full))
/* Field member: dmac::Channel_0_Registers::CFG0.Rsvd_CFG                  */
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_MSB 4u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_WIDTH 5u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_RESET 0x00u
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_FIELD_MASK 0x000000000000001full
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_GET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_SET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_0_REGISTERS_CFG0_RSVD_CFG_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: dmac::Channel_0_Registers::SGR0                          */
/* Register template: dmac::Channel_0_Registers::SGR0                      */
/* Field member: dmac::Channel_0_Registers::SGR0.Rsvd_1_SGR                */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_1_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::SGR0.Rsvd_SGR                  */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_LSB 28u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_WIDTH 4u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_RSVD_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_0_Registers::SGR0.SGC                       */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_MSB 27u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_LSB 20u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_WIDTH 8u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_RESET 0x00u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_0_Registers::SGR0.SGI                       */
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_MSB 19u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_WIDTH 20u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_RESET 0x00000ul
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_0_REGISTERS_SGR0_SGI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Register type: dmac::Channel_0_Registers::DSR0                          */
/* Register template: dmac::Channel_0_Registers::DSR0                      */
/* Field member: dmac::Channel_0_Registers::DSR0.Rsvd_1_DSR                */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_MSB 63u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_LSB 32u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_WIDTH 32u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_RESET 0x00000000ul
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_1_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_0_Registers::DSR0.Rsvd_DSR                  */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_MSB 31u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_LSB 28u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_WIDTH 4u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_RESET 0x0u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_RSVD_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_0_Registers::DSR0.DSC                       */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_MSB 27u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_LSB 20u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_WIDTH 8u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_RESET 0x00u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_0_Registers::DSR0.DSI                       */
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_MSB 19u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_LSB 0u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_WIDTH 20u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_READ_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_RESET 0x00000ul
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_0_REGISTERS_DSR0_DSI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Group type: dmac::Channel_1_Registers                                   */
/* Group template: dmac::Channel_1_Registers                               */
#define DMAC_CHANNEL_1_REGISTERS_SIZE 0x58u
#define DMAC_CHANNEL_1_REGISTERS_BYTE_SIZE 0x58u
/* Register member: dmac::Channel_1_Registers.SAR1                         */
/* Register type referenced: dmac::Channel_1_Registers::SAR1               */
/* Register template referenced: dmac::Channel_1_Registers::SAR1           */
#define DMAC_CHANNEL_1_REGISTERS_SAR1_OFFSET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_BYTE_OFFSET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SAR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SAR1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.DAR1                         */
/* Register type referenced: dmac::Channel_1_Registers::DAR1               */
/* Register template referenced: dmac::Channel_1_Registers::DAR1           */
#define DMAC_CHANNEL_1_REGISTERS_DAR1_OFFSET 0x8u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_BYTE_OFFSET 0x8u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DAR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DAR1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.LLP1                         */
/* Register type referenced: dmac::Channel_1_Registers::LLP1               */
/* Register template referenced: dmac::Channel_1_Registers::LLP1           */
#define DMAC_CHANNEL_1_REGISTERS_LLP1_OFFSET 0x10u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_BYTE_OFFSET 0x10u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_WRITE_MASK 0x00000000fffffffcull
/* Register member: dmac::Channel_1_Registers.CTL1                         */
/* Register type referenced: dmac::Channel_1_Registers::CTL1               */
/* Register template referenced: dmac::Channel_1_Registers::CTL1           */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_OFFSET 0x18u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BYTE_OFFSET 0x18u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RESET_VALUE 0x0000000200304801ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_WRITE_MASK 0x000010ff1877ffffull
/* Register member: dmac::Channel_1_Registers.SSTAT1                       */
/* Register type referenced: dmac::Channel_1_Registers::SSTAT1             */
/* Register template referenced: dmac::Channel_1_Registers::SSTAT1         */
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_OFFSET 0x20u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_BYTE_OFFSET 0x20u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.DSTAT1                       */
/* Register type referenced: dmac::Channel_1_Registers::DSTAT1             */
/* Register template referenced: dmac::Channel_1_Registers::DSTAT1         */
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_OFFSET 0x28u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_BYTE_OFFSET 0x28u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.SSTATAR1                     */
/* Register type referenced: dmac::Channel_1_Registers::SSTATAR1           */
/* Register template referenced: dmac::Channel_1_Registers::SSTATAR1       */
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_OFFSET 0x30u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_BYTE_OFFSET 0x30u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.DSTATAR1                     */
/* Register type referenced: dmac::Channel_1_Registers::DSTATAR1           */
/* Register template referenced: dmac::Channel_1_Registers::DSTATAR1       */
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_OFFSET 0x38u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_BYTE_OFFSET 0x38u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_1_Registers.CFG1                         */
/* Register type referenced: dmac::Channel_1_Registers::CFG1               */
/* Register template referenced: dmac::Channel_1_Registers::CFG1           */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_OFFSET 0x40u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_BYTE_OFFSET 0x40u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RESET_VALUE 0x0000000400000e20ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_WRITE_MASK 0x0000007ffffc0de0ull
/* Register member: dmac::Channel_1_Registers.SGR1                         */
/* Register type referenced: dmac::Channel_1_Registers::SGR1               */
/* Register template referenced: dmac::Channel_1_Registers::SGR1           */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_OFFSET 0x48u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_BYTE_OFFSET 0x48u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_WRITE_MASK 0x000000000fffffffull
/* Register member: dmac::Channel_1_Registers.DSR1                         */
/* Register type referenced: dmac::Channel_1_Registers::DSR1               */
/* Register template referenced: dmac::Channel_1_Registers::DSR1           */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_OFFSET 0x50u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_BYTE_OFFSET 0x50u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_WRITE_MASK 0x000000000fffffffull

/* Register type: dmac::Channel_1_Registers::SAR1                          */
/* Register template: dmac::Channel_1_Registers::SAR1                      */
/* Field member: dmac::Channel_1_Registers::SAR1.Rsvd_SAR                  */
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_SAR1_RSVD_SAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::SAR1.SAR                       */
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SAR1_SAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::DAR1                          */
/* Register template: dmac::Channel_1_Registers::DAR1                      */
/* Field member: dmac::Channel_1_Registers::DAR1.Rsvd_DAR                  */
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_DAR1_RSVD_DAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::DAR1.DAR                       */
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DAR1_DAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::LLP1                          */
/* Register template: dmac::Channel_1_Registers::LLP1                      */
/* Field member: dmac::Channel_1_Registers::LLP1.Rsvd_LLP                  */
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::LLP1.LOC                       */
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_LSB 2u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_WIDTH 30u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_FIELD_MASK 0x00000000fffffffcull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_GET(x) \
   ((((uint64_t)x) & 0x00000000fffffffcull) >> 2)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_SET(x) \
   ((((uint64_t)x) << 2) & 0x00000000fffffffcull)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_LOC_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x00000000fffffffcull) | ((r) & 0xffffffff00000003ull))
/* Field member: dmac::Channel_1_Registers::LLP1.Rsvd_LMS                  */
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_MSB 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_FIELD_MASK 0x0000000000000003ull
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_GET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_SET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_1_REGISTERS_LLP1_RSVD_LMS_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: dmac::Channel_1_Registers::CTL1                          */
/* Register template: dmac::Channel_1_Registers::CTL1                      */
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_3_CTL                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_LSB 45u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_WIDTH 19u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_RESET 0x00000ul
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_FIELD_MASK 0xffffe00000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_GET(x) \
   ((((uint64_t)x) & 0xffffe00000000000ull) >> 45)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_SET(x) \
   ((((uint64_t)x) << 45) & 0xffffe00000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_3_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0xffffe00000000000ull) | ((r) & 0x00001fffffffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.DONE                      */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_MSB 44u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_LSB 44u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_FIELD_MASK 0x0000100000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_2_CTL                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_MSB 43u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_LSB 40u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_WIDTH 4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_FIELD_MASK 0x00000f0000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_2_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.BLOCK_TS                  */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_MSB 39u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_WIDTH 8u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_RESET 0x02u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_FIELD_MASK 0x000000ff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_BLOCK_TS_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_1_CTL                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_LSB 29u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_FIELD_MASK 0x00000000e0000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000000e0000000ull) >> 29)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_SET(x) \
   ((((uint64_t)x) << 29) & 0x00000000e0000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_1_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x00000000e0000000ull) | ((r) & 0xffffffff1fffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.LLP_SRC_EN                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_MSB 28u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_LSB 28u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_FIELD_MASK 0x0000000010000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_SRC_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.LLP_DST_EN                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_MSB 27u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_LSB 27u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_FIELD_MASK 0x0000000008000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_LLP_DST_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_SMS                  */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_MSB 26u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_LSB 25u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_FIELD_MASK 0x0000000006000000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_GET(x) \
   ((((uint64_t)x) & 0x0000000006000000ull) >> 25)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000006000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000006000000ull) | ((r) & 0xfffffffff9ffffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_DMS                  */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_MSB 24u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_LSB 23u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_FIELD_MASK 0x0000000001800000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.TT_FC                     */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_MSB 22u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_LSB 20u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_RESET 0x3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_FIELD_MASK 0x0000000000700000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_GET(x) \
   ((((uint64_t)x) & 0x0000000000700000ull) >> 20)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000700000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_TT_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000700000ull) | ((r) & 0xffffffffff8fffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.Rsvd_CTL                  */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_MSB 19u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_LSB 19u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_RSVD_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.DST_SCATTER_EN            */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_MSB 18u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_LSB 18u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_SCATTER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.SRC_GATHER_EN             */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_MSB 17u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_LSB 17u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_GATHER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_1_Registers::CTL1.SRC_MSIZE                 */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_MSB 16u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_LSB 14u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_FIELD_MASK 0x000000000001c000ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000001c000ull) >> 14)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000001c000ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000001c000ull) | ((r) & 0xfffffffffffe3fffull))
/* Field member: dmac::Channel_1_Registers::CTL1.DEST_MSIZE                */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_MSB 13u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_LSB 11u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_FIELD_MASK 0x0000000000003800ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000003800ull) >> 11)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000003800ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DEST_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000003800ull) | ((r) & 0xffffffffffffc7ffull))
/* Field member: dmac::Channel_1_Registers::CTL1.SINC                      */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_MSB 10u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_LSB 9u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_FIELD_MASK 0x0000000000000600ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000600ull) >> 9)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000600ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SINC_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000600ull) | ((r) & 0xfffffffffffff9ffull))
/* Field member: dmac::Channel_1_Registers::CTL1.DINC                      */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_MSB 8u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_LSB 7u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_FIELD_MASK 0x0000000000000180ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000180ull) >> 7)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000180ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DINC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000180ull) | ((r) & 0xfffffffffffffe7full))
/* Field member: dmac::Channel_1_Registers::CTL1.SRC_TR_WIDTH              */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_MSB 6u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_LSB 4u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_FIELD_MASK 0x0000000000000070ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0000000000000070ull) >> 4)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000070ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_SRC_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: dmac::Channel_1_Registers::CTL1.DST_TR_WIDTH              */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_MSB 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_LSB 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_FIELD_MASK 0x000000000000000eull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x000000000000000eull) >> 1)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000000eull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_DST_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000000eull) | ((r) & 0xfffffffffffffff1ull))
/* Field member: dmac::Channel_1_Registers::CTL1.INT_EN                    */
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_MSB 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_FIELD_MASK 0x0000000000000001ull
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_1_REGISTERS_CTL1_INT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Channel_1_Registers::SSTAT1                        */
/* Register template: dmac::Channel_1_Registers::SSTAT1                    */
/* Field member: dmac::Channel_1_Registers::SSTAT1.Rsvd_1_SSTAT            */
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_RSVD_1_SSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::SSTAT1.SSTAT                   */
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SSTAT1_SSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::DSTAT1                        */
/* Register template: dmac::Channel_1_Registers::DSTAT1                    */
/* Field member: dmac::Channel_1_Registers::DSTAT1.Rsvd_1_DSTAT            */
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_RSVD_1_DSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::DSTAT1.DSTAT                   */
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSTAT1_DSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::SSTATAR1                      */
/* Register template: dmac::Channel_1_Registers::SSTATAR1                  */
/* Field member: dmac::Channel_1_Registers::SSTATAR1.Rsvd_1_SSTATAR        */
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_RSVD_1_SSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::SSTATAR1.SSTATAR               */
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_SSTATAR1_SSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::DSTATAR1                      */
/* Register template: dmac::Channel_1_Registers::DSTATAR1                  */
/* Field member: dmac::Channel_1_Registers::DSTATAR1.Rsvd_1_DSTATAR        */
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_RSVD_1_DSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::DSTATAR1.DSTATAR               */
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSTATAR1_DSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_1_Registers::CFG1                          */
/* Register template: dmac::Channel_1_Registers::CFG1                      */
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_3_CFG                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_LSB 47u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_WIDTH 17u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_RESET 0x00000ul
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_FIELD_MASK 0xffff800000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_GET(x) \
   ((((uint64_t)x) & 0xffff800000000000ull) >> 47)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_SET(x) \
   ((((uint64_t)x) << 47) & 0xffff800000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_3_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0xffff800000000000ull) | ((r) & 0x00007fffffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_2_CFG                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_MSB 46u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_LSB 43u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_WIDTH 4u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_FIELD_MASK 0x0000780000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000780000000000ull) >> 43)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000780000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_2_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000780000000000ull) | ((r) & 0xffff87ffffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_1_CFG                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_MSB 42u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_LSB 39u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_WIDTH 4u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_FIELD_MASK 0x0000078000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000078000000000ull) >> 39)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000078000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_1_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000078000000000ull) | ((r) & 0xfffff87fffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.SS_UPD_EN                 */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_MSB 38u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_LSB 38u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_FIELD_MASK 0x0000004000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.DS_UPD_EN                 */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_MSB 37u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_LSB 37u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_FIELD_MASK 0x0000002000000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.PROTCTL                   */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_MSB 36u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_LSB 34u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_FIELD_MASK 0x0000001c00000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_GET(x) \
   ((((uint64_t)x) & 0x0000001c00000000ull) >> 34)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000001c00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_PROTCTL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000001c00000000ull) | ((r) & 0xffffffe3ffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.FIFO_MODE                 */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_MSB 33u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_LSB 33u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_FIELD_MASK 0x0000000200000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.FCMODE                    */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_MSB 32u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_FIELD_MASK 0x0000000100000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FCMODE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.RELOAD_DST                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_LSB 31u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_FIELD_MASK 0x0000000080000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.RELOAD_SRC                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_MSB 30u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_LSB 30u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_FIELD_MASK 0x0000000040000000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RELOAD_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.MAX_ABRST                 */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_MSB 29u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_LSB 20u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_WIDTH 10u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_RESET 0x000u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_FIELD_MASK 0x000000003ff00000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_GET(x) \
   ((((uint64_t)x) & 0x000000003ff00000ull) >> 20)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000003ff00000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_MAX_ABRST_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000003ff00000ull) | ((r) & 0xffffffffc00fffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.SRC_HS_POL                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_MSB 19u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_LSB 19u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_SRC_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.DST_HS_POL                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_MSB 18u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_LSB 18u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_DST_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_LOCK_B               */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_MSB 17u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_LSB 17u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_LOCK_CH              */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_MSB 16u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_LSB 16u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_FIELD_MASK 0x0000000000010000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_LOCK_B_L             */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_MSB 15u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_LSB 14u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_FIELD_MASK 0x000000000000c000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_B_L_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_LOCK_CH_L            */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_MSB 13u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_LSB 12u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_WIDTH 2u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_FIELD_MASK 0x0000000000003000ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_GET(x) \
   ((((uint64_t)x) & 0x0000000000003000ull) >> 12)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000003000ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_LOCK_CH_L_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000003000ull) | ((r) & 0xffffffffffffcfffull))
/* Field member: dmac::Channel_1_Registers::CFG1.HS_SEL_SRC                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_MSB 11u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_LSB 11u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_FIELD_MASK 0x0000000000000800ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Channel_1_Registers::CFG1.HS_SEL_DST                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_MSB 10u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_LSB 10u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_FIELD_MASK 0x0000000000000400ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_HS_SEL_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Channel_1_Registers::CFG1.FIFO_EMPTY                */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_MSB 9u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_LSB 9u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_FIELD_MASK 0x0000000000000200ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_FIFO_EMPTY_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Channel_1_Registers::CFG1.CH_SUSP                   */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_MSB 8u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_LSB 8u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_WIDTH 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_FIELD_MASK 0x0000000000000100ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_SUSP_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Channel_1_Registers::CFG1.CH_PRIOR                  */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_MSB 7u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_LSB 5u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_WIDTH 3u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_RESET 0x1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_FIELD_MASK 0x00000000000000e0ull
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000e0ull) >> 5)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_SET(x) \
   ((((uint64_t)x) << 5) & 0x00000000000000e0ull)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_CH_PRIOR_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x00000000000000e0ull) | ((r) & 0xffffffffffffff1full))
/* Field member: dmac::Channel_1_Registers::CFG1.Rsvd_CFG                  */
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_MSB 4u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_WIDTH 5u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_RESET 0x00u
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_FIELD_MASK 0x000000000000001full
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_GET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_SET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_1_REGISTERS_CFG1_RSVD_CFG_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: dmac::Channel_1_Registers::SGR1                          */
/* Register template: dmac::Channel_1_Registers::SGR1                      */
/* Field member: dmac::Channel_1_Registers::SGR1.Rsvd_1_SGR                */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_1_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::SGR1.Rsvd_SGR                  */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_LSB 28u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_WIDTH 4u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_RSVD_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_1_Registers::SGR1.SGC                       */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_MSB 27u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_LSB 20u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_WIDTH 8u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_RESET 0x00u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_1_Registers::SGR1.SGI                       */
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_MSB 19u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_WIDTH 20u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_RESET 0x00000ul
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_1_REGISTERS_SGR1_SGI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Register type: dmac::Channel_1_Registers::DSR1                          */
/* Register template: dmac::Channel_1_Registers::DSR1                      */
/* Field member: dmac::Channel_1_Registers::DSR1.Rsvd_1_DSR                */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_MSB 63u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_LSB 32u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_WIDTH 32u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_RESET 0x00000000ul
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_1_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_1_Registers::DSR1.Rsvd_DSR                  */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_MSB 31u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_LSB 28u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_WIDTH 4u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_RESET 0x0u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_RSVD_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_1_Registers::DSR1.DSC                       */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_MSB 27u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_LSB 20u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_WIDTH 8u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_RESET 0x00u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_1_Registers::DSR1.DSI                       */
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_MSB 19u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_LSB 0u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_WIDTH 20u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_READ_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_RESET 0x00000ul
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_1_REGISTERS_DSR1_DSI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Group type: dmac::Channel_2_Registers                                   */
/* Group template: dmac::Channel_2_Registers                               */
#define DMAC_CHANNEL_2_REGISTERS_SIZE 0x58u
#define DMAC_CHANNEL_2_REGISTERS_BYTE_SIZE 0x58u
/* Register member: dmac::Channel_2_Registers.SAR2                         */
/* Register type referenced: dmac::Channel_2_Registers::SAR2               */
/* Register template referenced: dmac::Channel_2_Registers::SAR2           */
#define DMAC_CHANNEL_2_REGISTERS_SAR2_OFFSET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_BYTE_OFFSET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SAR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SAR2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.DAR2                         */
/* Register type referenced: dmac::Channel_2_Registers::DAR2               */
/* Register template referenced: dmac::Channel_2_Registers::DAR2           */
#define DMAC_CHANNEL_2_REGISTERS_DAR2_OFFSET 0x8u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_BYTE_OFFSET 0x8u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DAR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DAR2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.LLP2                         */
/* Register type referenced: dmac::Channel_2_Registers::LLP2               */
/* Register template referenced: dmac::Channel_2_Registers::LLP2           */
#define DMAC_CHANNEL_2_REGISTERS_LLP2_OFFSET 0x10u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_BYTE_OFFSET 0x10u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_WRITE_MASK 0x00000000fffffffcull
/* Register member: dmac::Channel_2_Registers.CTL2                         */
/* Register type referenced: dmac::Channel_2_Registers::CTL2               */
/* Register template referenced: dmac::Channel_2_Registers::CTL2           */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_OFFSET 0x18u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BYTE_OFFSET 0x18u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RESET_VALUE 0x0000000200304801ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_WRITE_MASK 0x000010ff1877ffffull
/* Register member: dmac::Channel_2_Registers.SSTAT2                       */
/* Register type referenced: dmac::Channel_2_Registers::SSTAT2             */
/* Register template referenced: dmac::Channel_2_Registers::SSTAT2         */
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_OFFSET 0x20u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_BYTE_OFFSET 0x20u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.DSTAT2                       */
/* Register type referenced: dmac::Channel_2_Registers::DSTAT2             */
/* Register template referenced: dmac::Channel_2_Registers::DSTAT2         */
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_OFFSET 0x28u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_BYTE_OFFSET 0x28u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.SSTATAR2                     */
/* Register type referenced: dmac::Channel_2_Registers::SSTATAR2           */
/* Register template referenced: dmac::Channel_2_Registers::SSTATAR2       */
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_OFFSET 0x30u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_BYTE_OFFSET 0x30u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.DSTATAR2                     */
/* Register type referenced: dmac::Channel_2_Registers::DSTATAR2           */
/* Register template referenced: dmac::Channel_2_Registers::DSTATAR2       */
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_OFFSET 0x38u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_BYTE_OFFSET 0x38u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_2_Registers.CFG2                         */
/* Register type referenced: dmac::Channel_2_Registers::CFG2               */
/* Register template referenced: dmac::Channel_2_Registers::CFG2           */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_OFFSET 0x40u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_BYTE_OFFSET 0x40u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RESET_VALUE 0x0000000400000e40ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_WRITE_MASK 0x0000007ffffc0de0ull
/* Register member: dmac::Channel_2_Registers.SGR2                         */
/* Register type referenced: dmac::Channel_2_Registers::SGR2               */
/* Register template referenced: dmac::Channel_2_Registers::SGR2           */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_OFFSET 0x48u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_BYTE_OFFSET 0x48u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_WRITE_MASK 0x000000000fffffffull
/* Register member: dmac::Channel_2_Registers.DSR2                         */
/* Register type referenced: dmac::Channel_2_Registers::DSR2               */
/* Register template referenced: dmac::Channel_2_Registers::DSR2           */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_OFFSET 0x50u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_BYTE_OFFSET 0x50u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_WRITE_MASK 0x000000000fffffffull

/* Register type: dmac::Channel_2_Registers::SAR2                          */
/* Register template: dmac::Channel_2_Registers::SAR2                      */
/* Field member: dmac::Channel_2_Registers::SAR2.Rsvd_SAR                  */
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_SAR2_RSVD_SAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::SAR2.SAR                       */
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SAR2_SAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::DAR2                          */
/* Register template: dmac::Channel_2_Registers::DAR2                      */
/* Field member: dmac::Channel_2_Registers::DAR2.Rsvd_DAR                  */
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_DAR2_RSVD_DAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::DAR2.DAR                       */
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DAR2_DAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::LLP2                          */
/* Register template: dmac::Channel_2_Registers::LLP2                      */
/* Field member: dmac::Channel_2_Registers::LLP2.Rsvd_LLP                  */
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::LLP2.LOC                       */
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_LSB 2u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_WIDTH 30u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_FIELD_MASK 0x00000000fffffffcull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_GET(x) \
   ((((uint64_t)x) & 0x00000000fffffffcull) >> 2)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_SET(x) \
   ((((uint64_t)x) << 2) & 0x00000000fffffffcull)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_LOC_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x00000000fffffffcull) | ((r) & 0xffffffff00000003ull))
/* Field member: dmac::Channel_2_Registers::LLP2.Rsvd_LMS                  */
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_MSB 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_FIELD_MASK 0x0000000000000003ull
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_GET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_SET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_2_REGISTERS_LLP2_RSVD_LMS_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: dmac::Channel_2_Registers::CTL2                          */
/* Register template: dmac::Channel_2_Registers::CTL2                      */
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_3_CTL                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_LSB 45u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_WIDTH 19u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_RESET 0x00000ul
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_FIELD_MASK 0xffffe00000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_GET(x) \
   ((((uint64_t)x) & 0xffffe00000000000ull) >> 45)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_SET(x) \
   ((((uint64_t)x) << 45) & 0xffffe00000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_3_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0xffffe00000000000ull) | ((r) & 0x00001fffffffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.DONE                      */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_MSB 44u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_LSB 44u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_FIELD_MASK 0x0000100000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_2_CTL                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_MSB 43u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_LSB 40u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_WIDTH 4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_FIELD_MASK 0x00000f0000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_2_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.BLOCK_TS                  */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_MSB 39u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_WIDTH 8u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_RESET 0x02u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_FIELD_MASK 0x000000ff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_BLOCK_TS_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_1_CTL                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_LSB 29u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_FIELD_MASK 0x00000000e0000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000000e0000000ull) >> 29)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_SET(x) \
   ((((uint64_t)x) << 29) & 0x00000000e0000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_1_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x00000000e0000000ull) | ((r) & 0xffffffff1fffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.LLP_SRC_EN                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_MSB 28u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_LSB 28u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_FIELD_MASK 0x0000000010000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_SRC_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.LLP_DST_EN                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_MSB 27u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_LSB 27u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_FIELD_MASK 0x0000000008000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_LLP_DST_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_SMS                  */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_MSB 26u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_LSB 25u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_FIELD_MASK 0x0000000006000000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_GET(x) \
   ((((uint64_t)x) & 0x0000000006000000ull) >> 25)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000006000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000006000000ull) | ((r) & 0xfffffffff9ffffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_DMS                  */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_MSB 24u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_LSB 23u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_FIELD_MASK 0x0000000001800000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.TT_FC                     */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_MSB 22u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_LSB 20u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_RESET 0x3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_FIELD_MASK 0x0000000000700000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_GET(x) \
   ((((uint64_t)x) & 0x0000000000700000ull) >> 20)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000700000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_TT_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000700000ull) | ((r) & 0xffffffffff8fffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.Rsvd_CTL                  */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_MSB 19u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_LSB 19u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_RSVD_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.DST_SCATTER_EN            */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_MSB 18u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_LSB 18u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_SCATTER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.SRC_GATHER_EN             */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_MSB 17u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_LSB 17u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_GATHER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_2_Registers::CTL2.SRC_MSIZE                 */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_MSB 16u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_LSB 14u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_FIELD_MASK 0x000000000001c000ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000001c000ull) >> 14)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000001c000ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000001c000ull) | ((r) & 0xfffffffffffe3fffull))
/* Field member: dmac::Channel_2_Registers::CTL2.DEST_MSIZE                */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_MSB 13u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_LSB 11u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_FIELD_MASK 0x0000000000003800ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000003800ull) >> 11)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000003800ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DEST_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000003800ull) | ((r) & 0xffffffffffffc7ffull))
/* Field member: dmac::Channel_2_Registers::CTL2.SINC                      */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_MSB 10u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_LSB 9u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_FIELD_MASK 0x0000000000000600ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000600ull) >> 9)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000600ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SINC_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000600ull) | ((r) & 0xfffffffffffff9ffull))
/* Field member: dmac::Channel_2_Registers::CTL2.DINC                      */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_MSB 8u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_LSB 7u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_FIELD_MASK 0x0000000000000180ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000180ull) >> 7)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000180ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DINC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000180ull) | ((r) & 0xfffffffffffffe7full))
/* Field member: dmac::Channel_2_Registers::CTL2.SRC_TR_WIDTH              */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_MSB 6u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_LSB 4u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_FIELD_MASK 0x0000000000000070ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0000000000000070ull) >> 4)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000070ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_SRC_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: dmac::Channel_2_Registers::CTL2.DST_TR_WIDTH              */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_MSB 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_LSB 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_FIELD_MASK 0x000000000000000eull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x000000000000000eull) >> 1)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000000eull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_DST_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000000eull) | ((r) & 0xfffffffffffffff1ull))
/* Field member: dmac::Channel_2_Registers::CTL2.INT_EN                    */
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_MSB 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_FIELD_MASK 0x0000000000000001ull
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_2_REGISTERS_CTL2_INT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Channel_2_Registers::SSTAT2                        */
/* Register template: dmac::Channel_2_Registers::SSTAT2                    */
/* Field member: dmac::Channel_2_Registers::SSTAT2.Rsvd_1_SSTAT            */
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_RSVD_1_SSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::SSTAT2.SSTAT                   */
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SSTAT2_SSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::DSTAT2                        */
/* Register template: dmac::Channel_2_Registers::DSTAT2                    */
/* Field member: dmac::Channel_2_Registers::DSTAT2.Rsvd_1_DSTAT            */
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_RSVD_1_DSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::DSTAT2.DSTAT                   */
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSTAT2_DSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::SSTATAR2                      */
/* Register template: dmac::Channel_2_Registers::SSTATAR2                  */
/* Field member: dmac::Channel_2_Registers::SSTATAR2.Rsvd_1_SSTATAR        */
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_RSVD_1_SSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::SSTATAR2.SSTATAR               */
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_SSTATAR2_SSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::DSTATAR2                      */
/* Register template: dmac::Channel_2_Registers::DSTATAR2                  */
/* Field member: dmac::Channel_2_Registers::DSTATAR2.Rsvd_1_DSTATAR        */
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_RSVD_1_DSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::DSTATAR2.DSTATAR               */
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSTATAR2_DSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_2_Registers::CFG2                          */
/* Register template: dmac::Channel_2_Registers::CFG2                      */
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_3_CFG                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_LSB 47u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_WIDTH 17u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_RESET 0x00000ul
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_FIELD_MASK 0xffff800000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_GET(x) \
   ((((uint64_t)x) & 0xffff800000000000ull) >> 47)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_SET(x) \
   ((((uint64_t)x) << 47) & 0xffff800000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_3_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0xffff800000000000ull) | ((r) & 0x00007fffffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_2_CFG                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_MSB 46u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_LSB 43u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_WIDTH 4u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_FIELD_MASK 0x0000780000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000780000000000ull) >> 43)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000780000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_2_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000780000000000ull) | ((r) & 0xffff87ffffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_1_CFG                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_MSB 42u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_LSB 39u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_WIDTH 4u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_FIELD_MASK 0x0000078000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000078000000000ull) >> 39)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000078000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_1_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000078000000000ull) | ((r) & 0xfffff87fffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.SS_UPD_EN                 */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_MSB 38u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_LSB 38u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_FIELD_MASK 0x0000004000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.DS_UPD_EN                 */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_MSB 37u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_LSB 37u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_FIELD_MASK 0x0000002000000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.PROTCTL                   */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_MSB 36u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_LSB 34u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_FIELD_MASK 0x0000001c00000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_GET(x) \
   ((((uint64_t)x) & 0x0000001c00000000ull) >> 34)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000001c00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_PROTCTL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000001c00000000ull) | ((r) & 0xffffffe3ffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.FIFO_MODE                 */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_MSB 33u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_LSB 33u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_FIELD_MASK 0x0000000200000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.FCMODE                    */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_MSB 32u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_FIELD_MASK 0x0000000100000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FCMODE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.RELOAD_DST                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_LSB 31u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_FIELD_MASK 0x0000000080000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.RELOAD_SRC                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_MSB 30u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_LSB 30u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_FIELD_MASK 0x0000000040000000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RELOAD_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.MAX_ABRST                 */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_MSB 29u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_LSB 20u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_WIDTH 10u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_RESET 0x000u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_FIELD_MASK 0x000000003ff00000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_GET(x) \
   ((((uint64_t)x) & 0x000000003ff00000ull) >> 20)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000003ff00000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_MAX_ABRST_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000003ff00000ull) | ((r) & 0xffffffffc00fffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.SRC_HS_POL                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_MSB 19u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_LSB 19u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_SRC_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.DST_HS_POL                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_MSB 18u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_LSB 18u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_DST_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_LOCK_B               */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_MSB 17u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_LSB 17u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_LOCK_CH              */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_MSB 16u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_LSB 16u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_FIELD_MASK 0x0000000000010000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_LOCK_B_L             */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_MSB 15u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_LSB 14u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_FIELD_MASK 0x000000000000c000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_B_L_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_LOCK_CH_L            */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_MSB 13u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_LSB 12u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_WIDTH 2u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_FIELD_MASK 0x0000000000003000ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_GET(x) \
   ((((uint64_t)x) & 0x0000000000003000ull) >> 12)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000003000ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_LOCK_CH_L_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000003000ull) | ((r) & 0xffffffffffffcfffull))
/* Field member: dmac::Channel_2_Registers::CFG2.HS_SEL_SRC                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_MSB 11u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_LSB 11u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_FIELD_MASK 0x0000000000000800ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Channel_2_Registers::CFG2.HS_SEL_DST                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_MSB 10u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_LSB 10u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_FIELD_MASK 0x0000000000000400ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_HS_SEL_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Channel_2_Registers::CFG2.FIFO_EMPTY                */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_MSB 9u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_LSB 9u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_RESET 0x1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_FIELD_MASK 0x0000000000000200ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_FIFO_EMPTY_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Channel_2_Registers::CFG2.CH_SUSP                   */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_MSB 8u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_LSB 8u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_WIDTH 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_FIELD_MASK 0x0000000000000100ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_SUSP_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Channel_2_Registers::CFG2.CH_PRIOR                  */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_MSB 7u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_LSB 5u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_WIDTH 3u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_RESET 0x2u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_FIELD_MASK 0x00000000000000e0ull
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000e0ull) >> 5)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_SET(x) \
   ((((uint64_t)x) << 5) & 0x00000000000000e0ull)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_CH_PRIOR_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x00000000000000e0ull) | ((r) & 0xffffffffffffff1full))
/* Field member: dmac::Channel_2_Registers::CFG2.Rsvd_CFG                  */
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_MSB 4u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_WIDTH 5u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_RESET 0x00u
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_FIELD_MASK 0x000000000000001full
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_GET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_SET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_2_REGISTERS_CFG2_RSVD_CFG_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: dmac::Channel_2_Registers::SGR2                          */
/* Register template: dmac::Channel_2_Registers::SGR2                      */
/* Field member: dmac::Channel_2_Registers::SGR2.Rsvd_1_SGR                */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_1_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::SGR2.Rsvd_SGR                  */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_LSB 28u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_WIDTH 4u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_RSVD_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_2_Registers::SGR2.SGC                       */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_MSB 27u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_LSB 20u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_WIDTH 8u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_RESET 0x00u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_2_Registers::SGR2.SGI                       */
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_MSB 19u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_WIDTH 20u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_RESET 0x00000ul
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_2_REGISTERS_SGR2_SGI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Register type: dmac::Channel_2_Registers::DSR2                          */
/* Register template: dmac::Channel_2_Registers::DSR2                      */
/* Field member: dmac::Channel_2_Registers::DSR2.Rsvd_1_DSR                */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_MSB 63u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_LSB 32u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_WIDTH 32u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_RESET 0x00000000ul
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_1_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_2_Registers::DSR2.Rsvd_DSR                  */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_MSB 31u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_LSB 28u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_WIDTH 4u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_RESET 0x0u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_RSVD_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_2_Registers::DSR2.DSC                       */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_MSB 27u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_LSB 20u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_WIDTH 8u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_RESET 0x00u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_2_Registers::DSR2.DSI                       */
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_MSB 19u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_LSB 0u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_WIDTH 20u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_READ_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_RESET 0x00000ul
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_2_REGISTERS_DSR2_DSI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Group type: dmac::Channel_3_Registers                                   */
/* Group template: dmac::Channel_3_Registers                               */
#define DMAC_CHANNEL_3_REGISTERS_SIZE 0x58u
#define DMAC_CHANNEL_3_REGISTERS_BYTE_SIZE 0x58u
/* Register member: dmac::Channel_3_Registers.SAR3                         */
/* Register type referenced: dmac::Channel_3_Registers::SAR3               */
/* Register template referenced: dmac::Channel_3_Registers::SAR3           */
#define DMAC_CHANNEL_3_REGISTERS_SAR3_OFFSET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_BYTE_OFFSET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SAR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SAR3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.DAR3                         */
/* Register type referenced: dmac::Channel_3_Registers::DAR3               */
/* Register template referenced: dmac::Channel_3_Registers::DAR3           */
#define DMAC_CHANNEL_3_REGISTERS_DAR3_OFFSET 0x8u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_BYTE_OFFSET 0x8u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DAR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DAR3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.LLP3                         */
/* Register type referenced: dmac::Channel_3_Registers::LLP3               */
/* Register template referenced: dmac::Channel_3_Registers::LLP3           */
#define DMAC_CHANNEL_3_REGISTERS_LLP3_OFFSET 0x10u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_BYTE_OFFSET 0x10u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_WRITE_MASK 0x00000000fffffffcull
/* Register member: dmac::Channel_3_Registers.CTL3                         */
/* Register type referenced: dmac::Channel_3_Registers::CTL3               */
/* Register template referenced: dmac::Channel_3_Registers::CTL3           */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_OFFSET 0x18u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BYTE_OFFSET 0x18u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RESET_VALUE 0x0000000200304801ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_WRITE_MASK 0x000010ff1877ffffull
/* Register member: dmac::Channel_3_Registers.SSTAT3                       */
/* Register type referenced: dmac::Channel_3_Registers::SSTAT3             */
/* Register template referenced: dmac::Channel_3_Registers::SSTAT3         */
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_OFFSET 0x20u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_BYTE_OFFSET 0x20u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.DSTAT3                       */
/* Register type referenced: dmac::Channel_3_Registers::DSTAT3             */
/* Register template referenced: dmac::Channel_3_Registers::DSTAT3         */
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_OFFSET 0x28u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_BYTE_OFFSET 0x28u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.SSTATAR3                     */
/* Register type referenced: dmac::Channel_3_Registers::SSTATAR3           */
/* Register template referenced: dmac::Channel_3_Registers::SSTATAR3       */
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_OFFSET 0x30u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_BYTE_OFFSET 0x30u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.DSTATAR3                     */
/* Register type referenced: dmac::Channel_3_Registers::DSTATAR3           */
/* Register template referenced: dmac::Channel_3_Registers::DSTATAR3       */
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_OFFSET 0x38u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_BYTE_OFFSET 0x38u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_WRITE_MASK 0x00000000ffffffffull
/* Register member: dmac::Channel_3_Registers.CFG3                         */
/* Register type referenced: dmac::Channel_3_Registers::CFG3               */
/* Register template referenced: dmac::Channel_3_Registers::CFG3           */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_OFFSET 0x40u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_BYTE_OFFSET 0x40u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RESET_VALUE 0x0000000400000e60ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_WRITE_MASK 0x0000007ffffc0de0ull
/* Register member: dmac::Channel_3_Registers.SGR3                         */
/* Register type referenced: dmac::Channel_3_Registers::SGR3               */
/* Register template referenced: dmac::Channel_3_Registers::SGR3           */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_OFFSET 0x48u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_BYTE_OFFSET 0x48u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_WRITE_MASK 0x000000000fffffffull
/* Register member: dmac::Channel_3_Registers.DSR3                         */
/* Register type referenced: dmac::Channel_3_Registers::DSR3               */
/* Register template referenced: dmac::Channel_3_Registers::DSR3           */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_OFFSET 0x50u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_BYTE_OFFSET 0x50u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RESET_VALUE 0x0000000000000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RESET_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_READ_MASK 0xffffffffffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_WRITE_MASK 0x000000000fffffffull

/* Register type: dmac::Channel_3_Registers::SAR3                          */
/* Register template: dmac::Channel_3_Registers::SAR3                      */
/* Field member: dmac::Channel_3_Registers::SAR3.Rsvd_SAR                  */
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_SAR3_RSVD_SAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::SAR3.SAR                       */
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SAR3_SAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::DAR3                          */
/* Register template: dmac::Channel_3_Registers::DAR3                      */
/* Field member: dmac::Channel_3_Registers::DAR3.Rsvd_DAR                  */
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_DAR3_RSVD_DAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::DAR3.DAR                       */
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DAR3_DAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::LLP3                          */
/* Register template: dmac::Channel_3_Registers::LLP3                      */
/* Field member: dmac::Channel_3_Registers::LLP3.Rsvd_LLP                  */
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::LLP3.LOC                       */
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_LSB 2u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_WIDTH 30u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_FIELD_MASK 0x00000000fffffffcull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_GET(x) \
   ((((uint64_t)x) & 0x00000000fffffffcull) >> 2)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_SET(x) \
   ((((uint64_t)x) << 2) & 0x00000000fffffffcull)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_LOC_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x00000000fffffffcull) | ((r) & 0xffffffff00000003ull))
/* Field member: dmac::Channel_3_Registers::LLP3.Rsvd_LMS                  */
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_MSB 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_FIELD_MASK 0x0000000000000003ull
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_GET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_SET(x) \
   ((x) & 0x0000000000000003ull)
#define DMAC_CHANNEL_3_REGISTERS_LLP3_RSVD_LMS_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: dmac::Channel_3_Registers::CTL3                          */
/* Register template: dmac::Channel_3_Registers::CTL3                      */
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_3_CTL                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_LSB 45u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_WIDTH 19u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_RESET 0x00000ul
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_FIELD_MASK 0xffffe00000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_GET(x) \
   ((((uint64_t)x) & 0xffffe00000000000ull) >> 45)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_SET(x) \
   ((((uint64_t)x) << 45) & 0xffffe00000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_3_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0xffffe00000000000ull) | ((r) & 0x00001fffffffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.DONE                      */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_MSB 44u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_LSB 44u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_FIELD_MASK 0x0000100000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DONE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_2_CTL                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_MSB 43u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_LSB 40u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_WIDTH 4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_FIELD_MASK 0x00000f0000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_2_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.BLOCK_TS                  */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_MSB 39u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_WIDTH 8u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_RESET 0x02u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_FIELD_MASK 0x000000ff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_GET(x) \
   ((((uint64_t)x) & 0x000000ff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_SET(x) \
   ((((uint64_t)x) << 32) & 0x000000ff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_BLOCK_TS_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x000000ff00000000ull) | ((r) & 0xffffff00ffffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_1_CTL                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_LSB 29u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_FIELD_MASK 0x00000000e0000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_GET(x) \
   ((((uint64_t)x) & 0x00000000e0000000ull) >> 29)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_SET(x) \
   ((((uint64_t)x) << 29) & 0x00000000e0000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_1_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x00000000e0000000ull) | ((r) & 0xffffffff1fffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.LLP_SRC_EN                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_MSB 28u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_LSB 28u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_FIELD_MASK 0x0000000010000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_SRC_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.LLP_DST_EN                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_MSB 27u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_LSB 27u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_FIELD_MASK 0x0000000008000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_LLP_DST_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_SMS                  */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_MSB 26u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_LSB 25u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_FIELD_MASK 0x0000000006000000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_GET(x) \
   ((((uint64_t)x) & 0x0000000006000000ull) >> 25)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000006000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000006000000ull) | ((r) & 0xfffffffff9ffffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_DMS                  */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_MSB 24u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_LSB 23u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_FIELD_MASK 0x0000000001800000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001800000ull) >> 23)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000001800000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000001800000ull) | ((r) & 0xfffffffffe7fffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.TT_FC                     */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_MSB 22u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_LSB 20u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_RESET 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_FIELD_MASK 0x0000000000700000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_GET(x) \
   ((((uint64_t)x) & 0x0000000000700000ull) >> 20)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000700000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_TT_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000700000ull) | ((r) & 0xffffffffff8fffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.Rsvd_CTL                  */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_MSB 19u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_LSB 19u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_RSVD_CTL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.DST_SCATTER_EN            */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_MSB 18u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_LSB 18u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_SCATTER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.SRC_GATHER_EN             */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_MSB 17u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_LSB 17u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_GATHER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_3_Registers::CTL3.SRC_MSIZE                 */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_MSB 16u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_LSB 14u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_FIELD_MASK 0x000000000001c000ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000001c000ull) >> 14)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000001c000ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000001c000ull) | ((r) & 0xfffffffffffe3fffull))
/* Field member: dmac::Channel_3_Registers::CTL3.DEST_MSIZE                */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_MSB 13u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_LSB 11u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_FIELD_MASK 0x0000000000003800ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000003800ull) >> 11)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000003800ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DEST_MSIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000003800ull) | ((r) & 0xffffffffffffc7ffull))
/* Field member: dmac::Channel_3_Registers::CTL3.SINC                      */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_MSB 10u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_LSB 9u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_FIELD_MASK 0x0000000000000600ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000600ull) >> 9)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000600ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SINC_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000600ull) | ((r) & 0xfffffffffffff9ffull))
/* Field member: dmac::Channel_3_Registers::CTL3.DINC                      */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_MSB 8u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_LSB 7u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_FIELD_MASK 0x0000000000000180ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000180ull) >> 7)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000180ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DINC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000180ull) | ((r) & 0xfffffffffffffe7full))
/* Field member: dmac::Channel_3_Registers::CTL3.SRC_TR_WIDTH              */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_MSB 6u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_LSB 4u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_FIELD_MASK 0x0000000000000070ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0000000000000070ull) >> 4)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000070ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_SRC_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000070ull) | ((r) & 0xffffffffffffff8full))
/* Field member: dmac::Channel_3_Registers::CTL3.DST_TR_WIDTH              */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_MSB 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_LSB 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_FIELD_MASK 0x000000000000000eull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x000000000000000eull) >> 1)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_SET(x) \
   ((((uint64_t)x) << 1) & 0x000000000000000eull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_DST_TR_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x000000000000000eull) | ((r) & 0xfffffffffffffff1ull))
/* Field member: dmac::Channel_3_Registers::CTL3.INT_EN                    */
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_MSB 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_FIELD_MASK 0x0000000000000001ull
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_CHANNEL_3_REGISTERS_CTL3_INT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Channel_3_Registers::SSTAT3                        */
/* Register template: dmac::Channel_3_Registers::SSTAT3                    */
/* Field member: dmac::Channel_3_Registers::SSTAT3.Rsvd_1_SSTAT            */
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_RSVD_1_SSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::SSTAT3.SSTAT                   */
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SSTAT3_SSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::DSTAT3                        */
/* Register template: dmac::Channel_3_Registers::DSTAT3                    */
/* Field member: dmac::Channel_3_Registers::DSTAT3.Rsvd_1_DSTAT            */
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_RSVD_1_DSTAT_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::DSTAT3.DSTAT                   */
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSTAT3_DSTAT_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::SSTATAR3                      */
/* Register template: dmac::Channel_3_Registers::SSTATAR3                  */
/* Field member: dmac::Channel_3_Registers::SSTATAR3.Rsvd_1_SSTATAR        */
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_RSVD_1_SSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::SSTATAR3.SSTATAR               */
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_SSTATAR3_SSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::DSTATAR3                      */
/* Register template: dmac::Channel_3_Registers::DSTATAR3                  */
/* Field member: dmac::Channel_3_Registers::DSTATAR3.Rsvd_1_DSTATAR        */
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_RSVD_1_DSTATAR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::DSTATAR3.DSTATAR               */
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_FIELD_MASK 0x00000000ffffffffull
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSTATAR3_DSTATAR_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Channel_3_Registers::CFG3                          */
/* Register template: dmac::Channel_3_Registers::CFG3                      */
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_3_CFG                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_LSB 47u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_WIDTH 17u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_RESET 0x00000ul
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_FIELD_MASK 0xffff800000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_GET(x) \
   ((((uint64_t)x) & 0xffff800000000000ull) >> 47)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_SET(x) \
   ((((uint64_t)x) << 47) & 0xffff800000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_3_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0xffff800000000000ull) | ((r) & 0x00007fffffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_2_CFG                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_MSB 46u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_LSB 43u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_WIDTH 4u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_FIELD_MASK 0x0000780000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000780000000000ull) >> 43)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000780000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_2_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000780000000000ull) | ((r) & 0xffff87ffffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_1_CFG                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_MSB 42u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_LSB 39u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_WIDTH 4u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_FIELD_MASK 0x0000078000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_GET(x) \
   ((((uint64_t)x) & 0x0000078000000000ull) >> 39)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000078000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_1_CFG_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000078000000000ull) | ((r) & 0xfffff87fffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.SS_UPD_EN                 */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_MSB 38u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_LSB 38u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_FIELD_MASK 0x0000004000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.DS_UPD_EN                 */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_MSB 37u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_LSB 37u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_FIELD_MASK 0x0000002000000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DS_UPD_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.PROTCTL                   */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_MSB 36u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_LSB 34u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_FIELD_MASK 0x0000001c00000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_GET(x) \
   ((((uint64_t)x) & 0x0000001c00000000ull) >> 34)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000001c00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_PROTCTL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000001c00000000ull) | ((r) & 0xffffffe3ffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.FIFO_MODE                 */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_MSB 33u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_LSB 33u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_FIELD_MASK 0x0000000200000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.FCMODE                    */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_MSB 32u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_FIELD_MASK 0x0000000100000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FCMODE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.RELOAD_DST                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_LSB 31u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_FIELD_MASK 0x0000000080000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.RELOAD_SRC                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_MSB 30u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_LSB 30u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_FIELD_MASK 0x0000000040000000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RELOAD_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.MAX_ABRST                 */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_MSB 29u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_LSB 20u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_WIDTH 10u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_RESET 0x000u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_FIELD_MASK 0x000000003ff00000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_GET(x) \
   ((((uint64_t)x) & 0x000000003ff00000ull) >> 20)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000003ff00000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_MAX_ABRST_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000003ff00000ull) | ((r) & 0xffffffffc00fffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.SRC_HS_POL                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_MSB 19u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_LSB 19u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_FIELD_MASK 0x0000000000080000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_SRC_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.DST_HS_POL                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_MSB 18u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_LSB 18u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_FIELD_MASK 0x0000000000040000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_DST_HS_POL_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_LOCK_B               */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_MSB 17u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_LSB 17u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_FIELD_MASK 0x0000000000020000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_LOCK_CH              */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_MSB 16u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_LSB 16u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_FIELD_MASK 0x0000000000010000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_LOCK_B_L             */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_MSB 15u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_LSB 14u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_FIELD_MASK 0x000000000000c000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_B_L_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_LOCK_CH_L            */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_MSB 13u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_LSB 12u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_WIDTH 2u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_FIELD_MASK 0x0000000000003000ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_GET(x) \
   ((((uint64_t)x) & 0x0000000000003000ull) >> 12)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000003000ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_LOCK_CH_L_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000003000ull) | ((r) & 0xffffffffffffcfffull))
/* Field member: dmac::Channel_3_Registers::CFG3.HS_SEL_SRC                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_MSB 11u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_LSB 11u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_FIELD_MASK 0x0000000000000800ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Channel_3_Registers::CFG3.HS_SEL_DST                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_MSB 10u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_LSB 10u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_FIELD_MASK 0x0000000000000400ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_HS_SEL_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Channel_3_Registers::CFG3.FIFO_EMPTY                */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_MSB 9u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_LSB 9u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_RESET 0x1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_FIELD_MASK 0x0000000000000200ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_FIFO_EMPTY_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Channel_3_Registers::CFG3.CH_SUSP                   */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_MSB 8u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_LSB 8u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_WIDTH 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_FIELD_MASK 0x0000000000000100ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_SUSP_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Channel_3_Registers::CFG3.CH_PRIOR                  */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_MSB 7u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_LSB 5u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_WIDTH 3u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_RESET 0x3u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_FIELD_MASK 0x00000000000000e0ull
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000e0ull) >> 5)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_SET(x) \
   ((((uint64_t)x) << 5) & 0x00000000000000e0ull)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_CH_PRIOR_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x00000000000000e0ull) | ((r) & 0xffffffffffffff1full))
/* Field member: dmac::Channel_3_Registers::CFG3.Rsvd_CFG                  */
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_MSB 4u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_WIDTH 5u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_RESET 0x00u
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_FIELD_MASK 0x000000000000001full
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_GET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_SET(x) \
   ((x) & 0x000000000000001full)
#define DMAC_CHANNEL_3_REGISTERS_CFG3_RSVD_CFG_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: dmac::Channel_3_Registers::SGR3                          */
/* Register template: dmac::Channel_3_Registers::SGR3                      */
/* Field member: dmac::Channel_3_Registers::SGR3.Rsvd_1_SGR                */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_1_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::SGR3.Rsvd_SGR                  */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_LSB 28u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_WIDTH 4u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_RSVD_SGR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_3_Registers::SGR3.SGC                       */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_MSB 27u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_LSB 20u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_WIDTH 8u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_RESET 0x00u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_3_Registers::SGR3.SGI                       */
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_MSB 19u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_WIDTH 20u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_RESET 0x00000ul
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_3_REGISTERS_SGR3_SGI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Register type: dmac::Channel_3_Registers::DSR3                          */
/* Register template: dmac::Channel_3_Registers::DSR3                      */
/* Field member: dmac::Channel_3_Registers::DSR3.Rsvd_1_DSR                */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_MSB 63u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_LSB 32u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_WIDTH 32u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_RESET 0x00000000ul
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_FIELD_MASK 0xffffffff00000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_1_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Channel_3_Registers::DSR3.Rsvd_DSR                  */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_MSB 31u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_LSB 28u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_WIDTH 4u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_WRITE_ACCESS 0u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_RESET 0x0u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_FIELD_MASK 0x00000000f0000000ull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_RSVD_DSR_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Channel_3_Registers::DSR3.DSC                       */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_MSB 27u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_LSB 20u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_WIDTH 8u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_RESET 0x00u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_FIELD_MASK 0x000000000ff00000ull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_GET(x) \
   ((((uint64_t)x) & 0x000000000ff00000ull) >> 20)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_SET(x) \
   ((((uint64_t)x) << 20) & 0x000000000ff00000ull)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSC_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x000000000ff00000ull) | ((r) & 0xfffffffff00fffffull))
/* Field member: dmac::Channel_3_Registers::DSR3.DSI                       */
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_MSB 19u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_LSB 0u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_WIDTH 20u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_READ_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_WRITE_ACCESS 1u
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_RESET 0x00000ul
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_FIELD_MASK 0x00000000000fffffull
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_GET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_SET(x) \
   ((x) & 0x00000000000fffffull)
#define DMAC_CHANNEL_3_REGISTERS_DSR3_DSI_MODIFY(r, x) \
   (((x) & 0x00000000000fffffull) | ((r) & 0xfffffffffff00000ull))

/* Group type: dmac::Interrupt_Registers                                   */
/* Group template: dmac::Interrupt_Registers                               */
#define DMAC_INTERRUPT_REGISTERS_SIZE 0xa8u
#define DMAC_INTERRUPT_REGISTERS_BYTE_SIZE 0xa8u
/* Register member: dmac::Interrupt_Registers.RawTfr                       */
/* Register type referenced: dmac::Interrupt_Registers::RawTfr             */
/* Register template referenced: dmac::Interrupt_Registers::RawTfr         */
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_OFFSET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_BYTE_OFFSET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_WRITE_MASK 0x000000000000000full
/* Register member: dmac::Interrupt_Registers.RawBlock                     */
/* Register type referenced: dmac::Interrupt_Registers::RawBlock           */
/* Register template referenced: dmac::Interrupt_Registers::RawBlock       */
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_OFFSET 0x8u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_BYTE_OFFSET 0x8u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_WRITE_MASK 0x000000000000000full
/* Register member: dmac::Interrupt_Registers.RawSrcTran                   */
/* Register type referenced: dmac::Interrupt_Registers::RawSrcTran         */
/* Register template referenced: dmac::Interrupt_Registers::RawSrcTran     */
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_OFFSET 0x10u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_BYTE_OFFSET 0x10u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_WRITE_MASK 0x000000000000000full
/* Register member: dmac::Interrupt_Registers.RawDstTran                   */
/* Register type referenced: dmac::Interrupt_Registers::RawDstTran         */
/* Register template referenced: dmac::Interrupt_Registers::RawDstTran     */
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_OFFSET 0x18u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_BYTE_OFFSET 0x18u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_WRITE_MASK 0x000000000000000full
/* Register member: dmac::Interrupt_Registers.RawErr                       */
/* Register type referenced: dmac::Interrupt_Registers::RawErr             */
/* Register template referenced: dmac::Interrupt_Registers::RawErr         */
#define DMAC_INTERRUPT_REGISTERS_RAWERR_OFFSET 0x20u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_BYTE_OFFSET 0x20u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWERR_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_RAWERR_WRITE_MASK 0x000000000000000full
/* Register member: dmac::Interrupt_Registers.StatusTfr                    */
/* Register type referenced: dmac::Interrupt_Registers::StatusTfr          */
/* Register template referenced: dmac::Interrupt_Registers::StatusTfr      */
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_OFFSET 0x28u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_BYTE_OFFSET 0x28u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Interrupt_Registers.StatusBlock                  */
/* Register type referenced: dmac::Interrupt_Registers::StatusBlock        */
/* Register template referenced: dmac::Interrupt_Registers::StatusBlock    */
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_OFFSET 0x30u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_BYTE_OFFSET 0x30u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Interrupt_Registers.StatusSrcTran                */
/* Register type referenced: dmac::Interrupt_Registers::StatusSrcTran      */
/* Register template referenced: dmac::Interrupt_Registers::StatusSrcTran  */
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_OFFSET 0x38u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_BYTE_OFFSET 0x38u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Interrupt_Registers.StatusDstTran                */
/* Register type referenced: dmac::Interrupt_Registers::StatusDstTran      */
/* Register template referenced: dmac::Interrupt_Registers::StatusDstTran  */
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_OFFSET 0x40u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_BYTE_OFFSET 0x40u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Interrupt_Registers.StatusErr                    */
/* Register type referenced: dmac::Interrupt_Registers::StatusErr          */
/* Register template referenced: dmac::Interrupt_Registers::StatusErr      */
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_OFFSET 0x48u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_BYTE_OFFSET 0x48u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Interrupt_Registers.MaskTfr                      */
/* Register type referenced: dmac::Interrupt_Registers::MaskTfr            */
/* Register template referenced: dmac::Interrupt_Registers::MaskTfr        */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_OFFSET 0x50u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_BYTE_OFFSET 0x50u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_READ_MASK 0xfffffffffffff0ffull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Interrupt_Registers.MaskBlock                    */
/* Register type referenced: dmac::Interrupt_Registers::MaskBlock          */
/* Register template referenced: dmac::Interrupt_Registers::MaskBlock      */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_OFFSET 0x58u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_BYTE_OFFSET 0x58u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_READ_MASK 0xfffffffffffff0ffull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Interrupt_Registers.MaskSrcTran                  */
/* Register type referenced: dmac::Interrupt_Registers::MaskSrcTran        */
/* Register template referenced: dmac::Interrupt_Registers::MaskSrcTran    */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_OFFSET 0x60u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_BYTE_OFFSET 0x60u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_READ_MASK 0xfffffffffffff0ffull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Interrupt_Registers.MaskDstTran                  */
/* Register type referenced: dmac::Interrupt_Registers::MaskDstTran        */
/* Register template referenced: dmac::Interrupt_Registers::MaskDstTran    */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_OFFSET 0x68u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_BYTE_OFFSET 0x68u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_READ_MASK 0xfffffffffffff0ffull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Interrupt_Registers.MaskErr                      */
/* Register type referenced: dmac::Interrupt_Registers::MaskErr            */
/* Register template referenced: dmac::Interrupt_Registers::MaskErr        */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_OFFSET 0x70u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_BYTE_OFFSET 0x70u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_READ_MASK 0xfffffffffffff0ffull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Interrupt_Registers.ClearTfr                     */
/* Register type referenced: dmac::Interrupt_Registers::ClearTfr           */
/* Register template referenced: dmac::Interrupt_Registers::ClearTfr       */
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_OFFSET 0x78u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_BYTE_OFFSET 0x78u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_READ_MASK 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_WRITE_MASK 0xffffffffffffffffull
/* Register member: dmac::Interrupt_Registers.ClearBlock                   */
/* Register type referenced: dmac::Interrupt_Registers::ClearBlock         */
/* Register template referenced: dmac::Interrupt_Registers::ClearBlock     */
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_OFFSET 0x80u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_BYTE_OFFSET 0x80u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_READ_MASK 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_WRITE_MASK 0xffffffffffffffffull
/* Register member: dmac::Interrupt_Registers.ClearSrcTran                 */
/* Register type referenced: dmac::Interrupt_Registers::ClearSrcTran       */
/* Register template referenced: dmac::Interrupt_Registers::ClearSrcTran   */
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_OFFSET 0x88u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_BYTE_OFFSET 0x88u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_READ_MASK 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_WRITE_MASK 0xffffffffffffffffull
/* Register member: dmac::Interrupt_Registers.ClearDstTran                 */
/* Register type referenced: dmac::Interrupt_Registers::ClearDstTran       */
/* Register template referenced: dmac::Interrupt_Registers::ClearDstTran   */
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_OFFSET 0x90u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_BYTE_OFFSET 0x90u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_READ_MASK 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_WRITE_MASK 0xffffffffffffffffull
/* Register member: dmac::Interrupt_Registers.ClearErr                     */
/* Register type referenced: dmac::Interrupt_Registers::ClearErr           */
/* Register template referenced: dmac::Interrupt_Registers::ClearErr       */
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_OFFSET 0x98u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_BYTE_OFFSET 0x98u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_READ_MASK 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_WRITE_MASK 0xffffffffffffffffull
/* Register member: dmac::Interrupt_Registers.StatusInt                    */
/* Register type referenced: dmac::Interrupt_Registers::StatusInt          */
/* Register template referenced: dmac::Interrupt_Registers::StatusInt      */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_OFFSET 0xa0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BYTE_OFFSET 0xa0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RESET_VALUE 0x0000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RESET_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_READ_MASK 0xffffffffffffffffull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_WRITE_MASK 0x0000000000000000ull

/* Register type: dmac::Interrupt_Registers::RawTfr                        */
/* Register template: dmac::Interrupt_Registers::RawTfr                    */
/* Field member: dmac::Interrupt_Registers::RawTfr.Rsvd_RawTfr             */
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RSVD_RAWTFR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::RawTfr.RAW                     */
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWTFR_RAW_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::RawBlock                      */
/* Register template: dmac::Interrupt_Registers::RawBlock                  */
/* Field member: dmac::Interrupt_Registers::RawBlock.Rsvd_RawBlock         */
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RSVD_RAWBLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::RawBlock.RAW                   */
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWBLOCK_RAW_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::RawSrcTran                    */
/* Register template: dmac::Interrupt_Registers::RawSrcTran                */
/* Field member: dmac::Interrupt_Registers::RawSrcTran.Rsvd_RawSrcTran     */
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RSVD_RAWSRCTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::RawSrcTran.RAW                 */
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWSRCTRAN_RAW_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::RawDstTran                    */
/* Register template: dmac::Interrupt_Registers::RawDstTran                */
/* Field member: dmac::Interrupt_Registers::RawDstTran.Rsvd_RawDstTran     */
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RSVD_RAWDSTTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::RawDstTran.RAW                 */
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWDSTTRAN_RAW_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::RawErr                        */
/* Register template: dmac::Interrupt_Registers::RawErr                    */
/* Field member: dmac::Interrupt_Registers::RawErr.Rsvd_RawErr             */
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RSVD_RAWERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::RawErr.RAW                     */
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_RAWERR_RAW_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusTfr                     */
/* Register template: dmac::Interrupt_Registers::StatusTfr                 */
/* Field member: dmac::Interrupt_Registers::StatusTfr.Rsvd_StatusTfr       */
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_RSVD_STATUSTFR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::StatusTfr.STATUS               */
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSTFR_STATUS_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusBlock                   */
/* Register template: dmac::Interrupt_Registers::StatusBlock               */
/* Field member: dmac::Interrupt_Registers::StatusBlock.Rsvd_StatusBlock   */
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_RSVD_STATUSBLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::StatusBlock.STATUS             */
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSBLOCK_STATUS_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusSrcTran                 */
/* Register template: dmac::Interrupt_Registers::StatusSrcTran             */
/* Field member: dmac::Interrupt_Registers::StatusSrcTran.Rsvd_StatusSrcTran */
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_RSVD_STATUSSRCTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::StatusSrcTran.STATUS           */
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSSRCTRAN_STATUS_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusDstTran                 */
/* Register template: dmac::Interrupt_Registers::StatusDstTran             */
/* Field member: dmac::Interrupt_Registers::StatusDstTran.Rsvd_StatusDstTran */
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_RSVD_STATUSDSTTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::StatusDstTran.STATUS           */
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSDSTTRAN_STATUS_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusErr                     */
/* Register template: dmac::Interrupt_Registers::StatusErr                 */
/* Field member: dmac::Interrupt_Registers::StatusErr.Rsvd_StatusErr       */
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_RSVD_STATUSERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::StatusErr.STATUS               */
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_STATUSERR_STATUS_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::MaskTfr                       */
/* Register template: dmac::Interrupt_Registers::MaskTfr                   */
/* Field member: dmac::Interrupt_Registers::MaskTfr.Rsvd_1_MaskTfr         */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_LSB 12u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_WIDTH 52u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_RESET 0x0000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_1_MASKTFR_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Interrupt_Registers::MaskTfr.INT_MASK_WE            */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_MSB 11u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_LSB 8u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Interrupt_Registers::MaskTfr.Rsvd_MaskTfr           */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_MSB 7u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_FIELD_MASK 0x00000000000000f0ull
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_RSVD_MASKTFR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Interrupt_Registers::MaskTfr.INT_MASK               */
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKTFR_INT_MASK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::MaskBlock                     */
/* Register template: dmac::Interrupt_Registers::MaskBlock                 */
/* Field member: dmac::Interrupt_Registers::MaskBlock.Rsvd_1_MaskBlock     */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_LSB 12u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_WIDTH 52u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_RESET 0x0000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_1_MASKBLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Interrupt_Registers::MaskBlock.INT_MASK_WE          */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_MSB 11u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_LSB 8u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Interrupt_Registers::MaskBlock.Rsvd_MaskBlock       */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_MSB 7u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_FIELD_MASK 0x00000000000000f0ull
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_RSVD_MASKBLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Interrupt_Registers::MaskBlock.INT_MASK             */
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKBLOCK_INT_MASK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::MaskSrcTran                   */
/* Register template: dmac::Interrupt_Registers::MaskSrcTran               */
/* Field member: dmac::Interrupt_Registers::MaskSrcTran.Rsvd_1_MaskSrcTran */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_LSB 12u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_WIDTH 52u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_RESET 0x0000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_1_MASKSRCTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Interrupt_Registers::MaskSrcTran.INT_MASK_WE        */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_MSB 11u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_LSB 8u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Interrupt_Registers::MaskSrcTran.Rsvd_MaskSrcTran   */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_MSB 7u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_FIELD_MASK 0x00000000000000f0ull
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_RSVD_MASKSRCTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Interrupt_Registers::MaskSrcTran.INT_MASK           */
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKSRCTRAN_INT_MASK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::MaskDstTran                   */
/* Register template: dmac::Interrupt_Registers::MaskDstTran               */
/* Field member: dmac::Interrupt_Registers::MaskDstTran.Rsvd_1_MaskDstTran */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_LSB 12u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_WIDTH 52u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_RESET 0x0000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_1_MASKDSTTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Interrupt_Registers::MaskDstTran.INT_MASK_WE        */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_MSB 11u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_LSB 8u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Interrupt_Registers::MaskDstTran.Rsvd_MaskDstTran   */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_MSB 7u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_FIELD_MASK 0x00000000000000f0ull
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_RSVD_MASKDSTTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Interrupt_Registers::MaskDstTran.INT_MASK           */
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKDSTTRAN_INT_MASK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::MaskErr                       */
/* Register template: dmac::Interrupt_Registers::MaskErr                   */
/* Field member: dmac::Interrupt_Registers::MaskErr.Rsvd_1_MaskErr         */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_LSB 12u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_WIDTH 52u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_RESET 0x0000000000000ull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_1_MASKERR_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Interrupt_Registers::MaskErr.INT_MASK_WE            */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_MSB 11u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_LSB 8u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Interrupt_Registers::MaskErr.Rsvd_MaskErr           */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_MSB 7u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_FIELD_MASK 0x00000000000000f0ull
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_RSVD_MASKERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Interrupt_Registers::MaskErr.INT_MASK               */
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_MASKERR_INT_MASK_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::ClearTfr                      */
/* Register template: dmac::Interrupt_Registers::ClearTfr                  */
/* Field member: dmac::Interrupt_Registers::ClearTfr.Rsvd_ClearTfr         */
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_RSVD_CLEARTFR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::ClearTfr.CLEAR                 */
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARTFR_CLEAR_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::ClearBlock                    */
/* Register template: dmac::Interrupt_Registers::ClearBlock                */
/* Field member: dmac::Interrupt_Registers::ClearBlock.Rsvd_ClearBlock     */
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_RSVD_CLEARBLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::ClearBlock.CLEAR               */
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARBLOCK_CLEAR_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::ClearSrcTran                  */
/* Register template: dmac::Interrupt_Registers::ClearSrcTran              */
/* Field member: dmac::Interrupt_Registers::ClearSrcTran.Rsvd_ClearSrcTran */
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_RSVD_CLEARSRCTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::ClearSrcTran.CLEAR             */
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARSRCTRAN_CLEAR_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::ClearDstTran                  */
/* Register template: dmac::Interrupt_Registers::ClearDstTran              */
/* Field member: dmac::Interrupt_Registers::ClearDstTran.Rsvd_ClearDstTran */
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_RSVD_CLEARDSTTRAN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::ClearDstTran.CLEAR             */
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARDSTTRAN_CLEAR_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::ClearErr                      */
/* Register template: dmac::Interrupt_Registers::ClearErr                  */
/* Field member: dmac::Interrupt_Registers::ClearErr.Rsvd_ClearErr         */
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_WIDTH 60u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_FIELD_MASK 0xfffffffffffffff0ull
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffff0ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_SET(x) \
   ((((uint64_t)x) << 4) & 0xfffffffffffffff0ull)
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_RSVD_CLEARERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0xfffffffffffffff0ull) | ((r) & 0x000000000000000full))
/* Field member: dmac::Interrupt_Registers::ClearErr.CLEAR                 */
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_WIDTH 4u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_READ_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_WRITE_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_FIELD_MASK 0x000000000000000full
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_INTERRUPT_REGISTERS_CLEARERR_CLEAR_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Interrupt_Registers::StatusInt                     */
/* Register template: dmac::Interrupt_Registers::StatusInt                 */
/* Field member: dmac::Interrupt_Registers::StatusInt.Rsvd_StatusInt       */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_MSB 63u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_LSB 5u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_WIDTH 59u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_RESET 0x000000000000000ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_FIELD_MASK 0xffffffffffffffe0ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_GET(x) \
   ((((uint64_t)x) & 0xffffffffffffffe0ull) >> 5)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_SET(x) \
   ((((uint64_t)x) << 5) & 0xffffffffffffffe0ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_RSVD_STATUSINT_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0xffffffffffffffe0ull) | ((r) & 0x000000000000001full))
/* Field member: dmac::Interrupt_Registers::StatusInt.ERR                  */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_MSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_LSB 4u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_WIDTH 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_FIELD_MASK 0x0000000000000010ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: dmac::Interrupt_Registers::StatusInt.DSTT                 */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_MSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_LSB 3u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_WIDTH 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_FIELD_MASK 0x0000000000000008ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_DSTT_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: dmac::Interrupt_Registers::StatusInt.SRCT                 */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_MSB 2u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_LSB 2u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_WIDTH 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_FIELD_MASK 0x0000000000000004ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_SRCT_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: dmac::Interrupt_Registers::StatusInt.BLOCK                */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_MSB 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_LSB 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_WIDTH 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_FIELD_MASK 0x0000000000000002ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_BLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: dmac::Interrupt_Registers::StatusInt.TFR                  */
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_MSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_LSB 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_WIDTH 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_READ_ACCESS 1u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_WRITE_ACCESS 0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_RESET 0x0u
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_FIELD_MASK 0x0000000000000001ull
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_INTERRUPT_REGISTERS_STATUSINT_TFR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Group type: dmac::Software_Handshake_Registers                          */
/* Group template: dmac::Software_Handshake_Registers                      */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SIZE 0x30u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_BYTE_SIZE 0x30u
/* Register member: dmac::Software_Handshake_Registers.ReqSrcReg           */
/* Register type referenced: dmac::Software_Handshake_Registers::ReqSrcReg */
/* Register template referenced: dmac::Software_Handshake_Registers::ReqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_OFFSET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_BYTE_OFFSET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Software_Handshake_Registers.ReqDstReg           */
/* Register type referenced: dmac::Software_Handshake_Registers::ReqDstReg */
/* Register template referenced: dmac::Software_Handshake_Registers::ReqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_OFFSET 0x8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_BYTE_OFFSET 0x8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Software_Handshake_Registers.SglRqSrcReg         */
/* Register type referenced: dmac::Software_Handshake_Registers::SglRqSrcReg */
/* Register template referenced: dmac::Software_Handshake_Registers::SglRqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_OFFSET 0x10u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_BYTE_OFFSET 0x10u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Software_Handshake_Registers.SglRqDstReg         */
/* Register type referenced: dmac::Software_Handshake_Registers::SglRqDstReg */
/* Register template referenced: dmac::Software_Handshake_Registers::SglRqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_OFFSET 0x18u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_BYTE_OFFSET 0x18u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Software_Handshake_Registers.LstSrcReg           */
/* Register type referenced: dmac::Software_Handshake_Registers::LstSrcReg */
/* Register template referenced: dmac::Software_Handshake_Registers::LstSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_OFFSET 0x20u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_BYTE_OFFSET 0x20u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Software_Handshake_Registers.LstDstReg           */
/* Register type referenced: dmac::Software_Handshake_Registers::LstDstReg */
/* Register template referenced: dmac::Software_Handshake_Registers::LstDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_OFFSET 0x28u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_BYTE_OFFSET 0x28u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_WRITE_MASK 0x0000000000000f0full

/* Register type: dmac::Software_Handshake_Registers::ReqSrcReg            */
/* Register template: dmac::Software_Handshake_Registers::ReqSrcReg        */
/* Field member: dmac::Software_Handshake_Registers::ReqSrcReg.Rsvd_1_ReqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_1_REQSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::ReqSrcReg.SRC_REQ_WE  */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::ReqSrcReg.Rsvd_ReqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_RSVD_REQSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::ReqSrcReg.SRC_REQ     */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQSRCREG_SRC_REQ_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Software_Handshake_Registers::ReqDstReg            */
/* Register template: dmac::Software_Handshake_Registers::ReqDstReg        */
/* Field member: dmac::Software_Handshake_Registers::ReqDstReg.Rsvd_1_ReqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_1_REQDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::ReqDstReg.DST_REQ_WE  */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::ReqDstReg.Rsvd_ReqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_RSVD_REQDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::ReqDstReg.DST_REQ     */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_REQDSTREG_DST_REQ_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Software_Handshake_Registers::SglRqSrcReg          */
/* Register template: dmac::Software_Handshake_Registers::SglRqSrcReg      */
/* Field member: dmac::Software_Handshake_Registers::SglRqSrcReg.Rsvd_1_SglRqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_1_SGLRQSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::SglRqSrcReg.SRC_SGLREQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::SglRqSrcReg.Rsvd_SglRqSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_RSVD_SGLRQSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::SglRqSrcReg.SRC_SGLREQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQSRCREG_SRC_SGLREQ_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Software_Handshake_Registers::SglRqDstReg          */
/* Register template: dmac::Software_Handshake_Registers::SglRqDstReg      */
/* Field member: dmac::Software_Handshake_Registers::SglRqDstReg.Rsvd_1_SglRqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_1_SGLRQDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::SglRqDstReg.DST_SGLREQ_WE */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::SglRqDstReg.Rsvd_SglRqDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_RSVD_SGLRQDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::SglRqDstReg.DST_SGLREQ */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_SGLRQDSTREG_DST_SGLREQ_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Software_Handshake_Registers::LstSrcReg            */
/* Register template: dmac::Software_Handshake_Registers::LstSrcReg        */
/* Field member: dmac::Software_Handshake_Registers::LstSrcReg.Rsvd_1_LstSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_1_LSTSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::LstSrcReg.LSTSRC_WE   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::LstSrcReg.Rsvd_LstSrcReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_RSVD_LSTSRCREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::LstSrcReg.LSTSRC      */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTSRCREG_LSTSRC_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Software_Handshake_Registers::LstDstReg            */
/* Register template: dmac::Software_Handshake_Registers::LstDstReg        */
/* Field member: dmac::Software_Handshake_Registers::LstDstReg.Rsvd_1_LstDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_MSB 63u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_LSB 12u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_WIDTH 52u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_RESET 0x0000000000000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_1_LSTDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Software_Handshake_Registers::LstDstReg.LSTDST_WE   */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_MSB 11u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_LSB 8u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_READ_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Software_Handshake_Registers::LstDstReg.Rsvd_LstDstReg */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_MSB 7u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_LSB 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_WRITE_ACCESS 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_RSVD_LSTDSTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Software_Handshake_Registers::LstDstReg.LSTDST      */
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_MSB 3u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_LSB 0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WIDTH 4u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_READ_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_WRITE_ACCESS 1u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_RESET 0x0u
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_FIELD_MASK 0x000000000000000full
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_SOFTWARE_HANDSHAKE_REGISTERS_LSTDSTREG_LSTDST_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Group type: dmac::Miscellaneous_Registers                               */
/* Group template: dmac::Miscellaneous_Registers                           */
#define DMAC_MISCELLANEOUS_REGISTERS_SIZE 0x68u
#define DMAC_MISCELLANEOUS_REGISTERS_BYTE_SIZE 0x68u
/* Register member: dmac::Miscellaneous_Registers.DmaCfgReg                */
/* Register type referenced: dmac::Miscellaneous_Registers::DmaCfgReg      */
/* Register template referenced: dmac::Miscellaneous_Registers::DmaCfgReg  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_OFFSET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_BYTE_OFFSET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_WRITE_MASK 0x0000000000000001ull
/* Register member: dmac::Miscellaneous_Registers.ChEnReg                  */
/* Register type referenced: dmac::Miscellaneous_Registers::ChEnReg        */
/* Register template referenced: dmac::Miscellaneous_Registers::ChEnReg    */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_OFFSET 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_BYTE_OFFSET 0x8u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_READ_MASK 0xfffffffffffff0ffull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_WRITE_MASK 0x0000000000000f0full
/* Register member: dmac::Miscellaneous_Registers.DmaIdReg                 */
/* Register type referenced: dmac::Miscellaneous_Registers::DmaIdReg       */
/* Register template referenced: dmac::Miscellaneous_Registers::DmaIdReg   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_OFFSET 0x10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_BYTE_OFFSET 0x10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DmaTestReg               */
/* Register type referenced: dmac::Miscellaneous_Registers::DmaTestReg     */
/* Register template referenced: dmac::Miscellaneous_Registers::DmaTestReg */
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_OFFSET 0x18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_BYTE_OFFSET 0x18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_WRITE_MASK 0x0000000000000001ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_6        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_OFFSET 0x30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_BYTE_OFFSET 0x30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_5        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_OFFSET 0x38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_BYTE_OFFSET 0x38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RESET_VALUE 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_4        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_OFFSET 0x40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_BYTE_OFFSET 0x40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RESET_VALUE 0x1002dbc000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_3        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_OFFSET 0x48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_BYTE_OFFSET 0x48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RESET_VALUE 0x1002dbc01002dbc0ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_2        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_OFFSET 0x50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_BYTE_OFFSET 0x50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RESET_VALUE 0x000000001002dbc0ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DMA_COMP_PARAMS_1        */
/* Register type referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1 */
/* Register template referenced: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_OFFSET 0x58u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BYTE_OFFSET 0x58u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RESET_VALUE 0x3000030c33336666ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_WRITE_MASK 0x0000000000000000ull
/* Register member: dmac::Miscellaneous_Registers.DmaCompsID               */
/* Register type referenced: dmac::Miscellaneous_Registers::DmaCompsID     */
/* Register template referenced: dmac::Miscellaneous_Registers::DmaCompsID */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_OFFSET 0x60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_BYTE_OFFSET 0x60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_RESET_VALUE 0x3232322a44571110ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_RESET_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_READ_MASK 0xffffffffffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_WRITE_MASK 0x0000000000000000ull

/* Register type: dmac::Miscellaneous_Registers::DmaCfgReg                 */
/* Register template: dmac::Miscellaneous_Registers::DmaCfgReg             */
/* Field member: dmac::Miscellaneous_Registers::DmaCfgReg.Rsvd_DmaCfgReg   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_LSB 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_WIDTH 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_RESET 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_FIELD_MASK 0xfffffffffffffffeull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffffeull) >> 1)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_SET(x) \
   ((((uint64_t)x) << 1) & 0xfffffffffffffffeull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_RSVD_DMACFGREG_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0xfffffffffffffffeull) | ((r) & 0x0000000000000001ull))
/* Field member: dmac::Miscellaneous_Registers::DmaCfgReg.DMA_EN           */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_MSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_FIELD_MASK 0x0000000000000001ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACFGREG_DMA_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Miscellaneous_Registers::ChEnReg                   */
/* Register template: dmac::Miscellaneous_Registers::ChEnReg               */
/* Field member: dmac::Miscellaneous_Registers::ChEnReg.Rsvd_1_ChEnReg     */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_WIDTH 52u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_RESET 0x0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_FIELD_MASK 0xfffffffffffff000ull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffff000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_SET(x) \
   ((((uint64_t)x) << 12) & 0xfffffffffffff000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_1_CHENREG_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0xfffffffffffff000ull) | ((r) & 0x0000000000000fffull))
/* Field member: dmac::Miscellaneous_Registers::ChEnReg.CH_EN_WE           */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_READ_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Miscellaneous_Registers::ChEnReg.Rsvd_ChEnReg       */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_LSB 4u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_FIELD_MASK 0x00000000000000f0ull
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_RSVD_CHENREG_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Miscellaneous_Registers::ChEnReg.CH_EN              */
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_MSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_FIELD_MASK 0x000000000000000full
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_MISCELLANEOUS_REGISTERS_CHENREG_CH_EN_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Miscellaneous_Registers::DmaIdReg                  */
/* Register template: dmac::Miscellaneous_Registers::DmaIdReg              */
/* Field member: dmac::Miscellaneous_Registers::DmaIdReg.Rsvd_DmaIdReg     */
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_WIDTH 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_RESET 0x00000000ul
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_FIELD_MASK 0xffffffff00000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_RSVD_DMAIDREG_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DmaIdReg.DMA_ID            */
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_WIDTH 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_RESET 0x00000000ul
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_FIELD_MASK 0x00000000ffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMAIDREG_DMA_ID_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Miscellaneous_Registers::DmaTestReg                */
/* Register template: dmac::Miscellaneous_Registers::DmaTestReg            */
/* Field member: dmac::Miscellaneous_Registers::DmaTestReg.Rsvd_DmaTestReg */
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_LSB 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_WIDTH 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_RESET 0x0000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_FIELD_MASK 0xfffffffffffffffeull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_GET(x) \
   ((((uint64_t)x) & 0xfffffffffffffffeull) >> 1)
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_SET(x) \
   ((((uint64_t)x) << 1) & 0xfffffffffffffffeull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_RSVD_DMATESTREG_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0xfffffffffffffffeull) | ((r) & 0x0000000000000001ull))
/* Field member: dmac::Miscellaneous_Registers::DmaTestReg.TEST_SLV_IF     */
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_MSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_WRITE_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_FIELD_MASK 0x0000000000000001ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMATESTREG_TEST_SLV_IF_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.Rsvd_1_DMA_COMP_PARAMS_6 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_LSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_FIELD_MASK 0x8000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_GET(x) \
   ((((uint64_t)x) & 0x8000000000000000ull) >> 63)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_SET(x) \
   ((((uint64_t)x) << 63) & 0x8000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_1_DMA_COMP_PARAMS_6_MODIFY(r, x) \
   (((((uint64_t)x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_MSB 62u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_FIELD_MASK 0x7000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x7000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 60) & 0x7000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0x7000000000000000ull) | ((r) & 0x8fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_LSB 57u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_FIELD_MASK 0x0e00000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_GET(x) \
   ((((uint64_t)x) & 0x0e00000000000000ull) >> 57)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_SET(x) \
   ((((uint64_t)x) << 57) & 0x0e00000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 57) & 0x0e00000000000000ull) | ((r) & 0xf1ffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_MSB 56u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_LSB 54u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_FIELD_MASK 0x01c0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_GET(x) \
   ((((uint64_t)x) & 0x01c0000000000000ull) >> 54)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_SET(x) \
   ((((uint64_t)x) << 54) & 0x01c0000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 54) & 0x01c0000000000000ull) | ((r) & 0xfe3fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_MSB 53u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_LSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_FIELD_MASK 0x0038000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_GET(x) \
   ((((uint64_t)x) & 0x0038000000000000ull) >> 51)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_SET(x) \
   ((((uint64_t)x) << 51) & 0x0038000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_MSB 50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_LSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_FIELD_MASK 0x0007000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0007000000000000ull) >> 48)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0007000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0007000000000000ull) | ((r) & 0xfff8ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_MSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_LSB 46u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_FIELD_MASK 0x0000c00000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_GET(x) \
   ((((uint64_t)x) & 0x0000c00000000000ull) >> 46)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000c00000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000c00000000000ull) | ((r) & 0xffff3fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_MSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_LSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_FIELD_MASK 0x0000200000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_MSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_LSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_FIELD_MASK 0x0000100000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_MSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_LSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_FIELD_MASK 0x0000080000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_MSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_LSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_FIELD_MASK 0x0000040000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_MSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_LSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_FIELD_MASK 0x0000020000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_MSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_FIELD_MASK 0x0000010000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_LSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_FIELD_MASK 0x0000008000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_MSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_LSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_FIELD_MASK 0x0000004000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_MSB 37u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_LSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_FIELD_MASK 0x0000003800000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_GET(x) \
   ((((uint64_t)x) & 0x0000003800000000ull) >> 35)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000003800000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000003800000000ull) | ((r) & 0xffffffc7ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.CH7_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_MSB 34u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_FIELD_MASK 0x0000000700000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_GET(x) \
   ((((uint64_t)x) & 0x0000000700000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000700000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_CH7_DTW_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000700000000ull) | ((r) & 0xfffffff8ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_6.Rsvd_DMA_COMP_PARAMS_6 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_WIDTH 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_RESET 0x00000000ul
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_FIELD_MASK 0x00000000ffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_6_RSVD_DMA_COMP_PARAMS_6_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.Rsvd_1_DMA_COMP_PARAMS_5 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_LSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_FIELD_MASK 0x8000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_GET(x) \
   ((((uint64_t)x) & 0x8000000000000000ull) >> 63)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_SET(x) \
   ((((uint64_t)x) << 63) & 0x8000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_1_DMA_COMP_PARAMS_5_MODIFY(r, x) \
   (((((uint64_t)x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_MSB 62u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_FIELD_MASK 0x7000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x7000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 60) & 0x7000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0x7000000000000000ull) | ((r) & 0x8fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_LSB 57u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_FIELD_MASK 0x0e00000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_GET(x) \
   ((((uint64_t)x) & 0x0e00000000000000ull) >> 57)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_SET(x) \
   ((((uint64_t)x) << 57) & 0x0e00000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 57) & 0x0e00000000000000ull) | ((r) & 0xf1ffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_MSB 56u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_LSB 54u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_FIELD_MASK 0x01c0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_GET(x) \
   ((((uint64_t)x) & 0x01c0000000000000ull) >> 54)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_SET(x) \
   ((((uint64_t)x) << 54) & 0x01c0000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 54) & 0x01c0000000000000ull) | ((r) & 0xfe3fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_MSB 53u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_LSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_FIELD_MASK 0x0038000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_GET(x) \
   ((((uint64_t)x) & 0x0038000000000000ull) >> 51)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_SET(x) \
   ((((uint64_t)x) << 51) & 0x0038000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_MSB 50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_LSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_FIELD_MASK 0x0007000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0007000000000000ull) >> 48)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0007000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0007000000000000ull) | ((r) & 0xfff8ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_MSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_LSB 46u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_FIELD_MASK 0x0000c00000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_GET(x) \
   ((((uint64_t)x) & 0x0000c00000000000ull) >> 46)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000c00000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000c00000000000ull) | ((r) & 0xffff3fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_MSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_LSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_FIELD_MASK 0x0000200000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_MSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_LSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_FIELD_MASK 0x0000100000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_MSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_LSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_FIELD_MASK 0x0000080000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_MSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_LSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_FIELD_MASK 0x0000040000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_MSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_LSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_FIELD_MASK 0x0000020000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_MSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_FIELD_MASK 0x0000010000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_LSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_FIELD_MASK 0x0000008000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_MSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_LSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_FIELD_MASK 0x0000004000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_MSB 37u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_LSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_FIELD_MASK 0x0000003800000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_GET(x) \
   ((((uint64_t)x) & 0x0000003800000000ull) >> 35)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000003800000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000003800000000ull) | ((r) & 0xffffffc7ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH5_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_MSB 34u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_FIELD_MASK 0x0000000700000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_GET(x) \
   ((((uint64_t)x) & 0x0000000700000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000700000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH5_DTW_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000700000000ull) | ((r) & 0xfffffff8ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.Rsvd_DMA_COMP_PARAMS_5 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_LSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_FIELD_MASK 0x0000000080000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_RSVD_DMA_COMP_PARAMS_5_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_MSB 30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_LSB 28u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_FIELD_MASK 0x0000000070000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_MSB 27u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_LSB 25u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_FIELD_MASK 0x000000000e000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_MSB 24u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_LSB 22u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_FIELD_MASK 0x0000000001c00000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001c00000ull) >> 22)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000001c00000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000001c00000ull) | ((r) & 0xfffffffffe3fffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_MSB 21u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_LSB 19u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_FIELD_MASK 0x0000000000380000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000000380000ull) >> 19)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000380000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_MSB 18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_LSB 16u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_FIELD_MASK 0x0000000000070000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000070000ull) >> 16)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000070000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000070000ull) | ((r) & 0xfffffffffff8ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_MSB 15u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_LSB 14u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_FIELD_MASK 0x000000000000c000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_MSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_LSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_FIELD_MASK 0x0000000000002000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_MSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_FIELD_MASK 0x0000000000001000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_LSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_FIELD_MASK 0x0000000000000800ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_MSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_LSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_FIELD_MASK 0x0000000000000400ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_MSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_LSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_FIELD_MASK 0x0000000000000200ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_MSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_FIELD_MASK 0x0000000000000100ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_LSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_FIELD_MASK 0x0000000000000080ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_MSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_LSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_FIELD_MASK 0x0000000000000040ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_MSB 5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_LSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_FIELD_MASK 0x0000000000000038ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000038ull) >> 3)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000038ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000038ull) | ((r) & 0xffffffffffffffc7ull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_5.CH6_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_MSB 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_FIELD_MASK 0x0000000000000007ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_GET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_SET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_5_CH6_DTW_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.Rsvd_1_DMA_COMP_PARAMS_4 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_LSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_FIELD_MASK 0x8000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_GET(x) \
   ((((uint64_t)x) & 0x8000000000000000ull) >> 63)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_SET(x) \
   ((((uint64_t)x) << 63) & 0x8000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_1_DMA_COMP_PARAMS_4_MODIFY(r, x) \
   (((((uint64_t)x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_MSB 62u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_FIELD_MASK 0x7000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x7000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 60) & 0x7000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0x7000000000000000ull) | ((r) & 0x8fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_LSB 57u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_FIELD_MASK 0x0e00000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_GET(x) \
   ((((uint64_t)x) & 0x0e00000000000000ull) >> 57)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_SET(x) \
   ((((uint64_t)x) << 57) & 0x0e00000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 57) & 0x0e00000000000000ull) | ((r) & 0xf1ffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_MSB 56u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_LSB 54u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_FIELD_MASK 0x01c0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_GET(x) \
   ((((uint64_t)x) & 0x01c0000000000000ull) >> 54)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_SET(x) \
   ((((uint64_t)x) << 54) & 0x01c0000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 54) & 0x01c0000000000000ull) | ((r) & 0xfe3fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_MSB 53u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_LSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_FIELD_MASK 0x0038000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_GET(x) \
   ((((uint64_t)x) & 0x0038000000000000ull) >> 51)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_SET(x) \
   ((((uint64_t)x) << 51) & 0x0038000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_MSB 50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_LSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_RESET 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_FIELD_MASK 0x0007000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0007000000000000ull) >> 48)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0007000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0007000000000000ull) | ((r) & 0xfff8ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_MSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_LSB 46u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_FIELD_MASK 0x0000c00000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_GET(x) \
   ((((uint64_t)x) & 0x0000c00000000000ull) >> 46)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000c00000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000c00000000000ull) | ((r) & 0xffff3fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_MSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_LSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_FIELD_MASK 0x0000200000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_MSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_LSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_FIELD_MASK 0x0000100000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_MSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_LSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_FIELD_MASK 0x0000080000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_MSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_LSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_FIELD_MASK 0x0000040000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_MSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_LSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_FIELD_MASK 0x0000020000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_MSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_FIELD_MASK 0x0000010000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_LSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_FIELD_MASK 0x0000008000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_MSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_LSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_FIELD_MASK 0x0000004000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_MSB 37u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_LSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_FIELD_MASK 0x0000003800000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_GET(x) \
   ((((uint64_t)x) & 0x0000003800000000ull) >> 35)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000003800000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000003800000000ull) | ((r) & 0xffffffc7ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH3_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_MSB 34u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_FIELD_MASK 0x0000000700000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_GET(x) \
   ((((uint64_t)x) & 0x0000000700000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000700000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH3_DTW_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000700000000ull) | ((r) & 0xfffffff8ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.Rsvd_DMA_COMP_PARAMS_4 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_LSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_FIELD_MASK 0x0000000080000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_RSVD_DMA_COMP_PARAMS_4_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_MSB 30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_LSB 28u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_FIELD_MASK 0x0000000070000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_MSB 27u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_LSB 25u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_FIELD_MASK 0x000000000e000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_MSB 24u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_LSB 22u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_FIELD_MASK 0x0000000001c00000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001c00000ull) >> 22)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000001c00000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000001c00000ull) | ((r) & 0xfffffffffe3fffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_MSB 21u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_LSB 19u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_FIELD_MASK 0x0000000000380000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000000380000ull) >> 19)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000380000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_MSB 18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_LSB 16u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_FIELD_MASK 0x0000000000070000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000070000ull) >> 16)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000070000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000070000ull) | ((r) & 0xfffffffffff8ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_MSB 15u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_LSB 14u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_FIELD_MASK 0x000000000000c000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_MSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_LSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_FIELD_MASK 0x0000000000002000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_MSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_FIELD_MASK 0x0000000000001000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_LSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_FIELD_MASK 0x0000000000000800ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_MSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_LSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_FIELD_MASK 0x0000000000000400ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_MSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_LSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_FIELD_MASK 0x0000000000000200ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_MSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_FIELD_MASK 0x0000000000000100ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_LSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_FIELD_MASK 0x0000000000000080ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_MSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_LSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_FIELD_MASK 0x0000000000000040ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_MSB 5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_LSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_FIELD_MASK 0x0000000000000038ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000038ull) >> 3)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000038ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000038ull) | ((r) & 0xffffffffffffffc7ull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_4.CH4_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_MSB 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_FIELD_MASK 0x0000000000000007ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_GET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_SET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_4_CH4_DTW_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.Rsvd_1_DMA_COMP_PARAMS_3 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_LSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_FIELD_MASK 0x8000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_GET(x) \
   ((((uint64_t)x) & 0x8000000000000000ull) >> 63)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_SET(x) \
   ((((uint64_t)x) << 63) & 0x8000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_1_DMA_COMP_PARAMS_3_MODIFY(r, x) \
   (((((uint64_t)x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_MSB 62u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_FIELD_MASK 0x7000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x7000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 60) & 0x7000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0x7000000000000000ull) | ((r) & 0x8fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_LSB 57u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_FIELD_MASK 0x0e00000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_GET(x) \
   ((((uint64_t)x) & 0x0e00000000000000ull) >> 57)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_SET(x) \
   ((((uint64_t)x) << 57) & 0x0e00000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 57) & 0x0e00000000000000ull) | ((r) & 0xf1ffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_MSB 56u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_LSB 54u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_FIELD_MASK 0x01c0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_GET(x) \
   ((((uint64_t)x) & 0x01c0000000000000ull) >> 54)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_SET(x) \
   ((((uint64_t)x) << 54) & 0x01c0000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 54) & 0x01c0000000000000ull) | ((r) & 0xfe3fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_MSB 53u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_LSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_FIELD_MASK 0x0038000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_GET(x) \
   ((((uint64_t)x) & 0x0038000000000000ull) >> 51)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_SET(x) \
   ((((uint64_t)x) << 51) & 0x0038000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0038000000000000ull) | ((r) & 0xffc7ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_MSB 50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_LSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_RESET 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_FIELD_MASK 0x0007000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0007000000000000ull) >> 48)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0007000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0007000000000000ull) | ((r) & 0xfff8ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_MSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_LSB 46u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_FIELD_MASK 0x0000c00000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_GET(x) \
   ((((uint64_t)x) & 0x0000c00000000000ull) >> 46)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000c00000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000c00000000000ull) | ((r) & 0xffff3fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_MSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_LSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_FIELD_MASK 0x0000200000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_MSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_LSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_FIELD_MASK 0x0000100000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_MSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_LSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_FIELD_MASK 0x0000080000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_MSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_LSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_FIELD_MASK 0x0000040000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_MSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_LSB 41u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_FIELD_MASK 0x0000020000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_MSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_FIELD_MASK 0x0000010000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_LSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_FIELD_MASK 0x0000008000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_MSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_LSB 38u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_FIELD_MASK 0x0000004000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_MSB 37u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_LSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_FIELD_MASK 0x0000003800000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_GET(x) \
   ((((uint64_t)x) & 0x0000003800000000ull) >> 35)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000003800000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000003800000000ull) | ((r) & 0xffffffc7ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH1_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_MSB 34u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_FIELD_MASK 0x0000000700000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_GET(x) \
   ((((uint64_t)x) & 0x0000000700000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000700000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH1_DTW_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000700000000ull) | ((r) & 0xfffffff8ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.Rsvd_DMA_COMP_PARAMS_3 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_LSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_FIELD_MASK 0x0000000080000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_RSVD_DMA_COMP_PARAMS_3_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_MSB 30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_LSB 28u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_FIELD_MASK 0x0000000070000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_MSB 27u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_LSB 25u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_FIELD_MASK 0x000000000e000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_MSB 24u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_LSB 22u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_FIELD_MASK 0x0000000001c00000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001c00000ull) >> 22)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000001c00000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000001c00000ull) | ((r) & 0xfffffffffe3fffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_MSB 21u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_LSB 19u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_FIELD_MASK 0x0000000000380000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000000380000ull) >> 19)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000380000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_MSB 18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_LSB 16u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_RESET 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_FIELD_MASK 0x0000000000070000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000070000ull) >> 16)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000070000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000070000ull) | ((r) & 0xfffffffffff8ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_MSB 15u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_LSB 14u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_FIELD_MASK 0x000000000000c000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_MSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_LSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_FIELD_MASK 0x0000000000002000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_MSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_FIELD_MASK 0x0000000000001000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_LSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_FIELD_MASK 0x0000000000000800ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_MSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_LSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_FIELD_MASK 0x0000000000000400ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_MSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_LSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_FIELD_MASK 0x0000000000000200ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_MSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_FIELD_MASK 0x0000000000000100ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_LSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_FIELD_MASK 0x0000000000000080ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_MSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_LSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_FIELD_MASK 0x0000000000000040ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_MSB 5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_LSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_FIELD_MASK 0x0000000000000038ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000038ull) >> 3)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000038ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000038ull) | ((r) & 0xffffffffffffffc7ull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_3.CH2_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_MSB 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_FIELD_MASK 0x0000000000000007ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_GET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_SET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_3_CH2_DTW_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH7_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_FIELD_MASK 0xf000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0xf000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 60) & 0xf000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH7_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0xf000000000000000ull) | ((r) & 0x0fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH6_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_LSB 56u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_FIELD_MASK 0x0f00000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x0f00000000000000ull) >> 56)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 56) & 0x0f00000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH6_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 56) & 0x0f00000000000000ull) | ((r) & 0xf0ffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH5_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_MSB 55u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_LSB 52u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_FIELD_MASK 0x00f0000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x00f0000000000000ull) >> 52)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 52) & 0x00f0000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH5_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 52) & 0x00f0000000000000ull) | ((r) & 0xff0fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH4_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_MSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_LSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_FIELD_MASK 0x000f000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH4_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH3_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_MSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_LSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_FIELD_MASK 0x0000f00000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x0000f00000000000ull) >> 44)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000f00000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH3_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000f00000000000ull) | ((r) & 0xffff0fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH2_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_MSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_FIELD_MASK 0x00000f0000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH2_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH1_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_LSB 36u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_FIELD_MASK 0x000000f000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x000000f000000000ull) >> 36)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 36) & 0x000000f000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH1_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x000000f000000000ull) | ((r) & 0xffffff0fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CHO_MULTI_BLK_TYPE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_MSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_FIELD_MASK 0x0000000f00000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_GET(x) \
   ((((uint64_t)x) & 0x0000000f00000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000f00000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CHO_MULTI_BLK_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000f00000000ull) | ((r) & 0xfffffff0ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.Rsvd_DMA_COMP_PARAMS_2 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_LSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_FIELD_MASK 0x0000000080000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_RSVD_DMA_COMP_PARAMS_2_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_FIFO_DEPTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_MSB 30u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_LSB 28u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_FIELD_MASK 0x0000000070000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_GET(x) \
   ((((uint64_t)x) & 0x0000000070000000ull) >> 28)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000070000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FIFO_DEPTH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000070000000ull) | ((r) & 0xffffffff8fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_SMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_MSB 27u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_LSB 25u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_FIELD_MASK 0x000000000e000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_GET(x) \
   ((((uint64_t)x) & 0x000000000e000000ull) >> 25)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_SET(x) \
   ((((uint64_t)x) << 25) & 0x000000000e000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SMS_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x000000000e000000ull) | ((r) & 0xfffffffff1ffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_LMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_MSB 24u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_LSB 22u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_FIELD_MASK 0x0000000001c00000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_GET(x) \
   ((((uint64_t)x) & 0x0000000001c00000ull) >> 22)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000001c00000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LMS_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000001c00000ull) | ((r) & 0xfffffffffe3fffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_DMS  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_MSB 21u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_LSB 19u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_FIELD_MASK 0x0000000000380000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_GET(x) \
   ((((uint64_t)x) & 0x0000000000380000ull) >> 19)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000380000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DMS_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_MAX_MULT_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_MSB 18u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_LSB 16u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_RESET 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_FIELD_MASK 0x0000000000070000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000070000ull) >> 16)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000070000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MAX_MULT_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000070000ull) | ((r) & 0xfffffffffff8ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_FC   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_MSB 15u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_LSB 14u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_FIELD_MASK 0x000000000000c000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_FC_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_HC_LLP */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_MSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_LSB 13u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_FIELD_MASK 0x0000000000002000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_HC_LLP_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_CTL_WB_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_MSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_FIELD_MASK 0x0000000000001000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_CTL_WB_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_MULTI_BLK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_LSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_FIELD_MASK 0x0000000000000800ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_MULTI_BLK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_LOCK_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_MSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_LSB 10u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_FIELD_MASK 0x0000000000000400ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_LOCK_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_SRC_GAT_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_MSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_LSB 9u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_FIELD_MASK 0x0000000000000200ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_SRC_GAT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_DST_SCA_EN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_MSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_FIELD_MASK 0x0000000000000100ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DST_SCA_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_STAT_SRC */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_LSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_FIELD_MASK 0x0000000000000080ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_STAT_DST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_MSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_LSB 6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_FIELD_MASK 0x0000000000000040ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STAT_DST_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_STW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_MSB 5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_LSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_FIELD_MASK 0x0000000000000038ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000038ull) >> 3)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000038ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_STW_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000038ull) | ((r) & 0xffffffffffffffc7ull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_2.CH0_DTW  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_MSB 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_FIELD_MASK 0x0000000000000007ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_GET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_SET(x) \
   ((x) & 0x0000000000000007ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_2_CH0_DTW_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1         */
/* Register template: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1     */
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.Rsvd_1_DMA_COMP_PARAMS_1 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_LSB 62u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_FIELD_MASK 0xc000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_GET(x) \
   ((((uint64_t)x) & 0xc000000000000000ull) >> 62)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_SET(x) \
   ((((uint64_t)x) << 62) & 0xc000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_1_DMA_COMP_PARAMS_1_MODIFY(r, x) \
   (((((uint64_t)x) << 62) & 0xc000000000000000ull) | ((r) & 0x3fffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.STATIC_ENDIAN_SELECT */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_MSB 61u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_LSB 61u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_FIELD_MASK 0x2000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_GET(x) \
   ((((uint64_t)x) & 0x2000000000000000ull) >> 61)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_SET(x) \
   ((((uint64_t)x) << 61) & 0x2000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_STATIC_ENDIAN_SELECT_MODIFY(r, x) \
   (((((uint64_t)x) << 61) & 0x2000000000000000ull) | ((r) & 0xdfffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.ADD_ENCODED_PARAMS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_MSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_LSB 60u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_FIELD_MASK 0x1000000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_GET(x) \
   ((((uint64_t)x) & 0x1000000000000000ull) >> 60)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_SET(x) \
   ((((uint64_t)x) << 60) & 0x1000000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_ADD_ENCODED_PARAMS_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0x1000000000000000ull) | ((r) & 0xefffffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.NUM_HS_INT */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_MSB 59u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_LSB 55u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_WIDTH 5u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_RESET 0x00u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_FIELD_MASK 0x0f80000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_GET(x) \
   ((((uint64_t)x) & 0x0f80000000000000ull) >> 55)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_SET(x) \
   ((((uint64_t)x) << 55) & 0x0f80000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_HS_INT_MODIFY(r, x) \
   (((((uint64_t)x) << 55) & 0x0f80000000000000ull) | ((r) & 0xf07fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.M1_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_MSB 54u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_LSB 53u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_FIELD_MASK 0x0060000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0060000000000000ull) >> 53)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_SET(x) \
   ((((uint64_t)x) << 53) & 0x0060000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M1_HDATA_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 53) & 0x0060000000000000ull) | ((r) & 0xff9fffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.M2_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_MSB 52u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_LSB 51u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_FIELD_MASK 0x0018000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0018000000000000ull) >> 51)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_SET(x) \
   ((((uint64_t)x) << 51) & 0x0018000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M2_HDATA_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 51) & 0x0018000000000000ull) | ((r) & 0xffe7ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.M3_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_MSB 50u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_LSB 49u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_FIELD_MASK 0x0006000000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0006000000000000ull) >> 49)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_SET(x) \
   ((((uint64_t)x) << 49) & 0x0006000000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M3_HDATA_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 49) & 0x0006000000000000ull) | ((r) & 0xfff9ffffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.M4_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_MSB 48u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_LSB 47u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_FIELD_MASK 0x0001800000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0001800000000000ull) >> 47)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_SET(x) \
   ((((uint64_t)x) << 47) & 0x0001800000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_M4_HDATA_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0x0001800000000000ull) | ((r) & 0xfffe7fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.S_HDATA_WIDTH */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_MSB 46u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_LSB 45u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_FIELD_MASK 0x0000600000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_GET(x) \
   ((((uint64_t)x) & 0x0000600000000000ull) >> 45)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000600000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_S_HDATA_WIDTH_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000600000000000ull) | ((r) & 0xffff9fffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.NUM_MASTER_INT */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_MSB 44u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_LSB 43u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_FIELD_MASK 0x0000180000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_GET(x) \
   ((((uint64_t)x) & 0x0000180000000000ull) >> 43)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000180000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_MASTER_INT_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000180000000000ull) | ((r) & 0xffffe7ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.NUM_CHANNELS */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_MSB 42u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_LSB 40u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_WIDTH 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_FIELD_MASK 0x0000070000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_GET(x) \
   ((((uint64_t)x) & 0x0000070000000000ull) >> 40)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000070000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_NUM_CHANNELS_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000070000000000ull) | ((r) & 0xfffff8ffffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.Rsvd_DMA_COMP_PARAMS_1 */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_MSB 39u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_LSB 36u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_FIELD_MASK 0x000000f000000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_GET(x) \
   ((((uint64_t)x) & 0x000000f000000000ull) >> 36)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_SET(x) \
   ((((uint64_t)x) << 36) & 0x000000f000000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_RSVD_DMA_COMP_PARAMS_1_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x000000f000000000ull) | ((r) & 0xffffff0fffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.MAX_ABRST */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_MSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_LSB 35u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_RESET 0x1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_FIELD_MASK 0x0000000800000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_MAX_ABRST_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.INTR_IO  */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_MSB 34u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_LSB 33u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_WIDTH 2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_RESET 0x2u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_FIELD_MASK 0x0000000600000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_GET(x) \
   ((((uint64_t)x) & 0x0000000600000000ull) >> 33)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000600000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_INTR_IO_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000600000000ull) | ((r) & 0xfffffff9ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.BIG_ENDIAN */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_MSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_WIDTH 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_RESET 0x0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_FIELD_MASK 0x0000000100000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_BIG_ENDIAN_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH7_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_LSB 28u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_FIELD_MASK 0x00000000f0000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH7_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH6_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_MSB 27u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_LSB 24u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_FIELD_MASK 0x000000000f000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000f000000ull) >> 24)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 24) & 0x000000000f000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH6_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x000000000f000000ull) | ((r) & 0xfffffffff0ffffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH5_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_MSB 23u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_LSB 20u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_FIELD_MASK 0x0000000000f00000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000f00000ull) >> 20)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000f00000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH5_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000f00000ull) | ((r) & 0xffffffffff0fffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH4_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_MSB 19u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_LSB 16u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_RESET 0x3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_FIELD_MASK 0x00000000000f0000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00000000000f0000ull) >> 16)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000000f0000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH4_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000000f0000ull) | ((r) & 0xfffffffffff0ffffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH3_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_MSB 15u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_LSB 12u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_RESET 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_FIELD_MASK 0x000000000000f000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH3_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH2_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_MSB 11u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_LSB 8u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_RESET 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_FIELD_MASK 0x0000000000000f00ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH2_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CH1_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_MSB 7u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_LSB 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_RESET 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_FIELD_MASK 0x00000000000000f0ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CH1_MAX_BLK_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: dmac::Miscellaneous_Registers::DMA_COMP_PARAMS_1.CHO_MAX_BLK_SIZE */
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_MSB 3u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_WIDTH 4u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_RESET 0x6u
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_FIELD_MASK 0x000000000000000full
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_GET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_SET(x) \
   ((x) & 0x000000000000000full)
#define DMAC_MISCELLANEOUS_REGISTERS_DMA_COMP_PARAMS_1_CHO_MAX_BLK_SIZE_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: dmac::Miscellaneous_Registers::DmaCompsID                */
/* Register template: dmac::Miscellaneous_Registers::DmaCompsID            */
/* Field member: dmac::Miscellaneous_Registers::DmaCompsID.DMA_COMP_VERSION */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_MSB 63u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_LSB 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_WIDTH 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_RESET 0x3232322aul
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_FIELD_MASK 0xffffffff00000000ull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_GET(x) \
   ((((uint64_t)x) & 0xffffffff00000000ull) >> 32)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_SET(x) \
   ((((uint64_t)x) << 32) & 0xffffffff00000000ull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_VERSION_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0xffffffff00000000ull) | ((r) & 0x00000000ffffffffull))
/* Field member: dmac::Miscellaneous_Registers::DmaCompsID.DMA_COMP_TYPE   */
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_MSB 31u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_LSB 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_WIDTH 32u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_READ_ACCESS 1u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_WRITE_ACCESS 0u
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_RESET 0x44571110ul
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_FIELD_MASK 0x00000000ffffffffull
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define DMAC_MISCELLANEOUS_REGISTERS_DMACOMPSID_DMA_COMP_TYPE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: dmac::Channel_0_Registers                            */
typedef struct {
   volatile uint64_t SAR0; /**< Offset 0x0 (R/W) */
   volatile uint64_t DAR0; /**< Offset 0x8 (R/W) */
   volatile uint64_t LLP0; /**< Offset 0x10 (R/W) */
   volatile uint64_t CTL0; /**< Offset 0x18 (R/W) */
   volatile uint64_t SSTAT0; /**< Offset 0x20 (R/W) */
   volatile uint64_t DSTAT0; /**< Offset 0x28 (R/W) */
   volatile uint64_t SSTATAR0; /**< Offset 0x30 (R/W) */
   volatile uint64_t DSTATAR0; /**< Offset 0x38 (R/W) */
   volatile uint64_t CFG0; /**< Offset 0x40 (R/W) */
   volatile uint64_t SGR0; /**< Offset 0x48 (R/W) */
   volatile uint64_t DSR0; /**< Offset 0x50 (R/W) */
} Dmac_Channel_0_Registers, *PTR_Dmac_Channel_0_Registers;

/* Typedef for Group: dmac::Channel_1_Registers                            */
typedef struct {
   volatile uint64_t SAR1; /**< Offset 0x0 (R/W) */
   volatile uint64_t DAR1; /**< Offset 0x8 (R/W) */
   volatile uint64_t LLP1; /**< Offset 0x10 (R/W) */
   volatile uint64_t CTL1; /**< Offset 0x18 (R/W) */
   volatile uint64_t SSTAT1; /**< Offset 0x20 (R/W) */
   volatile uint64_t DSTAT1; /**< Offset 0x28 (R/W) */
   volatile uint64_t SSTATAR1; /**< Offset 0x30 (R/W) */
   volatile uint64_t DSTATAR1; /**< Offset 0x38 (R/W) */
   volatile uint64_t CFG1; /**< Offset 0x40 (R/W) */
   volatile uint64_t SGR1; /**< Offset 0x48 (R/W) */
   volatile uint64_t DSR1; /**< Offset 0x50 (R/W) */
} Dmac_Channel_1_Registers, *PTR_Dmac_Channel_1_Registers;

/* Typedef for Group: dmac::Channel_2_Registers                            */
typedef struct {
   volatile uint64_t SAR2; /**< Offset 0x0 (R/W) */
   volatile uint64_t DAR2; /**< Offset 0x8 (R/W) */
   volatile uint64_t LLP2; /**< Offset 0x10 (R/W) */
   volatile uint64_t CTL2; /**< Offset 0x18 (R/W) */
   volatile uint64_t SSTAT2; /**< Offset 0x20 (R/W) */
   volatile uint64_t DSTAT2; /**< Offset 0x28 (R/W) */
   volatile uint64_t SSTATAR2; /**< Offset 0x30 (R/W) */
   volatile uint64_t DSTATAR2; /**< Offset 0x38 (R/W) */
   volatile uint64_t CFG2; /**< Offset 0x40 (R/W) */
   volatile uint64_t SGR2; /**< Offset 0x48 (R/W) */
   volatile uint64_t DSR2; /**< Offset 0x50 (R/W) */
} Dmac_Channel_2_Registers, *PTR_Dmac_Channel_2_Registers;

/* Typedef for Group: dmac::Channel_3_Registers                            */
typedef struct {
   volatile uint64_t SAR3; /**< Offset 0x0 (R/W) */
   volatile uint64_t DAR3; /**< Offset 0x8 (R/W) */
   volatile uint64_t LLP3; /**< Offset 0x10 (R/W) */
   volatile uint64_t CTL3; /**< Offset 0x18 (R/W) */
   volatile uint64_t SSTAT3; /**< Offset 0x20 (R/W) */
   volatile uint64_t DSTAT3; /**< Offset 0x28 (R/W) */
   volatile uint64_t SSTATAR3; /**< Offset 0x30 (R/W) */
   volatile uint64_t DSTATAR3; /**< Offset 0x38 (R/W) */
   volatile uint64_t CFG3; /**< Offset 0x40 (R/W) */
   volatile uint64_t SGR3; /**< Offset 0x48 (R/W) */
   volatile uint64_t DSR3; /**< Offset 0x50 (R/W) */
} Dmac_Channel_3_Registers, *PTR_Dmac_Channel_3_Registers;

/* Typedef for Group: dmac::Interrupt_Registers                            */
typedef struct {
   volatile uint64_t RawTfr; /**< Offset 0x0 (R/W) */
   volatile uint64_t RawBlock; /**< Offset 0x8 (R/W) */
   volatile uint64_t RawSrcTran; /**< Offset 0x10 (R/W) */
   volatile uint64_t RawDstTran; /**< Offset 0x18 (R/W) */
   volatile uint64_t RawErr; /**< Offset 0x20 (R/W) */
   uint64_t StatusTfr; /**< Offset 0x28 (R) */
   uint64_t StatusBlock; /**< Offset 0x30 (R) */
   uint64_t StatusSrcTran; /**< Offset 0x38 (R) */
   uint64_t StatusDstTran; /**< Offset 0x40 (R) */
   uint64_t StatusErr; /**< Offset 0x48 (R) */
   volatile uint64_t MaskTfr; /**< Offset 0x50 (R/W) */
   volatile uint64_t MaskBlock; /**< Offset 0x58 (R/W) */
   volatile uint64_t MaskSrcTran; /**< Offset 0x60 (R/W) */
   volatile uint64_t MaskDstTran; /**< Offset 0x68 (R/W) */
   volatile uint64_t MaskErr; /**< Offset 0x70 (R/W) */
   volatile uint64_t ClearTfr; /**< Offset 0x78 (W) */
   volatile uint64_t ClearBlock; /**< Offset 0x80 (W) */
   volatile uint64_t ClearSrcTran; /**< Offset 0x88 (W) */
   volatile uint64_t ClearDstTran; /**< Offset 0x90 (W) */
   volatile uint64_t ClearErr; /**< Offset 0x98 (W) */
   uint64_t StatusInt; /**< Offset 0xa0 (R) */
} Dmac_Interrupt_Registers, *PTR_Dmac_Interrupt_Registers;

/* Typedef for Group: dmac::Software_Handshake_Registers                   */
typedef struct {
   volatile uint64_t ReqSrcReg; /**< Offset 0x0 (R/W) */
   volatile uint64_t ReqDstReg; /**< Offset 0x8 (R/W) */
   volatile uint64_t SglRqSrcReg; /**< Offset 0x10 (R/W) */
   volatile uint64_t SglRqDstReg; /**< Offset 0x18 (R/W) */
   volatile uint64_t LstSrcReg; /**< Offset 0x20 (R/W) */
   volatile uint64_t LstDstReg; /**< Offset 0x28 (R/W) */
} Dmac_Software_Handshake_Registers, *PTR_Dmac_Software_Handshake_Registers;

/* Typedef for Group: dmac::Miscellaneous_Registers                        */
typedef struct {
   volatile uint64_t DmaCfgReg; /**< Offset 0x0 (R/W) */
   volatile uint64_t ChEnReg; /**< Offset 0x8 (R/W) */
   uint64_t DmaIdReg; /**< Offset 0x10 (R) */
   volatile uint64_t DmaTestReg; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x10];
   uint64_t DMA_COMP_PARAMS_6; /**< Offset 0x30 (R) */
   uint64_t DMA_COMP_PARAMS_5; /**< Offset 0x38 (R) */
   uint64_t DMA_COMP_PARAMS_4; /**< Offset 0x40 (R) */
   uint64_t DMA_COMP_PARAMS_3; /**< Offset 0x48 (R) */
   uint64_t DMA_COMP_PARAMS_2; /**< Offset 0x50 (R) */
   uint64_t DMA_COMP_PARAMS_1; /**< Offset 0x58 (R) */
   uint64_t DmaCompsID; /**< Offset 0x60 (R) */
} Dmac_Miscellaneous_Registers, *PTR_Dmac_Miscellaneous_Registers;

/* Typedef for Addressmap: dmac                                            */
typedef struct {
   Dmac_Channel_0_Registers Channel_0_Registers; /**< Offset 0x0 (R/W) */
   Dmac_Channel_1_Registers Channel_1_Registers; /**< Offset 0x58 (R/W) */
   Dmac_Channel_2_Registers Channel_2_Registers; /**< Offset 0xb0 (R/W) */
   Dmac_Channel_3_Registers Channel_3_Registers; /**< Offset 0x108 (R/W) */
   uint8_t _pad0[0x160];
   Dmac_Interrupt_Registers Interrupt_Registers; /**< Offset 0x2c0 (R/W) */
   Dmac_Software_Handshake_Registers Software_Handshake_Registers; /**< Offset 0x368 (R/W) */
   Dmac_Miscellaneous_Registers Miscellaneous_Registers; /**< Offset 0x398 (R/W) */
} Dmac, *PTR_Dmac;

#endif
