{"sha": "63e95a83cedd95e4b054dbd602082b0622e55a33", "node_id": "C_kwDOANBUbNoAKDYzZTk1YTgzY2VkZDk1ZTRiMDU0ZGJkNjAyMDgyYjA2MjJlNTVhMzM", "commit": {"author": {"name": "Li Xu", "email": "xuli1@eswincomputing.com", "date": "2023-04-03T03:58:52Z"}, "committer": {"name": "Jeff Law", "email": "jlaw@ventanamicro", "date": "2023-04-03T03:59:33Z"}, "message": "RISC-V: Fix typo\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv-vector-builtins.def (vuint32m8_t): Fix typo.\n\t(vfloat32m8_t): Likewise", "tree": {"sha": "b41ac7cbbb816f7ac227f2c01a3662089a73240d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b41ac7cbbb816f7ac227f2c01a3662089a73240d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/63e95a83cedd95e4b054dbd602082b0622e55a33", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/63e95a83cedd95e4b054dbd602082b0622e55a33", "html_url": "https://github.com/Rust-GCC/gccrs/commit/63e95a83cedd95e4b054dbd602082b0622e55a33", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/63e95a83cedd95e4b054dbd602082b0622e55a33/comments", "author": null, "committer": null, "parents": [{"sha": "0580ea4b7a6dc8ee981b08f936b3ce62c6dfe200", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0580ea4b7a6dc8ee981b08f936b3ce62c6dfe200", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0580ea4b7a6dc8ee981b08f936b3ce62c6dfe200"}], "stats": {"total": 4, "additions": 2, "deletions": 2}, "files": [{"sha": "2d527f76f0afc3812bdd75b95c58c16ab8be50af", "filename": "gcc/config/riscv/riscv-vector-builtins.def", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/63e95a83cedd95e4b054dbd602082b0622e55a33/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/63e95a83cedd95e4b054dbd602082b0622e55a33/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def?ref=63e95a83cedd95e4b054dbd602082b0622e55a33", "patch": "@@ -234,7 +234,7 @@ DEF_RVV_TYPE (vuint32m8_t, 16, __rvv_uint32m8_t, uint32, VNx16SI, VNx8SI,\n \t      _u32m8, _u32, _e32m8)\n \n /* SEW = 64:\n-   Disable when TARGET_MIN_VLEN > 32.  */\n+   Enable when TARGET_MIN_VLEN > 32.  */\n DEF_RVV_TYPE (vint64m1_t, 15, __rvv_int64m1_t, int64, VNx1DI, VOID, _i64m1,\n \t      _i64, _e64m1)\n DEF_RVV_TYPE (vuint64m1_t, 16, __rvv_uint64m1_t, uint64, VNx1DI, VOID, _u64m1,\n@@ -278,7 +278,7 @@ DEF_RVV_TYPE (vfloat32m8_t, 17, __rvv_float32m8_t, float, VNx16SF, VNx8SF,\n \t      _f32m8, _f32, _e32m8)\n \n /* SEW = 64:\n-   Disable when TARGET_VECTOR_FP64.  */\n+   Enable when TARGET_VECTOR_FP64.  */\n DEF_RVV_TYPE (vfloat64m1_t, 17, __rvv_float64m1_t, double, VNx1DF, VOID, _f64m1,\n \t      _f64, _e64m1)\n DEF_RVV_TYPE (vfloat64m2_t, 17, __rvv_float64m2_t, double, VNx2DF, VOID, _f64m2,"}]}