Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 15:54:19 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file fifo_test_utilization_placed.rpt -pb fifo_test_utilization_placed.pb
| Design       : fifo_test
| Device       : xazu5evsfvc784-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2012 |     0 |    117120 |  1.72 |
|   LUT as Logic             | 1779 |     0 |    117120 |  1.52 |
|   LUT as Memory            |  233 |     0 |     57600 |  0.40 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  201 |     0 |           |       |
| CLB Registers              | 3556 |     0 |    234240 |  1.52 |
|   Register as Flip Flop    | 3556 |     0 |    234240 |  1.52 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
| CARRY8                     |   51 |     0 |     14640 |  0.35 |
| F7 Muxes                   |   22 |     0 |     58560 |  0.04 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 210   |          Yes |           - |        Reset |
| 41    |          Yes |         Set |            - |
| 3262  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  547 |     0 |     14640 |  3.74 |
|   CLBL                                     |  395 |     0 |           |       |
|   CLBM                                     |  152 |     0 |           |       |
| LUT as Logic                               | 1779 |     0 |    117120 |  1.52 |
|   using O5 output only                     |   74 |       |           |       |
|   using O6 output only                     | 1337 |       |           |       |
|   using O5 and O6                          |  368 |       |           |       |
| LUT as Memory                              |  233 |     0 |     57600 |  0.40 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |  201 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   75 |       |           |       |
|     using O5 and O6                        |  126 |       |           |       |
| CLB Registers                              | 3556 |     0 |    234240 |  1.52 |
|   Register driven from within the CLB      | 1552 |       |           |       |
|   Register driven from outside the CLB     | 2004 |       |           |       |
|     LUT in front of the register is unused | 1428 |       |           |       |
|     LUT in front of the register is used   |  576 |       |           |       |
| Unique Control Sets                        |  190 |       |     29280 |  0.65 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 13.5 |     0 |       144 |  9.38 |
|   RAMB36/FIFO*    |   12 |     0 |       144 |  8.33 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    3 |     0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       252 |  1.19 |
| HPIOB_M          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       352 |  0.85 |
|   BUFGCE             |    3 |     0 |       112 |  2.68 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 3262 |            Register |
| LUT6       |  829 |                 CLB |
| LUT3       |  405 |                 CLB |
| LUT4       |  349 |                 CLB |
| LUT5       |  272 |                 CLB |
| LUT2       |  236 |                 CLB |
| FDCE       |  210 |            Register |
| SRL16E     |  169 |                 CLB |
| SRLC32E    |  154 |                 CLB |
| RAMD32     |   56 |                 CLB |
| LUT1       |   56 |                 CLB |
| CARRY8     |   51 |                 CLB |
| FDPE       |   43 |            Register |
| FDSE       |   41 |            Register |
| MUXF7      |   22 |                 CLB |
| RAMB36E2   |   12 |           Block Ram |
| RAMS32     |    8 |                 CLB |
| SRLC16E    |    4 |                 CLB |
| RAMB18E2   |    3 |           Block Ram |
| BUFGCE     |    3 |               Clock |
| IBUFCTRL   |    2 |              Others |
| MMCME4_ADV |    1 |               Clock |
| INBUF      |    1 |                 I/O |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| ila_m0    |    2 |
| fifo_ip   |    1 |
| dbg_hub   |    1 |
| clk_wiz_0 |    1 |
+-----------+------+


