--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 22 20:14:15 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     IOU
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 500.000000 -name clk9 [get_nets C02X_N]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_IOU_DEVICES/CURRENT_CASSO_17  (from C02X_N +)
   Destination:    FD1S3AX    D              \U_IOU_DEVICES/CURRENT_CASSO_17  (to C02X_N +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_IOU_DEVICES/CURRENT_CASSO_17 to \U_IOU_DEVICES/CURRENT_CASSO_17 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_IOU_DEVICES/CURRENT_CASSO_17 to \U_IOU_DEVICES/CURRENT_CASSO_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_DEVICES/CURRENT_CASSO_17 (from C02X_N)
Route         2   e 1.198                                  CASSO_c
LUT4        ---     0.493              A to Z              \U_IOU_DEVICES/CASSO_I_0_1_lut
Route         1   e 0.941                                  \U_IOU_DEVICES/CASSO_N_249
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk8 [get_nets ITEXT_N_200]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk7 [get_nets PWR_ON_FINISHED_N_43]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk6 [get_nets DELAY_CLK]
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16  (from DELAY_CLK +)
   Destination:    FD1S1I     D              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0  (to DELAY_CLK +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.447ns

 Path Details: \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 (from DELAY_CLK)
Route         2   e 1.198                                  \U_VIDEO_ADDR_MUX/IOU_RA_MUX/D_Q3
LUT4        ---     0.493              B to Z              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/i1685_2_lut_rep_18
Route         3   e 1.258                                  \U_VIDEO_ADDR_MUX/IOU_RA_MUX/PRAS_N_c_derived_1
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1I     CK             \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0  (from DELAY_CLK +)
   Destination:    FD1S1D     CD             \U_VIDEO_ADDR_MUX/IOU_RA_MUX/i413  (to DELAY_CLK +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/i413 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/i413

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_I_0 (from DELAY_CLK)
Route         2   e 1.198                                  \U_VIDEO_ADDR_MUX/IOU_RA_MUX/WAITING_FOR_PRAS_N_HIGH
LUT4        ---     0.493              B to Z              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/PRAS_N_I_0_2_lut_rep_33
Route         1   e 0.941                                  \U_VIDEO_ADDR_MUX/IOU_RA_MUX/n2036
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i0  (from DELAY_CLK +)
   Destination:    FD1S3AX    D              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i1  (to DELAY_CLK +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i0 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i1 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i0 to \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i0 (from DELAY_CLK)
Route         1   e 0.941                                  \U_VIDEO_ADDR_MUX/IOU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER[0]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 3.553 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk5 [get_nets PRAS_N_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk4 [get_nets PHI_0_c]
            760 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 490.724ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U_VIDEO_SCANNER/counters_i15  (from PHI_0_c +)
   Destination:    FD1P3AX    SP             \U_VIDEO_SCANNER/counters_i15  (to PHI_0_c +)

   Delay:                   8.991ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      8.991ns data_path \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i15 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 490.724ns

 Path Details: \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_SCANNER/counters_i15 (from PHI_0_c)
Route         9   e 1.632                                  V4
LUT4        ---     0.493              A to Z              \U_VIDEO_GRAPHICS/i1_2_lut_rep_32
Route         1   e 0.941                                  n2035
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i10_4_lut
Route         1   e 0.941                                  \U_IOU_INTERNALS/n23
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i1_4_lut
Route        10   e 1.604                                  TC_N_101
LUT4        ---     0.493              B to Z              \U_VIDEO_SCANNER/i1_2_lut_3_lut
Route         6   e 1.457                                  \U_VIDEO_SCANNER/PHI_0_c_enable_6
                  --------
                    8.991  (26.9% logic, 73.1% route), 5 logic levels.


Passed:  The following path meets requirements by 490.724ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U_VIDEO_SCANNER/counters_i15  (from PHI_0_c +)
   Destination:    FD1P3AX    SP             \U_VIDEO_SCANNER/counters_i14  (to PHI_0_c +)

   Delay:                   8.991ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      8.991ns data_path \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i14 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 490.724ns

 Path Details: \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_SCANNER/counters_i15 (from PHI_0_c)
Route         9   e 1.632                                  V4
LUT4        ---     0.493              A to Z              \U_VIDEO_GRAPHICS/i1_2_lut_rep_32
Route         1   e 0.941                                  n2035
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i10_4_lut
Route         1   e 0.941                                  \U_IOU_INTERNALS/n23
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i1_4_lut
Route        10   e 1.604                                  TC_N_101
LUT4        ---     0.493              B to Z              \U_VIDEO_SCANNER/i1_2_lut_3_lut
Route         6   e 1.457                                  \U_VIDEO_SCANNER/PHI_0_c_enable_6
                  --------
                    8.991  (26.9% logic, 73.1% route), 5 logic levels.


Passed:  The following path meets requirements by 490.724ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \U_VIDEO_SCANNER/counters_i15  (from PHI_0_c +)
   Destination:    FD1P3AX    SP             \U_VIDEO_SCANNER/counters_i13  (to PHI_0_c +)

   Delay:                   8.991ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      8.991ns data_path \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i13 meets
    500.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 499.715ns) by 490.724ns

 Path Details: \U_VIDEO_SCANNER/counters_i15 to \U_VIDEO_SCANNER/counters_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_VIDEO_SCANNER/counters_i15 (from PHI_0_c)
Route         9   e 1.632                                  V4
LUT4        ---     0.493              A to Z              \U_VIDEO_GRAPHICS/i1_2_lut_rep_32
Route         1   e 0.941                                  n2035
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i10_4_lut
Route         1   e 0.941                                  \U_IOU_INTERNALS/n23
LUT4        ---     0.493              B to Z              \U_IOU_INTERNALS/i1_4_lut
Route        10   e 1.604                                  TC_N_101
LUT4        ---     0.493              B to Z              \U_VIDEO_SCANNER/i1_2_lut_3_lut
Route         6   e 1.457                                  \U_VIDEO_SCANNER/PHI_0_c_enable_6
                  --------
                    8.991  (26.9% logic, 73.1% route), 5 logic levels.

Report: 9.276 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk3 [get_nets CTC14S]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U_IOU_KEYBOARD/N9_SHIFT_i1  (from CTC14S +)
   Destination:    FD1S3DX    D              \U_IOU_KEYBOARD/N9_SHIFT_i2  (to CTC14S +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_IOU_KEYBOARD/N9_SHIFT_i1 to \U_IOU_KEYBOARD/N9_SHIFT_i2 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_IOU_KEYBOARD/N9_SHIFT_i1 to \U_IOU_KEYBOARD/N9_SHIFT_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_KEYBOARD/N9_SHIFT_i1 (from CTC14S)
Route         1   e 0.941                                  \U_IOU_KEYBOARD/N9_SHIFT[1]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \U_IOU_KEYBOARD/N9_SHIFT_i0  (from CTC14S +)
   Destination:    FD1S3DX    D              \U_IOU_KEYBOARD/N9_SHIFT_i1  (to CTC14S +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_IOU_KEYBOARD/N9_SHIFT_i0 to \U_IOU_KEYBOARD/N9_SHIFT_i1 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_IOU_KEYBOARD/N9_SHIFT_i0 to \U_IOU_KEYBOARD/N9_SHIFT_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_KEYBOARD/N9_SHIFT_i0 (from CTC14S)
Route         1   e 0.941                                  \U_IOU_KEYBOARD/N9_SHIFT[0]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.545 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk2 [get_nets P_PHI_2]
            53 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 491.572ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             \U_IOU_ADDR_LATCH/RA2_I_0  (from P_PHI_2 +)
   Destination:    FD1S1D     CD             \U_IOU_MD7/i409  (to P_PHI_2 +)

   Delay:                   8.268ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      8.268ns data_path \U_IOU_ADDR_LATCH/RA2_I_0 to \U_IOU_MD7/i409 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 491.572ns

 Path Details: \U_IOU_ADDR_LATCH/RA2_I_0 to \U_IOU_MD7/i409

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_ADDR_LATCH/RA2_I_0 (from P_PHI_2)
Route        21   e 1.888                                  LA2
LUT4        ---     0.493              A to Z              \U_IOU_ADDR_LATCH/i1_2_lut_rep_25
Route         1   e 0.941                                  \U_IOU_ADDR_LATCH/n2028
LUT4        ---     0.493              A to Z              \U_IOU_ADDR_LATCH/i1_4_lut
Route         2   e 1.141                                  \U_IOU_ADDR_LATCH/n154
LUT4        ---     0.493              D to Z              \U_IOU_ADDR_LATCH/i2_3_lut_4_lut_adj_58
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              \U_IOU_RESET/i1_4_lut_4_lut
Route         1   e 0.941                                  KEY_N_279
                  --------
                    8.268  (29.2% logic, 70.8% route), 5 logic levels.


Passed:  The following path meets requirements by 491.572ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             \U_IOU_ADDR_LATCH/RA3_I_0  (from P_PHI_2 +)
   Destination:    FD1S1D     CD             \U_IOU_MD7/i409  (to P_PHI_2 +)

   Delay:                   8.268ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      8.268ns data_path \U_IOU_ADDR_LATCH/RA3_I_0 to \U_IOU_MD7/i409 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 491.572ns

 Path Details: \U_IOU_ADDR_LATCH/RA3_I_0 to \U_IOU_MD7/i409

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_ADDR_LATCH/RA3_I_0 (from P_PHI_2)
Route        21   e 1.888                                  \U_IOU_ADDR_LATCH/LA3
LUT4        ---     0.493              B to Z              \U_IOU_ADDR_LATCH/i1_2_lut_rep_25
Route         1   e 0.941                                  \U_IOU_ADDR_LATCH/n2028
LUT4        ---     0.493              A to Z              \U_IOU_ADDR_LATCH/i1_4_lut
Route         2   e 1.141                                  \U_IOU_ADDR_LATCH/n154
LUT4        ---     0.493              D to Z              \U_IOU_ADDR_LATCH/i2_3_lut_4_lut_adj_58
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              \U_IOU_RESET/i1_4_lut_4_lut
Route         1   e 0.941                                  KEY_N_279
                  --------
                    8.268  (29.2% logic, 70.8% route), 5 logic levels.


Passed:  The following path meets requirements by 492.998ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             \U_IOU_ADDR_LATCH/RA1_I_0  (from P_PHI_2 +)
   Destination:    FD1S1D     CD             \U_IOU_MD7/i409  (to P_PHI_2 +)

   Delay:                   6.842ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      6.842ns data_path \U_IOU_ADDR_LATCH/RA1_I_0 to \U_IOU_MD7/i409 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 492.998ns

 Path Details: \U_IOU_ADDR_LATCH/RA1_I_0 to \U_IOU_MD7/i409

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_ADDR_LATCH/RA1_I_0 (from P_PHI_2)
Route        24   e 1.896                                  LA1
LUT4        ---     0.493              D to Z              \U_IOU_ADDR_LATCH/i1_4_lut
Route         2   e 1.141                                  \U_IOU_ADDR_LATCH/n154
LUT4        ---     0.493              D to Z              \U_IOU_ADDR_LATCH/i2_3_lut_4_lut_adj_58
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              \U_IOU_RESET/i1_4_lut_4_lut
Route         1   e 0.941                                  KEY_N_279
                  --------
                    6.842  (28.1% logic, 71.9% route), 4 logic levels.

Report: 8.428 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk1 [get_nets C03X_N]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_IOU_DEVICES/CURRENT_SPKR_16  (from C03X_N +)
   Destination:    FD1S3AX    D              \U_IOU_DEVICES/CURRENT_SPKR_16  (to C03X_N +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_IOU_DEVICES/CURRENT_SPKR_16 to \U_IOU_DEVICES/CURRENT_SPKR_16 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_IOU_DEVICES/CURRENT_SPKR_16 to \U_IOU_DEVICES/CURRENT_SPKR_16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_IOU_DEVICES/CURRENT_SPKR_16 (from C03X_N)
Route         2   e 1.198                                  SPKR_c
LUT4        ---     0.493              A to Z              \U_IOU_DEVICES/SPKR_I_0_1_lut
Route         1   e 0.941                                  \U_IOU_DEVICES/SPKR_N_245
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk0 [get_nets Q3_PRAS_N_N_40]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk9 [get_nets C02X_N]                  |   500.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk8 [get_nets ITEXT_N_200]             |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk7 [get_nets PWR_ON_FINISHED_N_43]    |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk6 [get_nets DELAY_CLK]               |   500.000 ns|     3.553 ns|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk5 [get_nets PRAS_N_c]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk4 [get_nets PHI_0_c]                 |   500.000 ns|     9.276 ns|     5  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk3 [get_nets CTC14S]                  |   500.000 ns|     1.545 ns|     1  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk2 [get_nets P_PHI_2]                 |   500.000 ns|     8.428 ns|     5  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk1 [get_nets C03X_N]                  |   500.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk0 [get_nets Q3_PRAS_N_N_40]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  838 paths, 173 nets, and 415 connections (54.9% coverage)


Peak memory: 74186752 bytes, TRCE: 1986560 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
