<h1 id="OBSOLETE-DELETEHW-CTFclk_pwr_adapter_in-module_name">module_name</h1><p>clk_pwr_adapter_in</p><h2 id="OBSOLETE-DELETEHW-CTFclk_pwr_adapter_in-JavaScriptparameters">JavaScript parameters</h2><p><strong><em>nodeId</em></strong>: A non-negative integer,</p><p><em><strong>maxOutstandingReqs</strong></em>: A positive integer greater than 1. Determines the width of the counter used to keep track of number of pending requests (requests that haven't received responses.</p><p><em><strong>async:</strong></em><strong> </strong>A boolean. True or False. Set this to true if clocks in <em>inClkInterface</em> and <em>outClkInterface</em> are asynchronous with respect to each other.</p><p><strong><em>aFifoDepth</em></strong>: A positive integer greater than 1. Must be a power of 2 if <strong>async</strong> is set to true. Sets the depth of the pipes in the async adapters inside.</p><p><em><strong>jitterOn</strong></em><strong>:</strong> A boolean. True or False. Only for simulation. True causes synchronizer cells to jitter one cycle.</p><p><em><strong>respType:</strong></em><strong> </strong>A string that can take only one of the following values: &quot;presto&quot;, &quot;ncore&quot;. Setting to &quot;ncore&quot; strips away some of the logic not required due to the absence of the <em>respSInterface</em>, and adds mapping of the subfields in H_ndp_data in the <em>gen_err_resp</em> tachl component.</p><p><em><strong>mstrArbLck: </strong></em>A boolean. Master arbiter lock. Default false. True means arbiter locks. False implies arbiter doesn't lock.</p><p><strong><em>lckStyleVld:</em></strong><em> </em>A boolean. Setting to true makes arbiter lock on valid, and setting to false locks on ready. Default false.</p><p><em><strong>numPri:</strong></em> A positive integer. Number of priorities in packet definition.</p><p><em><strong>arbType:</strong></em><strong> </strong>A string that specifies the master arbiter type. Legal values: &quot;arb_rr2&quot;, &quot;arb_wrr_rr1&quot;, &quot;arb_wrr_rr2&quot;, &quot;arb_pri_rr1&quot;, &quot;arb_pri_rr2&quot;,</p><p><em><strong>arbRdyAware:</strong></em><strong> </strong>When true, the master arbiter uses the ready and valid to make a request. When false, it relied just on valid.</p><p><em><strong>weights:</strong></em><strong> </strong>An array of positive integers and of length = number of VCs. The elements specify the weights for the master arbiter.</p><p><em><strong>weightsProg:</strong></em><strong> </strong>A Boolean value to be set to true if weights are required to be programmable.</p><p><strong><em>protectionStyle</em></strong>: <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a></p><h2 id="OBSOLETE-DELETEHW-CTFclk_pwr_adapter_in-Interfaces">Interfaces</h2><p><em>clkInterface</em>: A slave interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceCLK" rel="nofollow">InterfaceCLK</a>.</p><p><em>reqInterface</em>: A master interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceATP" rel="nofollow">InterfaceATP</a>. This is the ATP interface for the request path.</p><p><em>respInterface</em>: A slave interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfaceATP" rel="nofollow">InterfaceATP</a>. This is the ATP interface for the response path.</p><p><em>clkPwrInterface</em>: A master interface of type <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156990/HW-CTF+InterfaceCPA" data-linked-resource-id="16156990" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF InterfaceCPA</a>. This is the CPA interface that connects to the <em>clk_pwr_adapter_out</em> block.</p><p><em>pmaControlInterface</em>: A slave interface of type <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164503/InterfacePMAControl" data-linked-resource-id="16164503" data-linked-resource-version="6" data-linked-resource-type="page">InterfacePMAControl</a>. This is used to communicate to PMA slaves via the <em>busy</em> signal,  if there are pending transactions.</p><p><em>protInterface</em>: (Optional interface). A master interface of type <a class="external-link" href="https://confluence.arteris.com/display/ENGR/InterfacePROT" rel="nofollow">InterfacePROT</a>.</p><h2 id="OBSOLETE-DELETEHW-CTFclk_pwr_adapter_in-ModulesUsed">Modules Used</h2><p>gen_err_resp</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158701/gen_async_adapter+and+gen_vc_async_adapter" data-linked-resource-id="16158701" data-linked-resource-version="20" data-linked-resource-type="page">gen_async_adapter and gen_vc_async_adapter</a></p><h2 id="OBSOLETE-DELETEHW-CTFclk_pwr_adapter_in-Description">Description</h2><p>Below are the block diagrams for 'Presto' and 'Ncore' response types:</p><p><br/></p><p><br/></p><p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image confluence-external-resource image-center" src="https://confluence.arteris.com/plugins/servlet/confluence/placeholder/unknown-attachment?locale=en_US&amp;version=2" data-image-src="https://confluence.arteris.com/plugins/servlet/confluence/placeholder/unknown-attachment?locale=en_US&amp;version=2" loading="lazy"></span></p><p style="text-align: center;">1.1 Block diagram for <em>clk_pwr_adapter_in</em> when network carries Presto packets</p><p style="text-align: center;"><br/></p><p style="text-align: center;"><br/></p><p style="text-align: center;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-external-resource" src="https://confluence.arteris.com/plugins/servlet/confluence/placeholder/unknown-attachment?locale=en_US&amp;version=2" data-image-src="https://confluence.arteris.com/plugins/servlet/confluence/placeholder/unknown-attachment?locale=en_US&amp;version=2" loading="lazy"></span></p><p style="text-align: center;">1.2 Block diagram for <em>clk_pwr_adapter_in</em> when network carries Ncore packets</p><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p><br/></p>