<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   &#160;<span id="projectnumber">1</span>
   </div>
   <div id="projectbrief">Lcom Project 2020/2021</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;lcom/lcf.h&gt;</code><br />
<code>#include &quot;<a class="el" href="queue_8h_source.html">queue.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart.h:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h__incl.png" border="0" usemap="#auart_8h" alt=""/></div>
<map name="uart_8h" id="auart_8h">
<area shape="rect" title=" " alt="" coords="17,5,72,32"/>
<area shape="rect" title=" " alt="" coords="5,155,84,181"/>
<area shape="rect" href="queue_8h.html" title=" " alt="" coords="47,80,115,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h__dep__incl.png" border="0" usemap="#auart_8hdep" alt=""/></div>
<map name="uart_8hdep" id="auart_8hdep">
<area shape="rect" title=" " alt="" coords="95,5,149,32"/>
<area shape="rect" href="game_8c.html" title=" " alt="" coords="5,80,71,107"/>
<area shape="rect" href="proj_8c.html" title=" " alt="" coords="95,80,149,107"/>
<area shape="rect" href="uart_8c.html" title=" " alt="" coords="173,80,228,107"/>
</map>
</div>
</div>
<p><a href="uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9a9f956b13f320742556368e4df12d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a9a9f956b13f320742556368e4df12d7c">UART_COM1_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a9a9f956b13f320742556368e4df12d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART COM1 IRQ Line <br  />
  <a href="uart_8h.html#a9a9f956b13f320742556368e4df12d7c">More...</a><br /></td></tr>
<tr class="separator:a9a9f956b13f320742556368e4df12d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af554301f7c32e616a97a8dd29b94a22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#af554301f7c32e616a97a8dd29b94a22e">UART_COM2_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:af554301f7c32e616a97a8dd29b94a22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART COM2 IRQ Line <br  />
  <a href="uart_8h.html#af554301f7c32e616a97a8dd29b94a22e">More...</a><br /></td></tr>
<tr class="separator:af554301f7c32e616a97a8dd29b94a22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab644ce405934ea4027ce999913e6d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ab644ce405934ea4027ce999913e6d3e7">UART_DL_BITRATE_DIVISOR</a>&#160;&#160;&#160;115200</td></tr>
<tr class="separator:ab644ce405934ea4027ce999913e6d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578c24864dafab30baa901080a6dccd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a578c24864dafab30baa901080a6dccd4">DEFAULT_BIT_RATE</a>&#160;&#160;&#160;9600</td></tr>
<tr class="separator:a578c24864dafab30baa901080a6dccd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881f6d108170ae9d64a67eb878a9b62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a881f6d108170ae9d64a67eb878a9b62f">UART_BIT_RATE_LSB</a>(bit_rate)&#160;&#160;&#160;(  (bit_rate) &amp; 0x00FF)</td></tr>
<tr class="separator:a881f6d108170ae9d64a67eb878a9b62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab285bcd278c8b3dc32de87df92c24a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ab285bcd278c8b3dc32de87df92c24a80">UART_BIT_RATE_MSB</a>(bit_rate)&#160;&#160;&#160;( ((bit_rate) &amp; 0xFF00) &gt;&gt; 8 )</td></tr>
<tr class="separator:ab285bcd278c8b3dc32de87df92c24a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846c77d7fd058769dbe42e834eec168f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a846c77d7fd058769dbe42e834eec168f">UART_COM1_BASE_ADDR</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:a846c77d7fd058769dbe42e834eec168f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART's COM1 base address register.  <a href="uart_8h.html#a846c77d7fd058769dbe42e834eec168f">More...</a><br /></td></tr>
<tr class="separator:a846c77d7fd058769dbe42e834eec168f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb28c7011a6f4c3070ecb767f5dd4b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#abb28c7011a6f4c3070ecb767f5dd4b08">UART_COM2_BASE_ADDR</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:abb28c7011a6f4c3070ecb767f5dd4b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART's COM2 base address register.  <a href="uart_8h.html#abb28c7011a6f4c3070ecb767f5dd4b08">More...</a><br /></td></tr>
<tr class="separator:abb28c7011a6f4c3070ecb767f5dd4b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a3eb7d5a767dae7774aa2b4be28e20a7e">UART_RBR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a3eb7d5a767dae7774aa2b4be28e20a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Buffer Register.  <a href="uart_8h.html#a3eb7d5a767dae7774aa2b4be28e20a7e">More...</a><br /></td></tr>
<tr class="separator:a3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a7a676f075475e46d27eb878977b867ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register.  <a href="uart_8h.html#a7a676f075475e46d27eb878977b867ec">More...</a><br /></td></tr>
<tr class="separator:a7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7aaa372e86b3aa99e6c78242be2722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aaf7aaa372e86b3aa99e6c78242be2722">UART_IER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aaf7aaa372e86b3aa99e6c78242be2722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register.  <a href="uart_8h.html#aaf7aaa372e86b3aa99e6c78242be2722">More...</a><br /></td></tr>
<tr class="separator:aaf7aaa372e86b3aa99e6c78242be2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16add7e6b9f91a6698c5910704111b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a16add7e6b9f91a6698c5910704111b68">UART_IIR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a16add7e6b9f91a6698c5910704111b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Register.  <a href="uart_8h.html#a16add7e6b9f91a6698c5910704111b68">More...</a><br /></td></tr>
<tr class="separator:a16add7e6b9f91a6698c5910704111b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220a678f91ca8244b30fe813200c26c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a220a678f91ca8244b30fe813200c26c1">UART_FCR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a220a678f91ca8244b30fe813200c26c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register.  <a href="uart_8h.html#a220a678f91ca8244b30fe813200c26c1">More...</a><br /></td></tr>
<tr class="separator:a220a678f91ca8244b30fe813200c26c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c30861e332468c7f1998648e706740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a36c30861e332468c7f1998648e706740">UART_LCR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a36c30861e332468c7f1998648e706740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register.  <a href="uart_8h.html#a36c30861e332468c7f1998648e706740">More...</a><br /></td></tr>
<tr class="separator:a36c30861e332468c7f1998648e706740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef39bc0942ddd0411d87001d12224f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a8ef39bc0942ddd0411d87001d12224f4">UART_MCR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a8ef39bc0942ddd0411d87001d12224f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Control Register.  <a href="uart_8h.html#a8ef39bc0942ddd0411d87001d12224f4">More...</a><br /></td></tr>
<tr class="separator:a8ef39bc0942ddd0411d87001d12224f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a0f8ac527073d763bac90daba987361c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register.  <a href="uart_8h.html#a0f8ac527073d763bac90daba987361c6">More...</a><br /></td></tr>
<tr class="separator:a0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71067c48bdde7dc6c5d0a1c56746e776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a71067c48bdde7dc6c5d0a1c56746e776">UART_MSR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a71067c48bdde7dc6c5d0a1c56746e776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register.  <a href="uart_8h.html#a71067c48bdde7dc6c5d0a1c56746e776">More...</a><br /></td></tr>
<tr class="separator:a71067c48bdde7dc6c5d0a1c56746e776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88135060cd7c85ef5c49d605ea9b4cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a88135060cd7c85ef5c49d605ea9b4cae">UART_SR</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a88135060cd7c85ef5c49d605ea9b4cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratchpad Register.  <a href="uart_8h.html#a88135060cd7c85ef5c49d605ea9b4cae">More...</a><br /></td></tr>
<tr class="separator:a88135060cd7c85ef5c49d605ea9b4cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a7ff21e0cfc73a2db80c3907c5cac5a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch LSB.  <a href="uart_8h.html#a7ff21e0cfc73a2db80c3907c5cac5a61">More...</a><br /></td></tr>
<tr class="separator:a7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a63f95172026aa533407e357e73b04551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch MSB.  <a href="uart_8h.html#a63f95172026aa533407e357e73b04551">More...</a><br /></td></tr>
<tr class="separator:a63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af814b87aa793854747a77ed2f072dc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#af814b87aa793854747a77ed2f072dc20">UART_LCR_5BPC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:af814b87aa793854747a77ed2f072dc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 bits per char  <a href="uart_8h.html#af814b87aa793854747a77ed2f072dc20">More...</a><br /></td></tr>
<tr class="separator:af814b87aa793854747a77ed2f072dc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4844fb962714cda28664f9954407b9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a4844fb962714cda28664f9954407b9ea">UART_LCR_6BPC</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:a4844fb962714cda28664f9954407b9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 bits per char  <a href="uart_8h.html#a4844fb962714cda28664f9954407b9ea">More...</a><br /></td></tr>
<tr class="separator:a4844fb962714cda28664f9954407b9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe73719d4b5cb3c714fc4036ad714ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#afe73719d4b5cb3c714fc4036ad714ec2">UART_LCR_7BPC</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:afe73719d4b5cb3c714fc4036ad714ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 bits per char  <a href="uart_8h.html#afe73719d4b5cb3c714fc4036ad714ec2">More...</a><br /></td></tr>
<tr class="separator:afe73719d4b5cb3c714fc4036ad714ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab31cf950b5399e6964bcc12c86911cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aab31cf950b5399e6964bcc12c86911cf">UART_LCR_8BPC</a>&#160;&#160;&#160;(BIT(0) | BIT(1))</td></tr>
<tr class="memdesc:aab31cf950b5399e6964bcc12c86911cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits per char  <a href="uart_8h.html#aab31cf950b5399e6964bcc12c86911cf">More...</a><br /></td></tr>
<tr class="separator:aab31cf950b5399e6964bcc12c86911cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a6104f9bce3ed7c72914875ebc537b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a40a6104f9bce3ed7c72914875ebc537b">UART_LCR_1_STOPBIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a40a6104f9bce3ed7c72914875ebc537b"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 stop bit  <a href="uart_8h.html#a40a6104f9bce3ed7c72914875ebc537b">More...</a><br /></td></tr>
<tr class="separator:a40a6104f9bce3ed7c72914875ebc537b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01a1ccdb662006394e253737af5d5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa01a1ccdb662006394e253737af5d5d7">UART_LCR_2_STOPBIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:aa01a1ccdb662006394e253737af5d5d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 stop bits (1 and 1/2 when 5 bits char)  <a href="uart_8h.html#aa01a1ccdb662006394e253737af5d5d7">More...</a><br /></td></tr>
<tr class="separator:aa01a1ccdb662006394e253737af5d5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736fba4eebaaee1b796b1f1537c67545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a736fba4eebaaee1b796b1f1537c67545">UART_LCR_NO_PARITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a736fba4eebaaee1b796b1f1537c67545"><td class="mdescLeft">&#160;</td><td class="mdescRight">No parity.  <a href="uart_8h.html#a736fba4eebaaee1b796b1f1537c67545">More...</a><br /></td></tr>
<tr class="separator:a736fba4eebaaee1b796b1f1537c67545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6680c72ae76442fa69a510902e755f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#adb6680c72ae76442fa69a510902e755f">UART_LCR_ODD_PARITY</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:adb6680c72ae76442fa69a510902e755f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd parity.  <a href="uart_8h.html#adb6680c72ae76442fa69a510902e755f">More...</a><br /></td></tr>
<tr class="separator:adb6680c72ae76442fa69a510902e755f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18ed7ccd6de4b367b724f92d552b928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ad18ed7ccd6de4b367b724f92d552b928">UART_LCR_EVEN_PARITY</a>&#160;&#160;&#160;(BIT(3) | BIT(4))</td></tr>
<tr class="memdesc:ad18ed7ccd6de4b367b724f92d552b928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even parity.  <a href="uart_8h.html#ad18ed7ccd6de4b367b724f92d552b928">More...</a><br /></td></tr>
<tr class="separator:ad18ed7ccd6de4b367b724f92d552b928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa194e3982531b22579adfc38cf435988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa194e3982531b22579adfc38cf435988">UART_LCR_BREAK_CTRL</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:aa194e3982531b22579adfc38cf435988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break control: sets serial output to 0 (low)  <a href="uart_8h.html#aa194e3982531b22579adfc38cf435988">More...</a><br /></td></tr>
<tr class="separator:aa194e3982531b22579adfc38cf435988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ac2e0b56a5909d564e6fea1aee2aa6dc4">UART_LCR_DLAB</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 - Divisor Latch Access / 1 - RBR (read) or THR (write)  <a href="uart_8h.html#ac2e0b56a5909d564e6fea1aee2aa6dc4">More...</a><br /></td></tr>
<tr class="separator:ac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5032eb40f36a2ca25efafd2d1a02a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ae5032eb40f36a2ca25efafd2d1a02a4f">UART_LCR_OPPOSITE_MASK</a>&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) | BIT(6)</td></tr>
<tr class="separator:ae5032eb40f36a2ca25efafd2d1a02a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6727eae97e61cbe7553ca2c00f49151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ac6727eae97e61cbe7553ca2c00f49151">UART_LSR_RCV_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ac6727eae97e61cbe7553ca2c00f49151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is data for receiving.  <a href="uart_8h.html#ac6727eae97e61cbe7553ca2c00f49151">More...</a><br /></td></tr>
<tr class="separator:ac6727eae97e61cbe7553ca2c00f49151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5041d8fd3dc0a0c3ca70cfc4916998b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a5041d8fd3dc0a0c3ca70cfc4916998b6">UART_LSR_OVR_ERROR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:a5041d8fd3dc0a0c3ca70cfc4916998b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a characters received is overwritten by another one.  <a href="uart_8h.html#a5041d8fd3dc0a0c3ca70cfc4916998b6">More...</a><br /></td></tr>
<tr class="separator:a5041d8fd3dc0a0c3ca70cfc4916998b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61e8e9e2488d84bddfbc467eec367f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ab61e8e9e2488d84bddfbc467eec367f9">UART_LSR_PAR_ERROR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ab61e8e9e2488d84bddfbc467eec367f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a character with a parity error is received.  <a href="uart_8h.html#ab61e8e9e2488d84bddfbc467eec367f9">More...</a><br /></td></tr>
<tr class="separator:ab61e8e9e2488d84bddfbc467eec367f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c922f232fae6c36657d6c0501c680d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a77c922f232fae6c36657d6c0501c680d">UART_LSR_FRM_ERROR</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:a77c922f232fae6c36657d6c0501c680d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when a received character does not have a valid Stop bit.  <a href="uart_8h.html#a77c922f232fae6c36657d6c0501c680d">More...</a><br /></td></tr>
<tr class="separator:a77c922f232fae6c36657d6c0501c680d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc0dee5197c9197b40a46c35c4a31ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a9fc0dee5197c9197b40a46c35c4a31ee">UART_LSR_BRK_INT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:a9fc0dee5197c9197b40a46c35c4a31ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when the serial data input line is held in the low level for longer than a full “word” transmission.  <a href="uart_8h.html#a9fc0dee5197c9197b40a46c35c4a31ee">More...</a><br /></td></tr>
<tr class="separator:a9fc0dee5197c9197b40a46c35c4a31ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ae05118527ef8873b9d7b1b0be0153019"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, means that the UART is ready to accept a new character for transmitting.  <a href="uart_8h.html#ae05118527ef8873b9d7b1b0be0153019">More...</a><br /></td></tr>
<tr class="separator:ae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed48bc81751c033ef2401aed2426fcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aed48bc81751c033ef2401aed2426fcc8">UART_LSR_TER</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:aed48bc81751c033ef2401aed2426fcc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">When set, means that both the THR and the Transmitter Shift Register are both empty.  <a href="uart_8h.html#aed48bc81751c033ef2401aed2426fcc8">More...</a><br /></td></tr>
<tr class="separator:aed48bc81751c033ef2401aed2426fcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e58bc0582036e1b98297bb2b6b8fe4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a3e58bc0582036e1b98297bb2b6b8fe4e">UART_LSR_FIFO_ERROR</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:a3e58bc0582036e1b98297bb2b6b8fe4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 when there is at least one parity error or framing error or break indication in the FIFO Reset to 0 when the LSR is read, if there are no subsequent errors in the FIFO.  <a href="uart_8h.html#a3e58bc0582036e1b98297bb2b6b8fe4e">More...</a><br /></td></tr>
<tr class="separator:a3e58bc0582036e1b98297bb2b6b8fe4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bf15627ab73f08c9b3a5d8737c0359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa7bf15627ab73f08c9b3a5d8737c0359">UART_IER_RCVD_DATA_INT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:aa7bf15627ab73f08c9b3a5d8737c0359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Received Data Available Interrupt.  <a href="uart_8h.html#aa7bf15627ab73f08c9b3a5d8737c0359">More...</a><br /></td></tr>
<tr class="separator:aa7bf15627ab73f08c9b3a5d8737c0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e12f3c0bdf9d5b0a0633854f57be0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a59e12f3c0bdf9d5b0a0633854f57be0a">UART_IER_THRE_INT</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:a59e12f3c0bdf9d5b0a0633854f57be0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Transmitter Holding Register Empty Interrupt.  <a href="uart_8h.html#a59e12f3c0bdf9d5b0a0633854f57be0a">More...</a><br /></td></tr>
<tr class="separator:a59e12f3c0bdf9d5b0a0633854f57be0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1a5f5edd83835e0f6d2481449144f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aad1a5f5edd83835e0f6d2481449144f8">UART_IER_ERROR_INT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:aad1a5f5edd83835e0f6d2481449144f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Receiver Line Status Interrupt This event is generated when there is a change in the state of bits 1 to 4, i.e. the error bits, of the LSR.  <a href="uart_8h.html#aad1a5f5edd83835e0f6d2481449144f8">More...</a><br /></td></tr>
<tr class="separator:aad1a5f5edd83835e0f6d2481449144f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf71f2c283d162e7cef26f2189d6d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#abdf71f2c283d162e7cef26f2189d6d49">UART_IER_MODEM_STAT_INT</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:abdf71f2c283d162e7cef26f2189d6d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the MODEM Status Interrupt.  <a href="uart_8h.html#abdf71f2c283d162e7cef26f2189d6d49">More...</a><br /></td></tr>
<tr class="separator:abdf71f2c283d162e7cef26f2189d6d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667479fe75bda26bd25e1fcc8fe6acd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a667479fe75bda26bd25e1fcc8fe6acd0">UART_IIR_NO_INT</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:a667479fe75bda26bd25e1fcc8fe6acd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, no interrupt is pending.  <a href="uart_8h.html#a667479fe75bda26bd25e1fcc8fe6acd0">More...</a><br /></td></tr>
<tr class="separator:a667479fe75bda26bd25e1fcc8fe6acd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0cd1e57face3a5ac397f15bb25b1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a8a0cd1e57face3a5ac397f15bb25b1a6">UART_IIR_RLS</a>&#160;&#160;&#160;(BIT(1) | BIT(2))</td></tr>
<tr class="memdesc:a8a0cd1e57face3a5ac397f15bb25b1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Line Status.  <a href="uart_8h.html#a8a0cd1e57face3a5ac397f15bb25b1a6">More...</a><br /></td></tr>
<tr class="separator:a8a0cd1e57face3a5ac397f15bb25b1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896460f43c49cd668cc37077fb3bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a9896460f43c49cd668cc37077fb3bb2f">UART_IIR_RDA</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:a9896460f43c49cd668cc37077fb3bb2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received Data Available.  <a href="uart_8h.html#a9896460f43c49cd668cc37077fb3bb2f">More...</a><br /></td></tr>
<tr class="separator:a9896460f43c49cd668cc37077fb3bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606ab9fe92cc136585d17b067ea594b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a606ab9fe92cc136585d17b067ea594b7">UART_IIR_FIFO_C_TIMEOUT</a>&#160;&#160;&#160;(BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:a606ab9fe92cc136585d17b067ea594b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Timeout (FIFO)  <a href="uart_8h.html#a606ab9fe92cc136585d17b067ea594b7">More...</a><br /></td></tr>
<tr class="separator:a606ab9fe92cc136585d17b067ea594b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5beef163e4470a45938764fbe1b2200b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a5beef163e4470a45938764fbe1b2200b">UART_IIR_THRE</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:a5beef163e4470a45938764fbe1b2200b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty.  <a href="uart_8h.html#a5beef163e4470a45938764fbe1b2200b">More...</a><br /></td></tr>
<tr class="separator:a5beef163e4470a45938764fbe1b2200b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a0a6a23d8b68b229f0812b710d80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a0b5a0a6a23d8b68b229f0812b710d80c">UART_IIR_MODEM_STATUS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a0b5a0a6a23d8b68b229f0812b710d80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status.  <a href="uart_8h.html#a0b5a0a6a23d8b68b229f0812b710d80c">More...</a><br /></td></tr>
<tr class="separator:a0b5a0a6a23d8b68b229f0812b710d80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7f7c72ec6c1704c599d7c37ccb6197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a3e7f7c72ec6c1704c599d7c37ccb6197">UART_INT_ID_MASK</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="separator:a3e7f7c72ec6c1704c599d7c37ccb6197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bfbb0b985215ca80b36f4be7f840aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a49bfbb0b985215ca80b36f4be7f840aa">UART_FCR_EN</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="separator:a49bfbb0b985215ca80b36f4be7f840aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c72f8aca89d69f85635c82273d5fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a44c72f8aca89d69f85635c82273d5fdf">UART_FCR_CLEAR_RCVR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="separator:a44c72f8aca89d69f85635c82273d5fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448a416566b76a0fe8ff0f880ec33d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a448a416566b76a0fe8ff0f880ec33d38">UART_FCR_CLEAR_XMIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="separator:a448a416566b76a0fe8ff0f880ec33d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6819e5705cfe6257e3fed31b0420ced0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a6819e5705cfe6257e3fed31b0420ced0">UART_FCR_TRIGGER_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6819e5705cfe6257e3fed31b0420ced0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b61ae00ad70fc5444fce1f8b4087378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a9b61ae00ad70fc5444fce1f8b4087378">UART_FCR_TRIGGER_4</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="separator:a9b61ae00ad70fc5444fce1f8b4087378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acece0c1d6a2a4dd683124103b580a644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#acece0c1d6a2a4dd683124103b580a644">UART_FCR_TRIGGER_8</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="separator:acece0c1d6a2a4dd683124103b580a644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b748b44feea964c34b5f53d0f32a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a56b748b44feea964c34b5f53d0f32a3c">UART_FCR_TRIGGER_14</a>&#160;&#160;&#160;BIT(6) | BIT(7)</td></tr>
<tr class="separator:a56b748b44feea964c34b5f53d0f32a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ef9143f96c82ef0f9c3f4ce3978a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a84ef9143f96c82ef0f9c3f4ce3978a92">UART_5LSB_MASK</a>&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4)</td></tr>
<tr class="separator:a84ef9143f96c82ef0f9c3f4ce3978a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff438b7d3ab9840d7be83f091d30eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a9ff438b7d3ab9840d7be83f091d30eb2">UART_L6SB_MASK</a>&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5)</td></tr>
<tr class="separator:a9ff438b7d3ab9840d7be83f091d30eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203c802a97321c7869cf539a7b210eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a203c802a97321c7869cf539a7b210eb0">UART_LVL1_COMPLETE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a203c802a97321c7869cf539a7b210eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac727239d57753b0ef56919d855d08868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ac727239d57753b0ef56919d855d08868">UART_LVL2_COMPLETE</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac727239d57753b0ef56919d855d08868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e22161da1db0a7bf06146f8bb29e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a01e22161da1db0a7bf06146f8bb29e56">UART_WON</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a01e22161da1db0a7bf06146f8bb29e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac698659ac7486a4bc3f0433c72f27140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ac698659ac7486a4bc3f0433c72f27140">UART_LVL1_LOSE</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ac698659ac7486a4bc3f0433c72f27140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f98503aae15a4f73d8abd30101d9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#af1f98503aae15a4f73d8abd30101d9f7">UART_LVL2_LOSE</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:af1f98503aae15a4f73d8abd30101d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506605dbf5b2ecefe45b3f6370db4afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a506605dbf5b2ecefe45b3f6370db4afb">UART_LVL3_LOSE</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a506605dbf5b2ecefe45b3f6370db4afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad02d036cfa65385388b852e93cb22f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aad02d036cfa65385388b852e93cb22f1">UART_PLAYER_JOINED</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aad02d036cfa65385388b852e93cb22f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5788bc84a477a71e73468f22ec048a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a5788bc84a477a71e73468f22ec048a31">UART_ON_SCOREBOARD</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a5788bc84a477a71e73468f22ec048a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c78220ce486ddf17965b25acbc4b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a51c78220ce486ddf17965b25acbc4b4d">UART_UPDATE_TIME</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:a51c78220ce486ddf17965b25acbc4b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a91cea1153e9db030b2a0fba6e7cec8d7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7">parityTypes</a> { <br />
&#160;&#160;<a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7a90674e2854f8cd4ce76ea0b4cd4546cc">PARITY_NONE</a>, 
<a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7a41443d13b163ffeaf59c4667472bc49c">PARITY_ODD</a>, 
<a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7ae6172576b70fc73aefabd529c103c9b8">PARITY_EVEN</a>, 
<a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7adfe51f49e99b7a80054e1412d72bf936">PARITY_1</a>, 
<br />
&#160;&#160;<a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7ae16c5f35e8ca31527731060dcdd1a2c4">PARITY_0</a>
<br />
 }</td></tr>
<tr class="separator:a91cea1153e9db030b2a0fba6e7cec8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa12b7563cba242a7eefc7f1c74cd7483"><td class="memItemLeft" align="right" valign="top">int()&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa12b7563cba242a7eefc7f1c74cd7483">uart_subscribe_int</a> (uint8_t *bit_no)</td></tr>
<tr class="memdesc:aa12b7563cba242a7eefc7f1c74cd7483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Subscribes interrupts from the serial port.  <a href="uart_8h.html#aa12b7563cba242a7eefc7f1c74cd7483">More...</a><br /></td></tr>
<tr class="separator:aa12b7563cba242a7eefc7f1c74cd7483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89beffcfd47d3f718580e8c54d2d9380"><td class="memItemLeft" align="right" valign="top">int()&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a89beffcfd47d3f718580e8c54d2d9380">uart_unsubscribe_int</a> ()</td></tr>
<tr class="memdesc:a89beffcfd47d3f718580e8c54d2d9380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsubscribes interrupts from the serial port.  <a href="uart_8h.html#a89beffcfd47d3f718580e8c54d2d9380">More...</a><br /></td></tr>
<tr class="separator:a89beffcfd47d3f718580e8c54d2d9380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2f75bb0c90f1c13bc02036c8669f7e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a0d2f75bb0c90f1c13bc02036c8669f7e">uart_write_reg</a> (uint8_t regNum, uint8_t byte)</td></tr>
<tr class="memdesc:a0d2f75bb0c90f1c13bc02036c8669f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">writes in the uart reg given as the arg the byte  <a href="uart_8h.html#a0d2f75bb0c90f1c13bc02036c8669f7e">More...</a><br /></td></tr>
<tr class="separator:a0d2f75bb0c90f1c13bc02036c8669f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62a1fd216f328e78b85e4b27d4627d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa62a1fd216f328e78b85e4b27d4627d7">uart_read_reg</a> (uint8_t regNum, uint8_t *variable)</td></tr>
<tr class="memdesc:aa62a1fd216f328e78b85e4b27d4627d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads from the reg given as argument.  <a href="uart_8h.html#aa62a1fd216f328e78b85e4b27d4627d7">More...</a><br /></td></tr>
<tr class="separator:aa62a1fd216f328e78b85e4b27d4627d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4203ec358dc25de70dd6dd341f701e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#abc4203ec358dc25de70dd6dd341f701e">uart_setup_lcr</a> (uint8_t wordLength, uint8_t stopBits, <a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7">parityTypes</a> parity)</td></tr>
<tr class="memdesc:abc4203ec358dc25de70dd6dd341f701e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changes the line control register byte in accordance to the args (Except BIT 6 and 7)  <a href="uart_8h.html#abc4203ec358dc25de70dd6dd341f701e">More...</a><br /></td></tr>
<tr class="separator:abc4203ec358dc25de70dd6dd341f701e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17156e078d7fc999d700d896c66728d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#ae17156e078d7fc999d700d896c66728d">uart_set_dlb</a> (bool dlb)</td></tr>
<tr class="memdesc:ae17156e078d7fc999d700d896c66728d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables divisor latch access on the Line Control Reg. if dlb is true.  <a href="uart_8h.html#ae17156e078d7fc999d700d896c66728d">More...</a><br /></td></tr>
<tr class="separator:ae17156e078d7fc999d700d896c66728d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7884cf6ee38a38305009b533c91822c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a7884cf6ee38a38305009b533c91822c7">uart_en_interrupts</a> ()</td></tr>
<tr class="memdesc:a7884cf6ee38a38305009b533c91822c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the desired interrupts.  <a href="uart_8h.html#a7884cf6ee38a38305009b533c91822c7">More...</a><br /></td></tr>
<tr class="separator:a7884cf6ee38a38305009b533c91822c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d7057bb3d3e03a7783efad09c5a095"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a84d7057bb3d3e03a7783efad09c5a095">uart_set_bit_rate</a> (int bit_rate)</td></tr>
<tr class="memdesc:a84d7057bb3d3e03a7783efad09c5a095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the bitrate to the one specified as the argument.  <a href="uart_8h.html#a84d7057bb3d3e03a7783efad09c5a095">More...</a><br /></td></tr>
<tr class="separator:a84d7057bb3d3e03a7783efad09c5a095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4552416dcf7782e19c22002204f66a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#aa4552416dcf7782e19c22002204f66a2">uart_en_fifo</a> (uint8_t triggerLevel)</td></tr>
<tr class="memdesc:aa4552416dcf7782e19c22002204f66a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ENABLES FIFO, clears Transmitter and Receiver FIFO and sets trigger level.  <a href="uart_8h.html#aa4552416dcf7782e19c22002204f66a2">More...</a><br /></td></tr>
<tr class="separator:aa4552416dcf7782e19c22002204f66a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1b230231f6f74ab6ba6b396b9ce04e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a3c1b230231f6f74ab6ba6b396b9ce04e">uart_send_message</a> (uint8_t message)</td></tr>
<tr class="memdesc:a3c1b230231f6f74ab6ba6b396b9ce04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a message through the serial port.  <a href="uart_8h.html#a3c1b230231f6f74ab6ba6b396b9ce04e">More...</a><br /></td></tr>
<tr class="separator:a3c1b230231f6f74ab6ba6b396b9ce04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf88516f9aaea06470adbb16ad85c6b6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#acf88516f9aaea06470adbb16ad85c6b6">uart_fifo_send_message</a> (<a class="el" href="struct_queue.html">Queue</a> *queue)</td></tr>
<tr class="memdesc:acf88516f9aaea06470adbb16ad85c6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a message through the serial port to the queue.  <a href="uart_8h.html#acf88516f9aaea06470adbb16ad85c6b6">More...</a><br /></td></tr>
<tr class="separator:acf88516f9aaea06470adbb16ad85c6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef5c2a1427c77b83cdeb0c13af971c2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#afef5c2a1427c77b83cdeb0c13af971c2">uart_fifo_read_message</a> (<a class="el" href="struct_queue.html">Queue</a> *queue)</td></tr>
<tr class="memdesc:afef5c2a1427c77b83cdeb0c13af971c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a message through the serial port and inserts on the queue.  <a href="uart_8h.html#afef5c2a1427c77b83cdeb0c13af971c2">More...</a><br /></td></tr>
<tr class="separator:afef5c2a1427c77b83cdeb0c13af971c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe87e12bfa10959902da5a7529075ee"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#acbe87e12bfa10959902da5a7529075ee">uart_read_message</a> (uint8_t *message)</td></tr>
<tr class="memdesc:acbe87e12bfa10959902da5a7529075ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a message through the serial port.  <a href="uart_8h.html#acbe87e12bfa10959902da5a7529075ee">More...</a><br /></td></tr>
<tr class="separator:acbe87e12bfa10959902da5a7529075ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b12c76cc3c9595a88a72ea5d102dec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a89b12c76cc3c9595a88a72ea5d102dec">uart_check_send</a> ()</td></tr>
<tr class="memdesc:a89b12c76cc3c9595a88a72ea5d102dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the user can send a new message.  <a href="uart_8h.html#a89b12c76cc3c9595a88a72ea5d102dec">More...</a><br /></td></tr>
<tr class="separator:a89b12c76cc3c9595a88a72ea5d102dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d24c101166525cadda68f923b5f1d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a34d24c101166525cadda68f923b5f1d2">uart_check_read</a> ()</td></tr>
<tr class="memdesc:a34d24c101166525cadda68f923b5f1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the user can read a new message.  <a href="uart_8h.html#a34d24c101166525cadda68f923b5f1d2">More...</a><br /></td></tr>
<tr class="separator:a34d24c101166525cadda68f923b5f1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d2da4dd20c731989c130bbe2cd4c85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uart_8h.html#a67d2da4dd20c731989c130bbe2cd4c85">uart_ih</a> ()</td></tr>
<tr class="memdesc:a67d2da4dd20c731989c130bbe2cd4c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">handles the uart interrupts  <a href="uart_8h.html#a67d2da4dd20c731989c130bbe2cd4c85">More...</a><br /></td></tr>
<tr class="separator:a67d2da4dd20c731989c130bbe2cd4c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a578c24864dafab30baa901080a6dccd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578c24864dafab30baa901080a6dccd4">&#9670;&nbsp;</a></span>DEFAULT_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEFAULT_BIT_RATE&#160;&#160;&#160;9600</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ef9143f96c82ef0f9c3f4ce3978a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ef9143f96c82ef0f9c3f4ce3978a92">&#9670;&nbsp;</a></span>UART_5LSB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_5LSB_MASK&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a881f6d108170ae9d64a67eb878a9b62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881f6d108170ae9d64a67eb878a9b62f">&#9670;&nbsp;</a></span>UART_BIT_RATE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BIT_RATE_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit_rate</td><td>)</td>
          <td>&#160;&#160;&#160;(  (bit_rate) &amp; 0x00FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab285bcd278c8b3dc32de87df92c24a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab285bcd278c8b3dc32de87df92c24a80">&#9670;&nbsp;</a></span>UART_BIT_RATE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BIT_RATE_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit_rate</td><td>)</td>
          <td>&#160;&#160;&#160;( ((bit_rate) &amp; 0xFF00) &gt;&gt; 8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a846c77d7fd058769dbe42e834eec168f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846c77d7fd058769dbe42e834eec168f">&#9670;&nbsp;</a></span>UART_COM1_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM1_BASE_ADDR&#160;&#160;&#160;0x3F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART's COM1 base address register. </p>

</div>
</div>
<a id="a9a9f956b13f320742556368e4df12d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9f956b13f320742556368e4df12d7c">&#9670;&nbsp;</a></span>UART_COM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM1_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART COM1 IRQ Line <br  />
 </p>

</div>
</div>
<a id="abb28c7011a6f4c3070ecb767f5dd4b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb28c7011a6f4c3070ecb767f5dd4b08">&#9670;&nbsp;</a></span>UART_COM2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM2_BASE_ADDR&#160;&#160;&#160;0x2F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART's COM2 base address register. </p>

</div>
</div>
<a id="af554301f7c32e616a97a8dd29b94a22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af554301f7c32e616a97a8dd29b94a22e">&#9670;&nbsp;</a></span>UART_COM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_COM2_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART COM2 IRQ Line <br  />
 </p>

</div>
</div>
<a id="ab644ce405934ea4027ce999913e6d3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab644ce405934ea4027ce999913e6d3e7">&#9670;&nbsp;</a></span>UART_DL_BITRATE_DIVISOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DL_BITRATE_DIVISOR&#160;&#160;&#160;115200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor latch value must be set to 115200/bit_rate to set the bit_rate </p>

</div>
</div>
<a id="a7ff21e0cfc73a2db80c3907c5cac5a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff21e0cfc73a2db80c3907c5cac5a61">&#9670;&nbsp;</a></span>UART_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch LSB. </p>

</div>
</div>
<a id="a63f95172026aa533407e357e73b04551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f95172026aa533407e357e73b04551">&#9670;&nbsp;</a></span>UART_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch MSB. </p>

</div>
</div>
<a id="a220a678f91ca8244b30fe813200c26c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220a678f91ca8244b30fe813200c26c1">&#9670;&nbsp;</a></span>UART_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register. </p>

</div>
</div>
<a id="a44c72f8aca89d69f85635c82273d5fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c72f8aca89d69f85635c82273d5fdf">&#9670;&nbsp;</a></span>UART_FCR_CLEAR_RCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_CLEAR_RCVR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a448a416566b76a0fe8ff0f880ec33d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448a416566b76a0fe8ff0f880ec33d38">&#9670;&nbsp;</a></span>UART_FCR_CLEAR_XMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_CLEAR_XMIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49bfbb0b985215ca80b36f4be7f840aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bfbb0b985215ca80b36f4be7f840aa">&#9670;&nbsp;</a></span>UART_FCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_EN&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6819e5705cfe6257e3fed31b0420ced0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6819e5705cfe6257e3fed31b0420ced0">&#9670;&nbsp;</a></span>UART_FCR_TRIGGER_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIGGER_1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56b748b44feea964c34b5f53d0f32a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b748b44feea964c34b5f53d0f32a3c">&#9670;&nbsp;</a></span>UART_FCR_TRIGGER_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIGGER_14&#160;&#160;&#160;BIT(6) | BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b61ae00ad70fc5444fce1f8b4087378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b61ae00ad70fc5444fce1f8b4087378">&#9670;&nbsp;</a></span>UART_FCR_TRIGGER_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIGGER_4&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acece0c1d6a2a4dd683124103b580a644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acece0c1d6a2a4dd683124103b580a644">&#9670;&nbsp;</a></span>UART_FCR_TRIGGER_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIGGER_8&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf7aaa372e86b3aa99e6c78242be2722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7aaa372e86b3aa99e6c78242be2722">&#9670;&nbsp;</a></span>UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register. </p>

</div>
</div>
<a id="aad1a5f5edd83835e0f6d2481449144f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1a5f5edd83835e0f6d2481449144f8">&#9670;&nbsp;</a></span>UART_IER_ERROR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ERROR_INT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Receiver Line Status Interrupt This event is generated when there is a change in the state of bits 1 to 4, i.e. the error bits, of the LSR. </p>

</div>
</div>
<a id="abdf71f2c283d162e7cef26f2189d6d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf71f2c283d162e7cef26f2189d6d49">&#9670;&nbsp;</a></span>UART_IER_MODEM_STAT_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_MODEM_STAT_INT&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the MODEM Status Interrupt. </p>

</div>
</div>
<a id="aa7bf15627ab73f08c9b3a5d8737c0359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bf15627ab73f08c9b3a5d8737c0359">&#9670;&nbsp;</a></span>UART_IER_RCVD_DATA_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RCVD_DATA_INT&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Received Data Available Interrupt. </p>

</div>
</div>
<a id="a59e12f3c0bdf9d5b0a0633854f57be0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e12f3c0bdf9d5b0a0633854f57be0a">&#9670;&nbsp;</a></span>UART_IER_THRE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_THRE_INT&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Transmitter Holding Register Empty Interrupt. </p>

</div>
</div>
<a id="a16add7e6b9f91a6698c5910704111b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16add7e6b9f91a6698c5910704111b68">&#9670;&nbsp;</a></span>UART_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Identification Register. </p>

</div>
</div>
<a id="a606ab9fe92cc136585d17b067ea594b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606ab9fe92cc136585d17b067ea594b7">&#9670;&nbsp;</a></span>UART_IIR_FIFO_C_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_C_TIMEOUT&#160;&#160;&#160;(BIT(2) | BIT(3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Character Timeout (FIFO) </p>

</div>
</div>
<a id="a0b5a0a6a23d8b68b229f0812b710d80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5a0a6a23d8b68b229f0812b710d80c">&#9670;&nbsp;</a></span>UART_IIR_MODEM_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_MODEM_STATUS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Status. </p>

</div>
</div>
<a id="a667479fe75bda26bd25e1fcc8fe6acd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667479fe75bda26bd25e1fcc8fe6acd0">&#9670;&nbsp;</a></span>UART_IIR_NO_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_NO_INT&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set, no interrupt is pending. </p>

</div>
</div>
<a id="a9896460f43c49cd668cc37077fb3bb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9896460f43c49cd668cc37077fb3bb2f">&#9670;&nbsp;</a></span>UART_IIR_RDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_RDA&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received Data Available. </p>

</div>
</div>
<a id="a8a0cd1e57face3a5ac397f15bb25b1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a0cd1e57face3a5ac397f15bb25b1a6">&#9670;&nbsp;</a></span>UART_IIR_RLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_RLS&#160;&#160;&#160;(BIT(1) | BIT(2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Line Status. </p>

</div>
</div>
<a id="a5beef163e4470a45938764fbe1b2200b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5beef163e4470a45938764fbe1b2200b">&#9670;&nbsp;</a></span>UART_IIR_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_THRE&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register Empty. </p>

</div>
</div>
<a id="a3e7f7c72ec6c1704c599d7c37ccb6197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7f7c72ec6c1704c599d7c37ccb6197">&#9670;&nbsp;</a></span>UART_INT_ID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INT_ID_MASK&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff438b7d3ab9840d7be83f091d30eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff438b7d3ab9840d7be83f091d30eb2">&#9670;&nbsp;</a></span>UART_L6SB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_L6SB_MASK&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36c30861e332468c7f1998648e706740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c30861e332468c7f1998648e706740">&#9670;&nbsp;</a></span>UART_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Control Register. </p>

</div>
</div>
<a id="a40a6104f9bce3ed7c72914875ebc537b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a6104f9bce3ed7c72914875ebc537b">&#9670;&nbsp;</a></span>UART_LCR_1_STOPBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_1_STOPBIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 stop bit </p>

</div>
</div>
<a id="aa01a1ccdb662006394e253737af5d5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01a1ccdb662006394e253737af5d5d7">&#9670;&nbsp;</a></span>UART_LCR_2_STOPBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_2_STOPBIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 stop bits (1 and 1/2 when 5 bits char) </p>

</div>
</div>
<a id="af814b87aa793854747a77ed2f072dc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af814b87aa793854747a77ed2f072dc20">&#9670;&nbsp;</a></span>UART_LCR_5BPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_5BPC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 bits per char </p>

</div>
</div>
<a id="a4844fb962714cda28664f9954407b9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4844fb962714cda28664f9954407b9ea">&#9670;&nbsp;</a></span>UART_LCR_6BPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_6BPC&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 bits per char </p>

</div>
</div>
<a id="afe73719d4b5cb3c714fc4036ad714ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe73719d4b5cb3c714fc4036ad714ec2">&#9670;&nbsp;</a></span>UART_LCR_7BPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_7BPC&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 bits per char </p>

</div>
</div>
<a id="aab31cf950b5399e6964bcc12c86911cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab31cf950b5399e6964bcc12c86911cf">&#9670;&nbsp;</a></span>UART_LCR_8BPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_8BPC&#160;&#160;&#160;(BIT(0) | BIT(1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 bits per char </p>

</div>
</div>
<a id="aa194e3982531b22579adfc38cf435988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa194e3982531b22579adfc38cf435988">&#9670;&nbsp;</a></span>UART_LCR_BREAK_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BREAK_CTRL&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break control: sets serial output to 0 (low) </p>

</div>
</div>
<a id="ac2e0b56a5909d564e6fea1aee2aa6dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e0b56a5909d564e6fea1aee2aa6dc4">&#9670;&nbsp;</a></span>UART_LCR_DLAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 - Divisor Latch Access / 1 - RBR (read) or THR (write) </p>

</div>
</div>
<a id="ad18ed7ccd6de4b367b724f92d552b928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18ed7ccd6de4b367b724f92d552b928">&#9670;&nbsp;</a></span>UART_LCR_EVEN_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_EVEN_PARITY&#160;&#160;&#160;(BIT(3) | BIT(4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Even parity. </p>

</div>
</div>
<a id="a736fba4eebaaee1b796b1f1537c67545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736fba4eebaaee1b796b1f1537c67545">&#9670;&nbsp;</a></span>UART_LCR_NO_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_NO_PARITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No parity. </p>

</div>
</div>
<a id="adb6680c72ae76442fa69a510902e755f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6680c72ae76442fa69a510902e755f">&#9670;&nbsp;</a></span>UART_LCR_ODD_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_ODD_PARITY&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Odd parity. </p>

</div>
</div>
<a id="ae5032eb40f36a2ca25efafd2d1a02a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5032eb40f36a2ca25efafd2d1a02a4f">&#9670;&nbsp;</a></span>UART_LCR_OPPOSITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_OPPOSITE_MASK&#160;&#160;&#160;BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) | BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8ac527073d763bac90daba987361c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8ac527073d763bac90daba987361c6">&#9670;&nbsp;</a></span>UART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Status Register. </p>

</div>
</div>
<a id="a9fc0dee5197c9197b40a46c35c4a31ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc0dee5197c9197b40a46c35c4a31ee">&#9670;&nbsp;</a></span>UART_LSR_BRK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BRK_INT&#160;&#160;&#160;BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when the serial data input line is held in the low level for longer than a full “word” transmission. </p>

</div>
</div>
<a id="a3e58bc0582036e1b98297bb2b6b8fe4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e58bc0582036e1b98297bb2b6b8fe4e">&#9670;&nbsp;</a></span>UART_LSR_FIFO_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_FIFO_ERROR&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when there is at least one parity error or framing error or break indication in the FIFO Reset to 0 when the LSR is read, if there are no subsequent errors in the FIFO. </p>

</div>
</div>
<a id="a77c922f232fae6c36657d6c0501c680d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c922f232fae6c36657d6c0501c680d">&#9670;&nbsp;</a></span>UART_LSR_FRM_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_FRM_ERROR&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a received character does not have a valid Stop bit. </p>

</div>
</div>
<a id="a5041d8fd3dc0a0c3ca70cfc4916998b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5041d8fd3dc0a0c3ca70cfc4916998b6">&#9670;&nbsp;</a></span>UART_LSR_OVR_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_OVR_ERROR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a characters received is overwritten by another one. </p>

</div>
</div>
<a id="ab61e8e9e2488d84bddfbc467eec367f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61e8e9e2488d84bddfbc467eec367f9">&#9670;&nbsp;</a></span>UART_LSR_PAR_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_PAR_ERROR&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when a character with a parity error is received. </p>

</div>
</div>
<a id="ac6727eae97e61cbe7553ca2c00f49151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6727eae97e61cbe7553ca2c00f49151">&#9670;&nbsp;</a></span>UART_LSR_RCV_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RCV_DATA&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to 1 when there is data for receiving. </p>

</div>
</div>
<a id="aed48bc81751c033ef2401aed2426fcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed48bc81751c033ef2401aed2426fcc8">&#9670;&nbsp;</a></span>UART_LSR_TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TER&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When set, means that both the THR and the Transmitter Shift Register are both empty. </p>

</div>
</div>
<a id="ae05118527ef8873b9d7b1b0be0153019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05118527ef8873b9d7b1b0be0153019">&#9670;&nbsp;</a></span>UART_LSR_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_THRE&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>When set, means that the UART is ready to accept a new character for transmitting. </p>

</div>
</div>
<a id="a203c802a97321c7869cf539a7b210eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203c802a97321c7869cf539a7b210eb0">&#9670;&nbsp;</a></span>UART_LVL1_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LVL1_COMPLETE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac698659ac7486a4bc3f0433c72f27140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac698659ac7486a4bc3f0433c72f27140">&#9670;&nbsp;</a></span>UART_LVL1_LOSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LVL1_LOSE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac727239d57753b0ef56919d855d08868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac727239d57753b0ef56919d855d08868">&#9670;&nbsp;</a></span>UART_LVL2_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LVL2_COMPLETE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1f98503aae15a4f73d8abd30101d9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f98503aae15a4f73d8abd30101d9f7">&#9670;&nbsp;</a></span>UART_LVL2_LOSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LVL2_LOSE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506605dbf5b2ecefe45b3f6370db4afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506605dbf5b2ecefe45b3f6370db4afb">&#9670;&nbsp;</a></span>UART_LVL3_LOSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LVL3_LOSE&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef39bc0942ddd0411d87001d12224f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef39bc0942ddd0411d87001d12224f4">&#9670;&nbsp;</a></span>UART_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Control Register. </p>

</div>
</div>
<a id="a71067c48bdde7dc6c5d0a1c56746e776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71067c48bdde7dc6c5d0a1c56746e776">&#9670;&nbsp;</a></span>UART_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Status Register. </p>

</div>
</div>
<a id="a5788bc84a477a71e73468f22ec048a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5788bc84a477a71e73468f22ec048a31">&#9670;&nbsp;</a></span>UART_ON_SCOREBOARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ON_SCOREBOARD&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad02d036cfa65385388b852e93cb22f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad02d036cfa65385388b852e93cb22f1">&#9670;&nbsp;</a></span>UART_PLAYER_JOINED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PLAYER_JOINED&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb7d5a767dae7774aa2b4be28e20a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb7d5a767dae7774aa2b4be28e20a7e">&#9670;&nbsp;</a></span>UART_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Buffer Register. </p>

</div>
</div>
<a id="a88135060cd7c85ef5c49d605ea9b4cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88135060cd7c85ef5c49d605ea9b4cae">&#9670;&nbsp;</a></span>UART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scratchpad Register. </p>

</div>
</div>
<a id="a7a676f075475e46d27eb878977b867ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a676f075475e46d27eb878977b867ec">&#9670;&nbsp;</a></span>UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register. </p>

</div>
</div>
<a id="a51c78220ce486ddf17965b25acbc4b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c78220ce486ddf17965b25acbc4b4d">&#9670;&nbsp;</a></span>UART_UPDATE_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UPDATE_TIME&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e22161da1db0a7bf06146f8bb29e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e22161da1db0a7bf06146f8bb29e56">&#9670;&nbsp;</a></span>UART_WON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_WON&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a91cea1153e9db030b2a0fba6e7cec8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91cea1153e9db030b2a0fba6e7cec8d7">&#9670;&nbsp;</a></span>parityTypes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7">parityTypes</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a91cea1153e9db030b2a0fba6e7cec8d7a90674e2854f8cd4ce76ea0b4cd4546cc"></a>PARITY_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a91cea1153e9db030b2a0fba6e7cec8d7a41443d13b163ffeaf59c4667472bc49c"></a>PARITY_ODD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a91cea1153e9db030b2a0fba6e7cec8d7ae6172576b70fc73aefabd529c103c9b8"></a>PARITY_EVEN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a91cea1153e9db030b2a0fba6e7cec8d7adfe51f49e99b7a80054e1412d72bf936"></a>PARITY_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a91cea1153e9db030b2a0fba6e7cec8d7ae16c5f35e8ca31527731060dcdd1a2c4"></a>PARITY_0&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a34d24c101166525cadda68f923b5f1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d24c101166525cadda68f923b5f1d2">&#9670;&nbsp;</a></span>uart_check_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool uart_check_read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the user can read a new message. </p>
<dl class="section return"><dt>Returns</dt><dd>true if available, false otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_a34d24c101166525cadda68f923b5f1d2_cgraph.png" border="0" usemap="#auart_8h_a34d24c101166525cadda68f923b5f1d2_cgraph" alt=""/></div>
<map name="uart_8h_a34d24c101166525cadda68f923b5f1d2_cgraph" id="auart_8h_a34d24c101166525cadda68f923b5f1d2_cgraph">
<area shape="rect" title="Checks if the user can read a new message." alt="" coords="5,5,124,32"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="172,5,273,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="321,5,412,32"/>
</map>
</div>

</div>
</div>
<a id="a89b12c76cc3c9595a88a72ea5d102dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b12c76cc3c9595a88a72ea5d102dec">&#9670;&nbsp;</a></span>uart_check_send()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool uart_check_send </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if the user can send a new message. </p>
<dl class="section return"><dt>Returns</dt><dd>true if available, false otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_a89b12c76cc3c9595a88a72ea5d102dec_cgraph.png" border="0" usemap="#auart_8h_a89b12c76cc3c9595a88a72ea5d102dec_cgraph" alt=""/></div>
<map name="uart_8h_a89b12c76cc3c9595a88a72ea5d102dec_cgraph" id="auart_8h_a89b12c76cc3c9595a88a72ea5d102dec_cgraph">
<area shape="rect" title="Checks if the user can send a new message." alt="" coords="5,5,127,32"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="175,5,276,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="324,5,415,32"/>
</map>
</div>

</div>
</div>
<a id="aa4552416dcf7782e19c22002204f66a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4552416dcf7782e19c22002204f66a2">&#9670;&nbsp;</a></span>uart_en_fifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_en_fifo </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>triggerLevel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLES FIFO, clears Transmitter and Receiver FIFO and sets trigger level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">triggerLevel</td><td></td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_aa4552416dcf7782e19c22002204f66a2_cgraph.png" border="0" usemap="#auart_8h_aa4552416dcf7782e19c22002204f66a2_cgraph" alt=""/></div>
<map name="uart_8h_aa4552416dcf7782e19c22002204f66a2_cgraph" id="auart_8h_aa4552416dcf7782e19c22002204f66a2_cgraph">
<area shape="rect" title="ENABLES FIFO, clears Transmitter and Receiver FIFO and sets trigger level." alt="" coords="5,31,93,57"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="142,5,243,32"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="141,56,244,83"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="292,5,383,32"/>
</map>
</div>

</div>
</div>
<a id="a7884cf6ee38a38305009b533c91822c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7884cf6ee38a38305009b533c91822c7">&#9670;&nbsp;</a></span>uart_en_interrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_en_interrupts </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the desired interrupts. </p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_a7884cf6ee38a38305009b533c91822c7_cgraph.png" border="0" usemap="#auart_8h_a7884cf6ee38a38305009b533c91822c7_cgraph" alt=""/></div>
<map name="uart_8h_a7884cf6ee38a38305009b533c91822c7_cgraph" id="auart_8h_a7884cf6ee38a38305009b533c91822c7_cgraph">
<area shape="rect" title="Enables the desired interrupts." alt="" coords="5,5,132,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="180,5,271,32"/>
</map>
</div>

</div>
</div>
<a id="afef5c2a1427c77b83cdeb0c13af971c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef5c2a1427c77b83cdeb0c13af971c2">&#9670;&nbsp;</a></span>uart_fifo_read_message()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_fifo_read_message </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_queue.html">Queue</a> *&#160;</td>
          <td class="paramname"><em>queue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads a message through the serial port and inserts on the queue. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">queue</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int 0 if succesfull, 1 otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_afef5c2a1427c77b83cdeb0c13af971c2_cgraph.png" border="0" usemap="#auart_8h_afef5c2a1427c77b83cdeb0c13af971c2_cgraph" alt=""/></div>
<map name="uart_8h_afef5c2a1427c77b83cdeb0c13af971c2_cgraph" id="auart_8h_afef5c2a1427c77b83cdeb0c13af971c2_cgraph">
<area shape="rect" title="Reads a message through the serial port and inserts on the queue." alt="" coords="5,31,164,57"/>
<area shape="rect" href="queue_8c.html#ae63457f729849c954e9c9842571c982b" title="Adiciona um Item à Queue." alt="" coords="215,5,310,32"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="212,56,313,83"/>
<area shape="rect" href="queue_8c.html#af4e82852438367eaf3ecdf47887ecb9d" title="Verifica se a Queue está cheia." alt="" coords="363,5,451,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="361,56,452,83"/>
</map>
</div>

</div>
</div>
<a id="acf88516f9aaea06470adbb16ad85c6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf88516f9aaea06470adbb16ad85c6b6">&#9670;&nbsp;</a></span>uart_fifo_send_message()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_fifo_send_message </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_queue.html">Queue</a> *&#160;</td>
          <td class="paramname"><em>queue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a message through the serial port to the queue. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">message</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int 0 if succesfull, 1 otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_acf88516f9aaea06470adbb16ad85c6b6_cgraph.png" border="0" usemap="#auart_8h_acf88516f9aaea06470adbb16ad85c6b6_cgraph" alt=""/></div>
<map name="uart_8h_acf88516f9aaea06470adbb16ad85c6b6_cgraph" id="auart_8h_acf88516f9aaea06470adbb16ad85c6b6_cgraph">
<area shape="rect" title="Sends a message through the serial port to the queue." alt="" coords="5,56,168,83"/>
<area shape="rect" href="queue_8c.html#a3cee3a5d5662c76d3fa1ab3a37dfeb27" title="Devolve o elemento da frente da Queue." alt="" coords="224,5,311,32"/>
<area shape="rect" href="queue_8c.html#ab1f6625e397bfad97b22aa372f0b15e5" title="Verifica se a Queue está vazia." alt="" coords="367,31,472,57"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="216,107,319,133"/>
</map>
</div>

</div>
</div>
<a id="a67d2da4dd20c731989c130bbe2cd4c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d2da4dd20c731989c130bbe2cd4c85">&#9670;&nbsp;</a></span>uart_ih()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_ih </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>handles the uart interrupts </p>

</div>
</div>
<a id="acbe87e12bfa10959902da5a7529075ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe87e12bfa10959902da5a7529075ee">&#9670;&nbsp;</a></span>uart_read_message()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_read_message </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>message</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads a message through the serial port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">message</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int 0 if succesfull, 1 otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_acbe87e12bfa10959902da5a7529075ee_cgraph.png" border="0" usemap="#auart_8h_acbe87e12bfa10959902da5a7529075ee_cgraph" alt=""/></div>
<map name="uart_8h_acbe87e12bfa10959902da5a7529075ee_cgraph" id="auart_8h_acbe87e12bfa10959902da5a7529075ee_cgraph">
<area shape="rect" title="Reads a message through the serial port." alt="" coords="5,5,141,32"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="189,5,291,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="339,5,429,32"/>
</map>
</div>

</div>
</div>
<a id="aa62a1fd216f328e78b85e4b27d4627d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62a1fd216f328e78b85e4b27d4627d7">&#9670;&nbsp;</a></span>uart_read_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_read_reg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>regNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>variable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads from the reg given as argument. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regNum</td><td>reg where we are going to read from </td></tr>
    <tr><td class="paramname">variable</td><td>variable that will store the value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_aa62a1fd216f328e78b85e4b27d4627d7_cgraph.png" border="0" usemap="#auart_8h_aa62a1fd216f328e78b85e4b27d4627d7_cgraph" alt=""/></div>
<map name="uart_8h_aa62a1fd216f328e78b85e4b27d4627d7_cgraph" id="auart_8h_aa62a1fd216f328e78b85e4b27d4627d7_cgraph">
<area shape="rect" title="Reads from the reg given as argument." alt="" coords="5,5,107,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="155,5,245,32"/>
</map>
</div>

</div>
</div>
<a id="a3c1b230231f6f74ab6ba6b396b9ce04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1b230231f6f74ab6ba6b396b9ce04e">&#9670;&nbsp;</a></span>uart_send_message()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_send_message </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>message</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends a message through the serial port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">message</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int 0 if succesfull, 1 otherwise </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_a3c1b230231f6f74ab6ba6b396b9ce04e_cgraph.png" border="0" usemap="#auart_8h_a3c1b230231f6f74ab6ba6b396b9ce04e_cgraph" alt=""/></div>
<map name="uart_8h_a3c1b230231f6f74ab6ba6b396b9ce04e_cgraph" id="auart_8h_a3c1b230231f6f74ab6ba6b396b9ce04e_cgraph">
<area shape="rect" title="Sends a message through the serial port." alt="" coords="5,31,144,57"/>
<area shape="rect" href="uart_8c.html#a89b12c76cc3c9595a88a72ea5d102dec" title="Checks if the user can send a new message." alt="" coords="192,5,313,32"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="201,56,304,83"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="361,5,463,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="511,5,601,32"/>
</map>
</div>

</div>
</div>
<a id="a84d7057bb3d3e03a7783efad09c5a095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d7057bb3d3e03a7783efad09c5a095">&#9670;&nbsp;</a></span>uart_set_bit_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_bit_rate </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bit_rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the bitrate to the one specified as the argument. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bit_rate</td><td></td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_a84d7057bb3d3e03a7783efad09c5a095_cgraph.png" border="0" usemap="#auart_8h_a84d7057bb3d3e03a7783efad09c5a095_cgraph" alt=""/></div>
<map name="uart_8h_a84d7057bb3d3e03a7783efad09c5a095_cgraph" id="auart_8h_a84d7057bb3d3e03a7783efad09c5a095_cgraph">
<area shape="rect" title="Set the bitrate to the one specified as the argument." alt="" coords="5,31,124,57"/>
<area shape="rect" href="uart_8c.html#ae17156e078d7fc999d700d896c66728d" title="Enables divisor latch access on the Line Control Reg. if dlb is true." alt="" coords="172,5,265,32"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="313,56,416,83"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="314,5,415,32"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="464,5,555,32"/>
</map>
</div>

</div>
</div>
<a id="ae17156e078d7fc999d700d896c66728d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17156e078d7fc999d700d896c66728d">&#9670;&nbsp;</a></span>uart_set_dlb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_dlb </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>dlb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables divisor latch access on the Line Control Reg. if dlb is true. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dlb</td><td>indicates whether to turn dlb on / off </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_ae17156e078d7fc999d700d896c66728d_cgraph.png" border="0" usemap="#auart_8h_ae17156e078d7fc999d700d896c66728d_cgraph" alt=""/></div>
<map name="uart_8h_ae17156e078d7fc999d700d896c66728d_cgraph" id="auart_8h_ae17156e078d7fc999d700d896c66728d_cgraph">
<area shape="rect" title="Enables divisor latch access on the Line Control Reg. if dlb is true." alt="" coords="5,31,99,57"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="147,5,249,32"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="147,56,249,83"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="297,5,388,32"/>
</map>
</div>

</div>
</div>
<a id="abc4203ec358dc25de70dd6dd341f701e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4203ec358dc25de70dd6dd341f701e">&#9670;&nbsp;</a></span>uart_setup_lcr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_setup_lcr </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>wordLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stopBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="uart_8h.html#a91cea1153e9db030b2a0fba6e7cec8d7">parityTypes</a>&#160;</td>
          <td class="paramname"><em>parity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>changes the line control register byte in accordance to the args (Except BIT 6 and 7) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">wordLength</td><td>bits per char </td></tr>
    <tr><td class="paramname">stopBits</td><td>nº stop bits </td></tr>
    <tr><td class="paramname">parity</td><td>type of parity </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="uart_8h_abc4203ec358dc25de70dd6dd341f701e_cgraph.png" border="0" usemap="#auart_8h_abc4203ec358dc25de70dd6dd341f701e_cgraph" alt=""/></div>
<map name="uart_8h_abc4203ec358dc25de70dd6dd341f701e_cgraph" id="auart_8h_abc4203ec358dc25de70dd6dd341f701e_cgraph">
<area shape="rect" title="changes the line control register byte in accordance to the args (Except BIT 6 and 7)" alt="" coords="5,31,109,57"/>
<area shape="rect" href="uart_8c.html#aa62a1fd216f328e78b85e4b27d4627d7" title="Reads from the reg given as argument." alt="" coords="158,5,259,32"/>
<area shape="rect" href="uart_8c.html#a0d2f75bb0c90f1c13bc02036c8669f7e" title="writes in the uart reg given as the arg the byte" alt="" coords="157,56,260,83"/>
<area shape="rect" href="utils_8c.html#a79a031a8611f5b2d6afa4158e92b0fb4" title=" " alt="" coords="308,5,399,32"/>
</map>
</div>

</div>
</div>
<a id="aa12b7563cba242a7eefc7f1c74cd7483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12b7563cba242a7eefc7f1c74cd7483">&#9670;&nbsp;</a></span>uart_subscribe_int()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int() uart_subscribe_int </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>bit_no</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Subscribes interrupts from the serial port. </p>
<ul>
<li>bit_no variable that will hold the bit mask for the identifying interrupts </li>
</ul>

</div>
</div>
<a id="a89beffcfd47d3f718580e8c54d2d9380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89beffcfd47d3f718580e8c54d2d9380">&#9670;&nbsp;</a></span>uart_unsubscribe_int()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int() uart_unsubscribe_int </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unsubscribes interrupts from the serial port. </p>

</div>
</div>
<a id="a0d2f75bb0c90f1c13bc02036c8669f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2f75bb0c90f1c13bc02036c8669f7e">&#9670;&nbsp;</a></span>uart_write_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int uart_write_reg </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>regNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>byte</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>writes in the uart reg given as the arg the byte </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regNum</td><td>reg where we are going to write </td></tr>
    <tr><td class="paramname">byte</td><td>byte to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
