|--------------------------------------------------------------|
|- ispLEVER Classic 1.4.01.04.23.l1 Fitter Report File        -|
|- Copyright(C), 1992-2010, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64board_project
Project Path         :  C:\Users\tmcphillips\Hobbies\MACH64 Projects\ALU\ALU_6
Project Fitted on    :  Mon Jan 16 16:08:36 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  ABEL_Schematic


// Project 'mach64board_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.05 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           25
  Total Output Pins             13
  Total Bidir I/O Pins          0
  Total Buried Nodes            12
Total Flip-Flops                25
  Total D Flip-Flops            22
  Total T Flip-Flops            3
  Total Latches                 0
Total Product Terms             94

Total Reserved Pins             0
Total Locked Pins               16
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             12
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       15     15    -->    50
Logic Functions                    64       25     39    -->    39
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       55     89    -->    38
Logical Product Terms             320       73    247    -->    22
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       25     39    -->    39

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       11     53    -->    17
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        1     63    -->     1
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       27     73    -->    27
  GRP from IFB                     ..        2     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       25     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      4    14    18      7/8      0   12      0              4       39       12
  GLB    B     10     6    16      1/8      0    8      0              8       17        8
  GLB    C      1     5     6      3/8      0    3      0             13        7        3
  GLB    D      2    13    15      4/8      0    2      0             14       10        2
-------------------------------------------------------------------------------------------
TOTALS:        17    38    55     15/32     0   25      0             39       73       25

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         5      0      0      0      0
  GLB    B   1      0         6      0      0      1      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
----------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|b0
3     |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|b1
4     |  I_O  |   0  |A14 |    *   |LVCMOS18         | Output|b2
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Output|b3
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Output|pc0
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Output|pc1
22    |  I_O  |   1  |C4  |    *   |LVCMOS18         | Output|pc2
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |        |                 |       |
27    |  I_O  |   1  |C12 |        |                 |       |
28    |  I_O  |   1  |C14 |        |                 |       |
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Input |runButton
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Input |reset
33    |  I_O  |   1  |D4  |        |                 |       |
34    |  I_O  |   1  |D6  |        |                 |       |
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|zf
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|cf
40    |  I_O  |   1  |D12 |        |                 |       |
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |clock
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Output|a0
46    |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|a1
47    |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|a2
48    |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|a3
----------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
----------------------------------------
  43  -- INCLK    ----      Up clock
  32   D  I/O   4 ABCD      Up reset
  31   D  I/O   1 A---      Up runButton
----------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
  45   A  6  1   3  1 DFF    * R         2 A--D  Fast     Up a0
  46   A  7  1   4  1 DFF    * R         2 A--D  Fast     Up a1
  47   A  8  1   3  1 DFF    * R         2 A--D  Fast     Up a2
  48   A  9  1   2  1 TFF    * R         2 A--D  Fast     Up a3
   2   A  6  1   4  1 DFF    * R         3 AB-D  Fast     Up b0
   3   A  7  1   5  1 DFF    * R         3 AB-D  Fast     Up b1
   4   A  8  1   3  1 TFF    * R         3 AB-D  Fast     Up b2
   7   B  9  1   4  1 TFF    * R         2 -B-D  Fast     Up b3
  39   D 14  1   5  1 DFF    * R         2 --CD  Fast     Up cf
  20   C  5  1   2  1 DFF    * R         4 ABCD  Fast     Up pc0
  21   C  6  1   3  1 DFF    * R         4 ABCD  Fast     Up pc1
  22   C  5  1   2  1 DFF    * R         4 ABCD  Fast     Up pc2
  38   D 14  1   5  1 DFF    * R         1 ---D  Fast     Up zf
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
----------------------------------------------------------
 5   A  3  1   3  1 DFF      R       4 ABCD  L0_debounced
12   A  2  -   3  1 DFF      R       1 A---  L1_lastSample
12   B  1  1   1  1 DFF      R       1 -B--  P0_s0
 9   B  2  1   2  1 DFF      R       1 -B--  P0_s1
 7   B  2  1   2  1 DFF      R       1 -B--  P0_s2
 5   B  2  1   2  1 DFF      R       1 -B--  P0_s3
 3   B  2  1   2  1 DFF      R       1 -B--  P0_s4
 2   B  2  1   2  1 DFF      R       1 -B--  P0_s5
 1   B  2  1   2  1 DFF      R       2 AB--  P0_s6
10   A  2  1   3  1 DFF      R       1 A---  P0_s7
 9   A  2  1   3  1 DFF      R       1 A---  P0_s8
 7   A  2  1   3  1 DFF      R       1 A---  P0_s9
----------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
L0_debounced.D = !runButton & L1_lastSample.Q ; (1 pterm, 2 signals)
L0_debounced.C = P0_s9.Q ; (1 pterm, 1 signal)

L1_lastSample.D = !runButton ; (1 pterm, 1 signal)
L1_lastSample.C = P0_s9.Q ; (1 pterm, 1 signal)

P0_s0.D = !P0_s0.Q ; (1 pterm, 1 signal)
P0_s0.C = clock ; (1 pterm, 1 signal)

P0_s1.D = !P0_s1.Q ; (1 pterm, 1 signal)
P0_s1.C = P0_s0.Q ; (1 pterm, 1 signal)

P0_s2.D = !P0_s2.Q ; (1 pterm, 1 signal)
P0_s2.C = P0_s1.Q ; (1 pterm, 1 signal)

P0_s3.D = !P0_s3.Q ; (1 pterm, 1 signal)
P0_s3.C = P0_s2.Q ; (1 pterm, 1 signal)

P0_s4.D = !P0_s4.Q ; (1 pterm, 1 signal)
P0_s4.C = P0_s3.Q ; (1 pterm, 1 signal)

P0_s5.D = !P0_s5.Q ; (1 pterm, 1 signal)
P0_s5.C = P0_s4.Q ; (1 pterm, 1 signal)

P0_s6.D = !P0_s6.Q ; (1 pterm, 1 signal)
P0_s6.C = P0_s5.Q ; (1 pterm, 1 signal)

P0_s7.D = !P0_s7.Q ; (1 pterm, 1 signal)
P0_s7.C = P0_s6.Q ; (1 pterm, 1 signal)

P0_s8.D = !P0_s8.Q ; (1 pterm, 1 signal)
P0_s8.C = P0_s7.Q ; (1 pterm, 1 signal)

P0_s9.D = !P0_s9.Q ; (1 pterm, 1 signal)
P0_s9.C = P0_s8.Q ; (1 pterm, 1 signal)

a0.D = !( pc2.Q & !pc1.Q & !pc0.Q & a0.Q
    # pc1.Q & !a0.Q
    # pc0.Q & !a0.Q ) ; (3 pterms, 4 signals)
a0.C = L0_debounced.Q ; (1 pterm, 1 signal)
a0.AR = !reset ; (1 pterm, 1 signal)

a1.D = !( pc2.Q & !pc1.Q & !pc0.Q & a0.Q & a1.Q
    # pc2.Q & !a0.Q & !a1.Q
    # pc1.Q & !a1.Q
    # pc0.Q & !a1.Q ) ; (4 pterms, 5 signals)
a1.C = L0_debounced.Q ; (1 pterm, 1 signal)
a1.AR = !reset ; (1 pterm, 1 signal)

a2.D.X1 = !pc2.Q & !pc1.Q & !pc0.Q & a2.Q
    # pc2.Q & !pc1.Q & !pc0.Q & a0.Q & a1.Q ; (2 pterms, 6 signals)
a2.D.X2 = a2.Q ; (1 pterm, 1 signal)
a2.C = L0_debounced.Q ; (1 pterm, 1 signal)
a2.AR = !reset ; (1 pterm, 1 signal)

a3.T = pc2.Q & !pc1.Q & !pc0.Q & a0.Q & a1.Q & a2.Q
    # !pc2.Q & !pc1.Q & !pc0.Q & a3.Q ; (2 pterms, 7 signals)
a3.C = L0_debounced.Q ; (1 pterm, 1 signal)
a3.AR = !reset ; (1 pterm, 1 signal)

b0.D = !pc2.Q & pc1.Q & !pc0.Q & !b0.Q
    # !pc1.Q & b0.Q
    # !pc2.Q & !pc1.Q & pc0.Q
    # pc0.Q & b0.Q ; (4 pterms, 4 signals)
b0.C = L0_debounced.Q ; (1 pterm, 1 signal)
b0.AR = !reset ; (1 pterm, 1 signal)

b1.D = !pc2.Q & !pc0.Q & b0.Q & b1.Q
    # pc2.Q & pc0.Q & b1.Q
    # !pc2.Q & pc1.Q & !pc0.Q & !b0.Q & !b1.Q
    # !pc1.Q & !pc0.Q & b1.Q
    # pc1.Q & pc0.Q & b1.Q ; (5 pterms, 5 signals)
b1.C = L0_debounced.Q ; (1 pterm, 1 signal)
b1.AR = !reset ; (1 pterm, 1 signal)

b2.T = !pc2.Q & pc1.Q & !pc0.Q & !b0.Q & !b1.Q
    # !pc2.Q & !pc1.Q & pc0.Q & b2.Q
    # pc2.Q & pc1.Q & !pc0.Q & b2.Q ; (3 pterms, 6 signals)
b2.C = L0_debounced.Q ; (1 pterm, 1 signal)
b2.AR = !reset ; (1 pterm, 1 signal)

b3.T = !pc2.Q & pc1.Q & !pc0.Q & !b0.Q & !b1.Q & !b2.Q
    # !pc2.Q & !pc1.Q & pc0.Q & !b3.Q
    # pc2.Q & pc1.Q & !pc0.Q & b3.Q ; (3 pterms, 7 signals)
b3.C = L0_debounced.Q ; (1 pterm, 1 signal)
b3.AR = !reset ; (1 pterm, 1 signal)

cf.D = pc2.Q & !pc1.Q & !pc0.Q & a0.Q & a1.Q & a2.Q & a3.Q
    # !pc2.Q & pc1.Q & !pc0.Q & !b0.Q & !b1.Q & !b2.Q & !b3.Q
    # !pc2.Q & !pc1.Q & cf.Q
    # pc2.Q & pc1.Q & cf.Q
    # pc0.Q & cf.Q ; (5 pterms, 12 signals)
cf.C = L0_debounced.Q ; (1 pterm, 1 signal)
cf.AR = !reset ; (1 pterm, 1 signal)

pc0.D = pc2.Q & pc1.Q
    # !pc0.Q ; (2 pterms, 3 signals)
pc0.C = L0_debounced.Q ; (1 pterm, 1 signal)
pc0.AR = !reset ; (1 pterm, 1 signal)

pc1.D = !pc2.Q & pc0.Q & cf.Q
    # pc1.Q & !pc0.Q
    # !pc1.Q & pc0.Q ; (3 pterms, 4 signals)
pc1.C = L0_debounced.Q ; (1 pterm, 1 signal)
pc1.AR = !reset ; (1 pterm, 1 signal)

pc2.D = !pc2.Q & pc1.Q & pc0.Q
    # pc2.Q & !pc0.Q ; (2 pterms, 3 signals)
pc2.C = L0_debounced.Q ; (1 pterm, 1 signal)
pc2.AR = !reset ; (1 pterm, 1 signal)

zf.D = pc2.Q & !pc1.Q & !pc0.Q & a0.Q & a1.Q & a2.Q & a3.Q
    # !pc2.Q & pc1.Q & !pc0.Q & b0.Q & !b1.Q & !b2.Q & !b3.Q
    # !pc2.Q & !pc1.Q & zf.Q
    # pc2.Q & pc1.Q & zf.Q
    # pc0.Q & zf.Q ; (5 pterms, 12 signals)
zf.C = L0_debounced.Q ; (1 pterm, 1 signal)
zf.AR = !reset ; (1 pterm, 1 signal)




