{"vcs1":{"timestamp_begin":1732363710.314010397, "rt":1.70, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1732363712.083474923, "rt":1.07, "ut":0.24, "st":0.16}}
{"link":{"timestamp_begin":1732363713.226146778, "rt":0.33, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732363709.746282497}
{"VCS_COMP_START_TIME": 1732363709.746282497}
{"VCS_COMP_END_TIME": 1732363715.121615065}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333968}}
{"stitch_vcselab": {"peak_mem": 231544}}
