<def f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='180' ll='197' type='int llvm::MCSubtargetInfo::getReadAdvanceCycles(const llvm::MCSchedClassDesc * SC, unsigned int UseIdx, unsigned int WriteResID) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='233' u='c' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='413' u='c' c='_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE'/>
