{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "a09cb4ce1afcbbb0e16f01b53e7a31d01a6c8557949ce32c6b5b6b6d5898bea8c7814aa6cbea9fad49df00f9a05c9a5667f688e0c79f5c362165289da6366ae7",
    "vl_line_trace": true,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_NetRouterSwitchUnit__p_msg_nbits_44",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}