A 32-bit Leros processor with up to 21 instructions, in Chisel and Scala. A synthesized Verilog version of it is added as well. 
The designed processor passes all simulation-based tests, and the corresponding waveform is made available.
