\hypertarget{group__I2C__CR2__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+CR2 Bit Position Definitions}
\label{group__I2C__CR2__Bit__Positions}\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+CR2 register.  


Collaboration diagram for I2\+C\+\_\+\+CR2 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__CR2__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~8
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~9
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~10
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~11
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Bit__Positions_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~12
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+CR2 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_gadb81d5c91486b873bd0bf279a4ffcf69}\label{group__I2C__CR2__Bit__Positions_gadb81d5c91486b873bd0bf279a4ffcf69}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}}
\index{I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN}{I2C\_CR2\_DMAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN~11}

DMA Requests Enable \mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_ga293fbe15ed5fd1fc95915bd6437859e7}\label{group__I2C__CR2__Bit__Positions_ga293fbe15ed5fd1fc95915bd6437859e7}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}}
\index{I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_FREQ}{I2C\_CR2\_FREQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ~0}

Peripheral Clock Frequency \mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_ga2efbe5d96ed0ce447a45a62e8317a68a}\label{group__I2C__CR2__Bit__Positions_ga2efbe5d96ed0ce447a45a62e8317a68a}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}}
\index{I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN}{I2C\_CR2\_ITBUFEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN~10}

Buffer Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_ga6f14ae48e4609c2b3645211234cba974}\label{group__I2C__CR2__Bit__Positions_ga6f14ae48e4609c2b3645211234cba974}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}}
\index{I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN}{I2C\_CR2\_ITERREN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN~8}

Error Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_ga3b1ebaf8173090ec469b055b98e585d2}\label{group__I2C__CR2__Bit__Positions_ga3b1ebaf8173090ec469b055b98e585d2}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}}
\index{I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN}{I2C\_CR2\_ITEVTEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN~9}

Event Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Bit__Positions_ga6a0955008cbabbb6b726ba0b4f8da609}\label{group__I2C__CR2__Bit__Positions_ga6a0955008cbabbb6b726ba0b4f8da609}} 
\index{I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}!I2C\_CR2\_LAST@{I2C\_CR2\_LAST}}
\index{I2C\_CR2\_LAST@{I2C\_CR2\_LAST}!I2C\_CR2 Bit Position Definitions@{I2C\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_LAST}{I2C\_CR2\_LAST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST~12}

DMA Last Transfer 