Command: synth_design -mode out_of_context -flatten_hierarchy full -top uart2spi -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27092 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.215 ; gain = 164.137 ; free physical = 7287 ; free virtual = 31606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart2spi' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/top/uart2spi.v:48]
INFO: [Synth 8-638] synthesizing module 'spi_core' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_core.v:43]
INFO: [Synth 8-638] synthesizing module 'spi_if' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_if.v:44]
INFO: [Synth 8-256] done synthesizing module 'spi_if' (1#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_if.v:44]
INFO: [Synth 8-638] synthesizing module 'spi_ctl' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_ctl.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_ctl.v:200]
WARNING: [Synth 8-5788] Register op_done_reg in module spi_ctl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_ctl.v:203]
INFO: [Synth 8-256] done synthesizing module 'spi_ctl' (2#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_ctl.v:46]
INFO: [Synth 8-638] synthesizing module 'spi_cfg' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_cfg.v:46]
INFO: [Synth 8-638] synthesizing module 'generic_register' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:192]
	Parameter WD bound to: 8 - type: integer 
	Parameter RESET_DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bit_register' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:50]
	Parameter RESET_DEFAULT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'bit_register' (3#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:50]
INFO: [Synth 8-256] done synthesizing module 'generic_register' (4#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:192]
INFO: [Synth 8-638] synthesizing module 'req_register' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:95]
	Parameter RESET_DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'req_register' (5#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/lib/registers.v:95]
INFO: [Synth 8-256] done synthesizing module 'spi_cfg' (6#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_cfg.v:46]
INFO: [Synth 8-256] done synthesizing module 'spi_core' (7#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/spi/spi_core.v:43]
INFO: [Synth 8-638] synthesizing module 'uart_core' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_core.v:43]
INFO: [Synth 8-638] synthesizing module 'clk_ctl' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/clk_ctl.v:53]
	Parameter WD bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_ctl' (8#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/clk_ctl.v:53]
INFO: [Synth 8-638] synthesizing module 'uart_txfsm' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_txfsm.v:47]
	Parameter idle_st bound to: 3'b000 
	Parameter xfr_data_st bound to: 3'b001 
	Parameter xfr_pri_st bound to: 3'b010 
	Parameter xfr_stop_st1 bound to: 3'b011 
	Parameter xfr_stop_st2 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_txfsm.v:114]
INFO: [Synth 8-256] done synthesizing module 'uart_txfsm' (9#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_txfsm.v:47]
INFO: [Synth 8-638] synthesizing module 'uart_rxfsm' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_rxfsm.v:46]
	Parameter idle_st bound to: 3'b000 
	Parameter xfr_start bound to: 3'b001 
	Parameter xfr_data_st bound to: 3'b010 
	Parameter xfr_pri_st bound to: 3'b011 
	Parameter xfr_stop_st1 bound to: 3'b100 
	Parameter xfr_stop_st2 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_rxfsm.v:128]
INFO: [Synth 8-256] done synthesizing module 'uart_rxfsm' (10#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_rxfsm.v:46]
INFO: [Synth 8-256] done synthesizing module 'uart_core' (11#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/uart_core.v:43]
INFO: [Synth 8-638] synthesizing module 'uart_msg_handler' [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:168]
WARNING: [Synth 8-5788] Register TxMsgBuf_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:171]
WARNING: [Synth 8-5788] Register TxMsgSize_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:172]
WARNING: [Synth 8-5788] Register RxMsgCnt_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:192]
WARNING: [Synth 8-5788] Register reg_addr_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:207]
WARNING: [Synth 8-5788] Register reg_wdata_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:208]
WARNING: [Synth 8-5788] Register cmd_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:205]
WARNING: [Synth 8-5788] Register reg_wr_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:253]
WARNING: [Synth 8-5788] Register tx_data_reg in module uart_msg_handler is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:318]
INFO: [Synth 8-256] done synthesizing module 'uart_msg_handler' (12#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/msg_hand/uart_msg_handler.v:44]
INFO: [Synth 8-256] done synthesizing module 'uart2spi' (13#1) [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/top/uart2spi.v:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.652 ; gain = 204.574 ; free physical = 7243 ; free virtual = 31563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.652 ; gain = 204.574 ; free physical = 7243 ; free virtual = 31563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.656 ; gain = 212.578 ; free physical = 7243 ; free virtual = 31563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'spiif_cs_reg' in module 'spi_ctl'
INFO: [Synth 8-5546] ROM "spiif_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "shift_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "shift_enb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiif_cs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiif_cs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/clk_ctl.v:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_uart2spi/Sources/hdl/rtl/uart_core/clk_ctl.v:108]
INFO: [Synth 8-802] inferred FSM for state register 'txstate_reg' in module 'uart_txfsm'
INFO: [Synth 8-5544] ROM "txstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rxstate_reg' in module 'uart_rxfsm'
INFO: [Synth 8-5544] ROM "rxstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_data_avail" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RxMsgCnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char2hex" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spiif_cs_reg' using encoding 'sequential' in module 'spi_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
             xfr_data_st |                              001 |                              001
              xfr_pri_st |                              010 |                              010
            xfr_stop_st1 |                              011 |                              011
            xfr_stop_st2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txstate_reg' using encoding 'sequential' in module 'uart_txfsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
               xfr_start |                              001 |                              001
             xfr_data_st |                              010 |                              010
              xfr_pri_st |                              011 |                              011
            xfr_stop_st1 |                              100 |                              100
            xfr_stop_st2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxstate_reg' using encoding 'sequential' in module 'uart_rxfsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.719 ; gain = 248.641 ; free physical = 7210 ; free virtual = 31530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	  12 Input    128 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 4     
	  12 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   7 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_if 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module spi_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 16    
Module bit_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module req_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spi_cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_txfsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
Module uart_rxfsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
Module uart_msg_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	  12 Input    128 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	  12 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.719 ; gain = 304.641 ; free physical = 7155 ; free virtual = 31475
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RxMsgCnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "char2hex" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wdata" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.727 ; gain = 312.648 ; free physical = 7143 ; free virtual = 31463
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.727 ; gain = 312.648 ; free physical = 7143 ; free virtual = 31463

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[7]' (FDE) to 'u_msg/TxMsgBuf_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[6]' (FDE) to 'u_msg/TxMsgBuf_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[4]' (FDE) to 'u_msg/TxMsgBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[3]' (FDE) to 'u_msg/TxMsgBuf_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[2]' (FDE) to 'u_msg/TxMsgBuf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/NextState_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[0]' (FDE) to 'u_msg/TxMsgBuf_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[15]' (FDE) to 'u_msg/TxMsgBuf_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[14]' (FDE) to 'u_msg/TxMsgBuf_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[11]' (FDE) to 'u_msg/TxMsgBuf_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[10]' (FDE) to 'u_msg/TxMsgBuf_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[8] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[12]' (FDE) to 'u_msg/TxMsgBuf_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[8]' (FDE) to 'u_msg/TxMsgBuf_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[23]' (FDE) to 'u_msg/TxMsgBuf_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[19]' (FDE) to 'u_msg/TxMsgBuf_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[16] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[16]' (FDE) to 'u_msg/TxMsgBuf_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[31] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[27]' (FDE) to 'u_msg/TxMsgBuf_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[31]' (FDE) to 'u_msg/TxMsgBuf_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[39] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[39]' (FDE) to 'u_msg/TxMsgBuf_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[47]' (FDE) to 'u_msg/TxMsgBuf_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[63] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[63]' (FDE) to 'u_msg/TxMsgBuf_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[71] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[71]' (FDE) to 'u_msg/TxMsgBuf_reg[79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[79] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[79]' (FDE) to 'u_msg/TxMsgBuf_reg[87]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[87] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[87]' (FDE) to 'u_msg/TxMsgBuf_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[95] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[95]' (FDE) to 'u_msg/TxMsgBuf_reg[103]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[103] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[103]' (FDE) to 'u_msg/TxMsgBuf_reg[111]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[111] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[111]' (FDE) to 'u_msg/TxMsgBuf_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[119] )
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[119]' (FDE) to 'u_msg/TxMsgBuf_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/TxMsgBuf_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_msg/tx_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (u_msg/NextState_reg[2]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[127]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[119]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[111]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[103]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[95]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[87]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[79]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[71]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[63]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[55]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[47]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[39]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[31]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[27]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[23]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[19]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[16]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[15]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[14]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[12]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[11]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[10]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[8]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[7]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[6]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[4]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[3]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[2]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[0]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/tx_data_reg[7]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[15]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[14]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[13]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[12]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[11]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[10]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[9]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[8]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[7]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/reg_addr_reg[6]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_core/u_txfsm/txdata_reg[7]) is unused and will be removed from module uart2spi.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[1]' (FDE) to 'u_msg/TxMsgBuf_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_msg/TxMsgBuf_reg[9]' (FDE) to 'u_msg/TxMsgBuf_reg[30]'
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[9]) is unused and will be removed from module uart2spi.
WARNING: [Synth 8-3332] Sequential element (u_msg/TxMsgBuf_reg[1]) is unused and will be removed from module uart2spi.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7098 ; free virtual = 31418
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7096 ; free virtual = 31416
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7096 ; free virtual = 31416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7096 ; free virtual = 31416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     7|
|3     |LUT2   |    60|
|4     |LUT3   |    68|
|5     |LUT4   |    49|
|6     |LUT5   |   102|
|7     |LUT6   |   182|
|8     |FDCE   |   234|
|9     |FDPE   |     6|
|10    |FDRE   |   162|
|11    |FDSE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   884|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.773 ; gain = 354.695 ; free physical = 7096 ; free virtual = 31416
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.773 ; gain = 265.555 ; free physical = 7096 ; free virtual = 31416
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.781 ; gain = 354.703 ; free physical = 7096 ; free virtual = 31416
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.645 ; gain = 433.012 ; free physical = 7044 ; free virtual = 31364
