Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb  4 23:56:14 2022
| Host         : aftur.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file FIRST_timing_summary_routed_1.rpt -pb FIRST_timing_summary_routed_1.pb -rpx FIRST_timing_summary_routed_1.rpx -warn_on_violation
| Design       : FIRST
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.736        0.000                      0                    4        0.239        0.000                      0                    4        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.736        0.000                      0                    4        0.239        0.000                      0                    4        9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.608ns (30.805%)  route 1.366ns (69.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 25.436 - 20.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=7, routed)           0.891     7.411    count_OBUF[0]
    SLICE_X113Y52        LUT5 (Prop_lut5_I2_O)        0.152     7.563 r  count[1]_i_1/O
                         net (fo=1, routed)           0.475     8.038    count_i[1]
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    23.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.690    25.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.629    26.065    
                         clock uncertainty           -0.035    26.029    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)       -0.255    25.774    count_reg[1]
  -------------------------------------------------------------------
                         required time                         25.774    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.704ns (34.719%)  route 1.324ns (65.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 25.436 - 20.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=7, routed)           0.891     7.411    count_OBUF[0]
    SLICE_X113Y52        LUT3 (Prop_lut3_I2_O)        0.124     7.535 r  count[3]_i_2/O
                         net (fo=1, routed)           0.433     7.968    count[3]_i_2_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I2_O)        0.124     8.092 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.092    count_i[3]
    SLICE_X113Y52        FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    23.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.690    25.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.629    26.065    
                         clock uncertainty           -0.035    26.029    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)        0.029    26.058    count_reg[3]
  -------------------------------------------------------------------
                         required time                         26.058    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.580ns (45.587%)  route 0.692ns (54.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 25.436 - 20.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     6.521 r  count_reg[0]/Q
                         net (fo=7, routed)           0.692     7.213    count_OBUF[0]
    SLICE_X113Y52        LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.337    count_i[2]
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    23.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.690    25.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.629    26.065    
                         clock uncertainty           -0.035    26.029    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)        0.032    26.061    count_reg[2]
  -------------------------------------------------------------------
                         required time                         26.061    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.725ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.580ns (45.658%)  route 0.690ns (54.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 25.436 - 20.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     6.521 f  count_reg[0]/Q
                         net (fo=7, routed)           0.690     7.211    count_OBUF[0]
    SLICE_X113Y52        LUT3 (Prop_lut3_I2_O)        0.124     7.335 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.335    count_i[0]
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    23.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.690    25.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.629    26.065    
                         clock uncertainty           -0.035    26.029    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)        0.031    26.060    count_reg[0]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 18.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.745%)  route 0.103ns (31.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.128     2.133 r  count_reg[1]/Q
                         net (fo=7, routed)           0.103     2.237    count_OBUF[1]
    SLICE_X113Y52        LUT6 (Prop_lut6_I3_O)        0.099     2.336 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.336    count_i[3]
    SLICE_X113Y52        FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.091     2.096    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     2.146 r  count_reg[2]/Q
                         net (fo=5, routed)           0.170     2.317    count_OBUF[2]
    SLICE_X113Y52        LUT6 (Prop_lut6_I4_O)        0.045     2.362 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.362    count_i[2]
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.092     2.097    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.244%)  route 0.254ns (57.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     2.146 f  count_reg[0]/Q
                         net (fo=7, routed)           0.254     2.401    count_OBUF[0]
    SLICE_X113Y52        LUT3 (Prop_lut3_I2_O)        0.045     2.446 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.446    count_i[0]
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.092     2.097    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.225ns (35.148%)  route 0.415ns (64.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.128     2.133 r  count_reg[1]/Q
                         net (fo=7, routed)           0.266     2.400    count_OBUF[1]
    SLICE_X113Y52        LUT5 (Prop_lut5_I4_O)        0.097     2.497 r  count[1]_i_1/O
                         net (fo=1, routed)           0.149     2.645    count_i[1]
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.008     2.013    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y52  count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y52  count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y52  count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y52  count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y52  count_reg[3]/C



