DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_2"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_acq"
elements [
]
mwi 0
uid 312,0
)
(Instance
name "U_0"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_I2C"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "U_1"
duLibraryName "PTR3_HVPS_lib"
duName "HVPS_txn"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
mwi 0
uid 808,0
)
(Instance
name "U_3"
duLibraryName "PTR3_HVPS_lib"
duName "dpram"
elements [
(GiElement
name "MEM_SIZE"
type "integer"
value "16"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 865,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS"
)
(vvPair
variable "date"
value "11/11/2016"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "HVPS"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "11/11/16"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "13:00:00"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PTR3_HVPS_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/PTR3_HVPS_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "HVPS"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\@h@v@p@s\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3_HVPS\\HDS\\PTR3_HVPS\\PTR3_HVPS_lib\\hds\\HVPS\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PTR3_HVPS"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:00:27"
)
(vvPair
variable "unit"
value "HVPS"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69900,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,68000,82000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,68000,81200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,78000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,71200,71000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,70000,61000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,70000,59300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,98000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69200,87400,70200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,68000,98000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,68000,87100,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,68000,78000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "64150,68500,70850,69500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,72500,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,68000,98000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 160,0
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,38000,18200"
st "SIGNAL rst       : std_ulogic"
)
)
*13 (Net
uid 170,0
lang 11
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 171,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,34000,2800"
st "scl       : std_logic"
)
)
*14 (Net
uid 180,0
lang 11
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 181,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34000,3600"
st "sda       : std_logic"
)
)
*15 (Net
uid 190,0
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 191,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,37500,19800"
st "SIGNAL wb_ack_o  : std_logic"
)
)
*16 (Net
uid 200,0
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,47500,20600"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)"
)
)
*17 (Net
uid 210,0
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,37500,21400"
st "SIGNAL wb_cyc_i  : std_logic"
)
)
*18 (Net
uid 220,0
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 221,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,47500,22200"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)"
)
)
*19 (Net
uid 230,0
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,47500,23000"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)"
)
)
*20 (Net
uid 240,0
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,37500,23800"
st "SIGNAL wb_inta_o : std_logic"
)
)
*21 (Net
uid 250,0
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,37500,24600"
st "SIGNAL wb_stb_i  : std_logic"
)
)
*22 (Net
uid 260,0
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,37500,25400"
st "SIGNAL wb_we_i   : std_logic"
)
)
*23 (Net
uid 286,0
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 13,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,38000,15000"
st "SIGNAL clk       : std_ulogic"
)
)
*24 (PortIoInOut
uid 288,0
shape (CompositeShape
uid 289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 290,0
sl 0
xt "82500,46625,84000,47375"
)
(Line
uid 291,0
sl 0
xt "82000,47000,82500,47000"
pts [
"82000,47000"
"82500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "85000,46500,86400,47500"
st "scl"
blo "85000,47300"
tm "WireNameMgr"
)
)
)
*25 (PortIoInOut
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 296,0
sl 0
xt "82500,47625,84000,48375"
)
(Line
uid 297,0
sl 0
xt "82000,48000,82500,48000"
pts [
"82000,48000"
"82500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
)
xt "85000,47500,86600,48500"
st "sda"
blo "85000,48300"
tm "WireNameMgr"
)
)
)
*26 (Blk
uid 312,0
shape (Rectangle
uid 313,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "41000,42000,49000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 315,0
va (VaSet
font "Arial,8,1"
)
xt "41700,45500,48300,46500"
st "PTR3_HVPS_lib"
blo "41700,46300"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 316,0
va (VaSet
font "Arial,8,1"
)
xt "41700,46500,45900,47500"
st "HVPS_acq"
blo "41700,47300"
tm "BlkNameMgr"
)
*29 (Text
uid 317,0
va (VaSet
font "Arial,8,1"
)
xt "41700,47500,43500,48500"
st "U_2"
blo "41700,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319,0
text (MLText
uid 320,0
va (VaSet
font "Courier New,8,0"
)
xt "41700,55500,41700,55500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,50250,42750,51750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*30 (Net
uid 334,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,47500,16600"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)"
)
)
*31 (Net
uid 356,0
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 19,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37500,11800"
st "SIGNAL Wr        : std_logic"
)
)
*32 (Net
uid 358,0
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 20,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,37500,7000"
st "SIGNAL Rd        : std_logic"
)
)
*33 (Net
uid 370,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
declText (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,47500,15800"
st "SIGNAL i2c_rdata : std_logic_vector(7 DOWNTO 0)"
)
)
*34 (Net
uid 392,0
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 25,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,37500,11000"
st "SIGNAL Stop      : std_logic"
)
)
*35 (Net
uid 434,0
decl (Decl
n "Done"
t "std_logic"
o 18
suid 30,0
)
declText (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,37500,5400"
st "SIGNAL Done      : std_logic"
)
)
*36 (Net
uid 436,0
decl (Decl
n "Err"
t "std_logic"
o 19
suid 31,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,37500,6200"
st "SIGNAL Err       : std_logic"
)
)
*37 (Net
uid 452,0
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,37500,10200"
st "SIGNAL Start     : std_logic"
)
)
*38 (SaComponent
uid 726,0
optionalChildren [
*39 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,50625,71000,51375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "72000,50500,73300,51500"
st "clk"
blo "72000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 12
suid 13,0
)
)
)
*40 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,51625,71000,52375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "72000,51500,73300,52500"
st "rst"
blo "72000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 14,0
)
)
)
*41 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Diamond
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,46625,80750,47375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "77600,46500,79000,47500"
st "scl"
ju 2
blo "79000,47300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 15,0
)
)
)
*42 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Diamond
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,47625,80750,48375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
)
xt "77400,47500,79000,48500"
st "sda"
ju 2
blo "79000,48300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 16,0
)
)
)
*43 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,48625,71000,49375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "72000,48500,75600,49500"
st "wb_ack_o"
blo "72000,49300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 9
suid 17,0
)
)
)
*44 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,42625,71000,43375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "72000,42500,75400,43500"
st "wb_adr_i"
blo "72000,43300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 18,0
)
)
)
*45 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,47625,71000,48375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "72000,47500,75400,48500"
st "wb_cyc_i"
blo "72000,48300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*46 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,43625,71000,44375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "72000,43500,75300,44500"
st "wb_dat_i"
blo "72000,44300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 20,0
)
)
)
*47 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,44625,71000,45375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "72000,44500,75500,45500"
st "wb_dat_o"
blo "72000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 21,0
)
)
)
*48 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,49625,71000,50375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "72000,49500,75700,50500"
st "wb_inta_o"
blo "72000,50300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
suid 22,0
)
)
)
*49 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,46625,71000,47375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "72000,46500,75300,47500"
st "wb_stb_i"
blo "72000,47300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 5
suid 23,0
)
)
)
*50 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,45625,71000,46375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "72000,45500,75200,46500"
st "wb_we_i"
blo "72000,46300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 6
suid 24,0
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,42000,80000,54000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "73700,51000,80300,52000"
st "PTR3_HVPS_lib"
blo "73700,51800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 730,0
va (VaSet
font "Arial,8,1"
)
xt "73700,52000,77800,53000"
st "HVPS_I2C"
blo "73700,52800"
tm "CptNameMgr"
)
*53 (Text
uid 731,0
va (VaSet
font "Arial,8,1"
)
xt "73700,53000,75500,54000"
st "U_0"
blo "73700,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,44000,51000,44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "71250,52250,72750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 808,0
optionalChildren [
*55 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,50625,55000,51375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "56000,50500,57300,51500"
st "clk"
blo "56000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*56 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,48625,55000,49375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "56000,48500,58200,49500"
st "Done"
blo "56000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 18
suid 20,0
)
)
)
*57 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,49625,55000,50375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "56000,49500,57500,50500"
st "Err"
blo "56000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 19
suid 21,0
)
)
)
*58 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,43625,55000,44375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "56000,43500,59500,44500"
st "i2c_rdata"
blo "56000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
)
*59 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,42625,55000,43375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "56000,42500,59700,43500"
st "i2c_wdata"
blo "56000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 23,0
)
)
)
*60 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,45625,55000,46375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "56000,45500,57400,46500"
st "Rd"
blo "56000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 24,0
)
)
)
*61 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,51625,55000,52375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "56000,51500,57300,52500"
st "rst"
blo "56000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 25,0
)
)
)
*62 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,46625,55000,47375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "56000,46500,58000,47500"
st "Start"
blo "56000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "Start"
t "std_logic"
o 20
suid 26,0
)
)
)
*63 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,47625,55000,48375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "56000,47500,57900,48500"
st "Stop"
blo "56000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 27,0
)
)
)
*64 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,48625,64750,49375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "59400,48500,63000,49500"
st "wb_ack_o"
ju 2
blo "63000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 28,0
)
)
)
*65 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,42625,64750,43375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "59600,42500,63000,43500"
st "wb_adr_i"
ju 2
blo "63000,43300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 29,0
)
)
)
*66 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,47625,64750,48375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "59600,47500,63000,48500"
st "wb_cyc_i"
ju 2
blo "63000,48300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 30,0
)
)
)
*67 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,43625,64750,44375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "59700,43500,63000,44500"
st "wb_dat_i"
ju 2
blo "63000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 31,0
)
)
)
*68 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,44625,64750,45375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "59500,44500,63000,45500"
st "wb_dat_o"
ju 2
blo "63000,45300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*69 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,49625,64750,50375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "59300,49500,63000,50500"
st "wb_inta_o"
ju 2
blo "63000,50300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 33,0
)
)
)
*70 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,46625,64750,47375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "59700,46500,63000,47500"
st "wb_stb_i"
ju 2
blo "63000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 34,0
)
)
)
*71 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,45625,64750,46375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "59800,45500,63000,46500"
st "wb_we_i"
ju 2
blo "63000,46300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 35,0
)
)
)
*72 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,44625,55000,45375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "56000,44500,57400,45500"
st "Wr"
blo "56000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 36,0
)
)
)
]
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,42000,64000,54000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 811,0
va (VaSet
font "Arial,8,1"
)
xt "57700,51000,64300,52000"
st "PTR3_HVPS_lib"
blo "57700,51800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 812,0
va (VaSet
font "Arial,8,1"
)
xt "57700,52000,61800,53000"
st "HVPS_txn"
blo "57700,52800"
tm "CptNameMgr"
)
*75 (Text
uid 813,0
va (VaSet
font "Arial,8,1"
)
xt "57700,53000,59500,54000"
st "U_1"
blo "57700,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 815,0
text (MLText
uid 816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "39000,55200,74000,56000"
st "I2C_CLK_PRESCALE = X\"000E\"    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"000E\""
)
]
)
viewicon (ZoomableIcon
uid 817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,52250,56750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*76 (Blk
uid 865,0
shape (Rectangle
uid 866,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,42000,34000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 867,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 868,0
va (VaSet
font "Arial,8,1"
)
xt "26700,45500,33300,46500"
st "PTR3_HVPS_lib"
blo "26700,46300"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 869,0
va (VaSet
font "Arial,8,1"
)
xt "26700,46500,29500,47500"
st "dpram"
blo "26700,47300"
tm "BlkNameMgr"
)
*79 (Text
uid 870,0
va (VaSet
font "Arial,8,1"
)
xt "26700,47500,28500,48500"
st "U_3"
blo "26700,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 871,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 872,0
text (MLText
uid 873,0
va (VaSet
font "Courier New,8,0"
)
xt "26700,55500,43700,57100"
st "MEM_SIZE  = 16    ( integer )  
WORD_SIZE = 16    ( integer )  
"
)
header ""
)
elements [
(GiElement
name "MEM_SIZE"
type "integer"
value "16"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 874,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,50250,27750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"RdAddr"
"RdEn"
"WrAddr1"
"WrEn1"
"clk"
"rst"
"wData1"
"RdAck"
"WrAck"
"rData"
]
)
*80 (Net
uid 885,0
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 34,0
)
declText (MLText
uid 886,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,48000,8600"
st "SIGNAL RdAddr    : std_logic_vector(15 DOWNTO 0)"
)
)
*81 (Net
uid 895,0
lang 11
decl (Decl
n "rData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 23
suid 35,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,48000,17400"
st "SIGNAL rData     : std_logic_vector(15 DOWNTO 0)"
)
)
*82 (Net
uid 905,0
decl (Decl
n "RdEn"
t "std_logic"
o 21
suid 36,0
)
declText (MLText
uid 906,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,37500,9400"
st "SIGNAL RdEn      : std_logic"
)
)
*83 (Net
uid 943,0
decl (Decl
n "WrEn1"
t "std_logic"
o 24
suid 40,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,37500,14200"
st "SIGNAL WrEn1     : std_logic"
)
)
*84 (Net
uid 955,0
lang 11
decl (Decl
n "wData1"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 25
suid 42,0
)
declText (MLText
uid 956,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,48000,19000"
st "SIGNAL wData1    : std_logic_vector(15 DOWNTO 0)"
)
)
*85 (Net
uid 969,0
lang 11
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 45,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37500,13400"
st "SIGNAL WrAddr1   : std_logic"
)
)
*86 (Net
uid 1066,0
decl (Decl
n "WrAck"
t "std_logic"
o 27
suid 47,0
)
declText (MLText
uid 1067,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,37500,12600"
st "SIGNAL WrAck     : std_logic"
)
)
*87 (Net
uid 1078,0
decl (Decl
n "RdAck"
t "std_logic"
o 28
suid 49,0
)
declText (MLText
uid 1079,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,37500,7800"
st "SIGNAL RdAck     : std_logic"
)
)
*88 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "66000,51000,70250,51000"
pts [
"66000,51000"
"70250,51000"
]
)
end &39
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "67000,50000,68300,51000"
st "clk"
blo "67000,50800"
tm "WireNameMgr"
)
)
on &23
)
*89 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "67000,52000,70250,52000"
pts [
"67000,52000"
"70250,52000"
]
)
end &40
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "68000,51000,69300,52000"
st "rst"
blo "68000,51800"
tm "WireNameMgr"
)
)
on &12
)
*90 (Wire
uid 162,0
shape (OrthoPolyLine
uid 163,0
va (VaSet
vasetType 3
)
xt "80750,47000,82000,47000"
pts [
"80750,47000"
"82000,47000"
]
)
start &41
end &24
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169,0
va (VaSet
isHidden 1
)
xt "80000,46000,81400,47000"
st "scl"
blo "80000,46800"
tm "WireNameMgr"
)
)
on &13
)
*91 (Wire
uid 172,0
shape (OrthoPolyLine
uid 173,0
va (VaSet
vasetType 3
)
xt "80750,48000,82000,48000"
pts [
"80750,48000"
"82000,48000"
]
)
start &42
end &25
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "80000,47000,81600,48000"
st "sda"
blo "80000,47800"
tm "WireNameMgr"
)
)
on &14
)
*92 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "64750,49000,70250,49000"
pts [
"70250,49000"
"64750,49000"
]
)
start &43
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "66000,48000,69600,49000"
st "wb_ack_o"
blo "66000,48800"
tm "WireNameMgr"
)
)
on &15
)
*93 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,43000,70250,43000"
pts [
"64750,43000"
"70250,43000"
]
)
start &65
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "66000,42000,69400,43000"
st "wb_adr_i"
blo "66000,42800"
tm "WireNameMgr"
)
)
on &16
)
*94 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "64750,48000,70250,48000"
pts [
"64750,48000"
"70250,48000"
]
)
start &66
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "66000,47000,69400,48000"
st "wb_cyc_i"
blo "66000,47800"
tm "WireNameMgr"
)
)
on &17
)
*95 (Wire
uid 212,0
shape (OrthoPolyLine
uid 213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,44000,70250,44000"
pts [
"64750,44000"
"70250,44000"
]
)
start &67
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "66000,43000,69300,44000"
st "wb_dat_i"
blo "66000,43800"
tm "WireNameMgr"
)
)
on &18
)
*96 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,45000,70250,45000"
pts [
"70250,45000"
"64750,45000"
]
)
start &47
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "66000,44000,69500,45000"
st "wb_dat_o"
blo "66000,44800"
tm "WireNameMgr"
)
)
on &19
)
*97 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "64750,50000,70250,50000"
pts [
"70250,50000"
"64750,50000"
]
)
start &48
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "66000,49000,69700,50000"
st "wb_inta_o"
blo "66000,49800"
tm "WireNameMgr"
)
)
on &20
)
*98 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "64750,47000,70250,47000"
pts [
"64750,47000"
"70250,47000"
]
)
start &70
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "66000,46000,69300,47000"
st "wb_stb_i"
blo "66000,46800"
tm "WireNameMgr"
)
)
on &21
)
*99 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "64750,46000,70250,46000"
pts [
"64750,46000"
"70250,46000"
]
)
start &71
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "66000,45000,69200,46000"
st "wb_we_i"
blo "66000,45800"
tm "WireNameMgr"
)
)
on &22
)
*100 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,43000,54250,43000"
pts [
"49000,43000"
"54250,43000"
]
)
start &26
end &59
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "50000,42000,53700,43000"
st "i2c_wdata"
blo "50000,42800"
tm "WireNameMgr"
)
)
on &30
)
*101 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "49000,45000,54250,45000"
pts [
"49000,45000"
"54250,45000"
]
)
start &26
end &72
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "50000,44000,51400,45000"
st "Wr"
blo "50000,44800"
tm "WireNameMgr"
)
)
on &31
)
*102 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "49000,46000,54250,46000"
pts [
"49000,46000"
"54250,46000"
]
)
start &26
end &60
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "50000,45000,51400,46000"
st "Rd"
blo "50000,45800"
tm "WireNameMgr"
)
)
on &32
)
*103 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,44000,54250,44000"
pts [
"54250,44000"
"49000,44000"
]
)
start &58
end &26
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "50000,43000,53500,44000"
st "i2c_rdata"
blo "50000,43800"
tm "WireNameMgr"
)
)
on &33
)
*104 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "49000,48000,54250,48000"
pts [
"49000,48000"
"54250,48000"
]
)
start &26
end &63
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "50000,47000,51900,48000"
st "Stop"
blo "50000,47800"
tm "WireNameMgr"
)
)
on &34
)
*105 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "49000,49000,54250,49000"
pts [
"54250,49000"
"49000,49000"
]
)
start &56
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "50000,48000,52200,49000"
st "Done"
blo "50000,48800"
tm "WireNameMgr"
)
)
on &35
)
*106 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "49000,50000,54250,50000"
pts [
"54250,50000"
"49000,50000"
]
)
start &57
end &26
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "50000,49000,51500,50000"
st "Err"
blo "50000,49800"
tm "WireNameMgr"
)
)
on &36
)
*107 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "51000,51000,54250,51000"
pts [
"51000,51000"
"54250,51000"
]
)
end &55
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "52000,50000,53300,51000"
st "clk"
blo "52000,50800"
tm "WireNameMgr"
)
)
on &23
)
*108 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "52000,52000,54250,52000"
pts [
"52000,52000"
"54250,52000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "53000,51000,54300,52000"
st "rst"
blo "53000,51800"
tm "WireNameMgr"
)
)
on &12
)
*109 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "49000,47000,54250,47000"
pts [
"49000,47000"
"54250,47000"
]
)
start &26
end &62
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "50000,46000,52000,47000"
st "Start"
blo "50000,46800"
tm "WireNameMgr"
)
)
on &37
)
*110 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "19000,43000,26000,43000"
pts [
"19000,43000"
"26000,43000"
]
)
end &76
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "21000,42000,23300,43000"
st "RdEn"
blo "21000,42800"
tm "WireNameMgr"
)
)
on &82
)
*111 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,45000,26000,45000"
pts [
"19000,45000"
"26000,45000"
]
)
end &76
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "21000,44000,24000,45000"
st "RdAddr"
blo "21000,44800"
tm "WireNameMgr"
)
)
on &80
)
*112 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,46000,26000,46000"
pts [
"26000,46000"
"19000,46000"
]
)
start &76
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "21000,45000,23300,46000"
st "rData"
blo "21000,45800"
tm "WireNameMgr"
)
)
on &81
)
*113 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
)
xt "21000,48000,26000,48000"
pts [
"21000,48000"
"26000,48000"
]
)
end &76
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "23000,47000,24300,48000"
st "clk"
blo "23000,47800"
tm "WireNameMgr"
)
)
on &23
)
*114 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "22000,49000,26000,49000"
pts [
"22000,49000"
"26000,49000"
]
)
end &76
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "24000,48000,25300,49000"
st "rst"
blo "24000,48800"
tm "WireNameMgr"
)
)
on &12
)
*115 (Wire
uid 935,0
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "34000,43000,41000,43000"
pts [
"41000,43000"
"34000,43000"
]
)
start &26
end &76
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "36000,42000,38700,43000"
st "WrEn1"
blo "36000,42800"
tm "WireNameMgr"
)
)
on &83
)
*116 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,46000,41000,46000"
pts [
"41000,46000"
"34000,46000"
]
)
start &26
end &76
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "36000,45000,38900,46000"
st "wData1"
blo "36000,45800"
tm "WireNameMgr"
)
)
on &84
)
*117 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,45000,41000,45000"
pts [
"41000,45000"
"34000,45000"
]
)
start &26
end &76
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 966,0
va (VaSet
)
xt "36000,44000,39400,45000"
st "WrAddr1"
blo "36000,44800"
tm "WireNameMgr"
)
)
on &85
)
*118 (Wire
uid 1058,0
shape (OrthoPolyLine
uid 1059,0
va (VaSet
vasetType 3
)
xt "34000,44000,41000,44000"
pts [
"34000,44000"
"41000,44000"
]
)
start &76
end &26
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
)
xt "36000,43000,38600,44000"
st "WrAck"
blo "36000,43800"
tm "WireNameMgr"
)
)
on &86
)
*119 (Wire
uid 1070,0
shape (OrthoPolyLine
uid 1071,0
va (VaSet
vasetType 3
)
xt "19000,44000,26000,44000"
pts [
"26000,44000"
"19000,44000"
]
)
start &76
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "21000,43000,23600,44000"
st "RdAck"
blo "21000,43800"
tm "WireNameMgr"
)
)
on &87
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *120 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*122 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*124 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*125 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*126 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*127 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*128 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*129 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1288,1002"
viewArea "12400,38300,55120,72580"
cachedDiagramExtent "0,0,98000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1605,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*146 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*148 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*150 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,3600,27100,4600"
st "Diagram Signals:"
blo "20000,4400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 49,0
usingSuid 1
emptyRow *151 (LEmptyRow
)
uid 54,0
optionalChildren [
*152 (RefLabelRowHdr
)
*153 (TitleRowHdr
)
*154 (FilterRowHdr
)
*155 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*156 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*157 (GroupColHdr
tm "GroupColHdrMgr"
)
*158 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*159 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*160 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*161 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*162 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*163 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*164 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 264,0
)
*165 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
)
uid 266,0
)
*166 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
)
uid 268,0
)
*167 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 5,0
)
)
uid 270,0
)
*168 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 272,0
)
*169 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 7
suid 7,0
)
)
uid 274,0
)
*170 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 276,0
)
*171 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 278,0
)
*172 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 10,0
)
)
uid 280,0
)
*173 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 11
suid 11,0
)
)
uid 282,0
)
*174 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 12
suid 12,0
)
)
uid 284,0
)
*175 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 13,0
)
)
uid 300,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 16,0
)
)
uid 438,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 14
suid 19,0
)
)
uid 440,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 15
suid 20,0
)
)
uid 442,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 22,0
)
)
uid 444,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Stop"
t "std_logic"
o 17
suid 25,0
)
)
uid 446,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 18
suid 30,0
)
)
uid 448,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 19
suid 31,0
)
)
uid 450,0
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Start"
t "std_logic"
o 20
suid 32,0
)
)
uid 462,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 34,0
)
)
uid 907,0
)
*185 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 23
suid 35,0
)
)
uid 909,0
)
*186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 21
suid 36,0
)
)
uid 911,0
)
*187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn1"
t "std_logic"
o 24
suid 40,0
)
)
uid 971,0
)
*188 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wData1"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 25
suid 42,0
)
)
uid 973,0
)
*189 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 45,0
)
)
uid 975,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrAck"
t "std_logic"
o 27
suid 47,0
)
)
uid 1080,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdAck"
t "std_logic"
o 28
suid 49,0
)
)
uid 1082,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*192 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *193 (MRCItem
litem &151
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*194 (MRCItem
litem &152
pos 0
dimension 20
uid 70,0
)
*195 (MRCItem
litem &153
pos 1
dimension 23
uid 71,0
)
*196 (MRCItem
litem &154
pos 2
hidden 1
dimension 20
uid 72,0
)
*197 (MRCItem
litem &164
pos 10
dimension 20
uid 265,0
)
*198 (MRCItem
litem &165
pos 9
dimension 20
uid 267,0
)
*199 (MRCItem
litem &166
pos 8
dimension 20
uid 269,0
)
*200 (MRCItem
litem &167
pos 7
dimension 20
uid 271,0
)
*201 (MRCItem
litem &168
pos 6
dimension 20
uid 273,0
)
*202 (MRCItem
litem &169
pos 5
dimension 20
uid 275,0
)
*203 (MRCItem
litem &170
pos 4
dimension 20
uid 277,0
)
*204 (MRCItem
litem &171
pos 3
dimension 20
uid 279,0
)
*205 (MRCItem
litem &172
pos 2
dimension 20
uid 281,0
)
*206 (MRCItem
litem &173
pos 1
dimension 20
uid 283,0
)
*207 (MRCItem
litem &174
pos 0
dimension 20
uid 285,0
)
*208 (MRCItem
litem &175
pos 13
dimension 20
uid 301,0
)
*209 (MRCItem
litem &176
pos 11
dimension 20
uid 439,0
)
*210 (MRCItem
litem &177
pos 14
dimension 20
uid 441,0
)
*211 (MRCItem
litem &178
pos 17
dimension 20
uid 443,0
)
*212 (MRCItem
litem &179
pos 12
dimension 20
uid 445,0
)
*213 (MRCItem
litem &180
pos 15
dimension 20
uid 447,0
)
*214 (MRCItem
litem &181
pos 19
dimension 20
uid 449,0
)
*215 (MRCItem
litem &182
pos 18
dimension 20
uid 451,0
)
*216 (MRCItem
litem &183
pos 16
dimension 20
uid 463,0
)
*217 (MRCItem
litem &184
pos 20
dimension 20
uid 908,0
)
*218 (MRCItem
litem &185
pos 21
dimension 20
uid 910,0
)
*219 (MRCItem
litem &186
pos 22
dimension 20
uid 912,0
)
*220 (MRCItem
litem &187
pos 23
dimension 20
uid 972,0
)
*221 (MRCItem
litem &188
pos 24
dimension 20
uid 974,0
)
*222 (MRCItem
litem &189
pos 25
dimension 20
uid 976,0
)
*223 (MRCItem
litem &190
pos 26
dimension 20
uid 1081,0
)
*224 (MRCItem
litem &191
pos 27
dimension 20
uid 1083,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*225 (MRCItem
litem &155
pos 0
dimension 20
uid 74,0
)
*226 (MRCItem
litem &157
pos 1
dimension 50
uid 75,0
)
*227 (MRCItem
litem &158
pos 2
dimension 100
sortAscending 0
uid 76,0
)
*228 (MRCItem
litem &159
pos 3
dimension 50
uid 77,0
)
*229 (MRCItem
litem &160
pos 4
dimension 100
uid 78,0
)
*230 (MRCItem
litem &161
pos 5
dimension 100
uid 79,0
)
*231 (MRCItem
litem &162
pos 6
dimension 50
uid 80,0
)
*232 (MRCItem
litem &163
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *233 (LEmptyRow
)
uid 83,0
optionalChildren [
*234 (RefLabelRowHdr
)
*235 (TitleRowHdr
)
*236 (FilterRowHdr
)
*237 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*238 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*239 (GroupColHdr
tm "GroupColHdrMgr"
)
*240 (NameColHdr
tm "GenericNameColHdrMgr"
)
*241 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*242 (InitColHdr
tm "GenericValueColHdrMgr"
)
*243 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*244 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*245 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *246 (MRCItem
litem &233
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*247 (MRCItem
litem &234
pos 0
dimension 20
uid 98,0
)
*248 (MRCItem
litem &235
pos 1
dimension 23
uid 99,0
)
*249 (MRCItem
litem &236
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*250 (MRCItem
litem &237
pos 0
dimension 20
uid 102,0
)
*251 (MRCItem
litem &239
pos 1
dimension 50
uid 103,0
)
*252 (MRCItem
litem &240
pos 2
dimension 100
uid 104,0
)
*253 (MRCItem
litem &241
pos 3
dimension 100
uid 105,0
)
*254 (MRCItem
litem &242
pos 4
dimension 50
uid 106,0
)
*255 (MRCItem
litem &243
pos 5
dimension 50
uid 107,0
)
*256 (MRCItem
litem &244
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
