INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Branch_Control_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Control_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU_Control_Generator
INFO: [VRFC 10-311] analyzing module Immediate_Generator
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3380] identifier 'MEMSIZE' is used before its declaration [C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/DMem.v:2]
WARNING: [VRFC 10-3380] identifier 'BITSIZE' is used before its declaration [C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/DMem.v:3]
WARNING: [VRFC 10-3380] identifier 'BITSIZE' is used before its declaration [C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/DMem.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Datapath_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2938] 'Immediate' is already implicitly declared on line 22 [C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Datapath_2.v:36]
WARNING: [VRFC 10-2938] 'select_branch' is already implicitly declared on line 22 [C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Datapath_2.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenh/Desktop/BU_Grad_EC605_LAB/Lab5/Project/Lab5/Lab5.srcs/sim_1/new/Datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_testbench
