// Seed: 1457592907
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    input  wand  id_8#(.id_12(-1)),
    input  tri   id_9,
    output wand  id_10
);
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2
    , id_6,
    output tri0 id_3,
    input uwire id_4
    , id_7
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_0
  );
  assign modCall_1.id_8 = 0;
  wire id_9;
endmodule
