#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5595c2bbc270 .scope module, "fsm_sequence_test" "fsm_sequence_test" 2 10;
 .timescale -4 -4;
P_0x5595c2ba3e20 .param/l "BIT_MASK" 0 2 23, C4<1000>;
v0x5595c2bdeed0_0 .net "clock", 0 0, v0x5595c2bb67a0_0;  1 drivers
v0x5595c2bdf020_0 .var "reset", 0 0;
v0x5595c2bdf0e0_0 .var "w", 0 0;
v0x5595c2bdf180_0 .net "z", 0 0, L_0x5595c2be02a0;  1 drivers
S_0x5595c2bbc3f0 .scope begin, "GTKWAVE_FILE" "GTKWAVE_FILE" 2 58, 2 58 0, S_0x5595c2bbc270;
 .timescale -4 -4;
S_0x5595c2bbc570 .scope begin, "TESTING" "TESTING" 2 30, 2 30 0, S_0x5595c2bbc270;
 .timescale -4 -4;
S_0x5595c2bbc6f0 .scope module, "u_clk" "clock_gen" 2 26, 3 10 0, S_0x5595c2bbc270;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5595c2bbc8c0 .param/l "PERIOD" 0 3 17, +C4<00000000000000000000000000000010>;
v0x5595c2bb67a0_0 .var "clk", 0 0;
S_0x5595c2bbc960 .scope begin, "CLOCK_GENERATION" "CLOCK_GENERATION" 3 23, 3 23 0, S_0x5595c2bbc6f0;
 .timescale -4 -4;
S_0x5595c2bbcb30 .scope begin, "INITIALIZE" "INITIALIZE" 3 19, 3 19 0, S_0x5595c2bbc6f0;
 .timescale -4 -4;
S_0x5595c2bdc4e0 .scope module, "u_fsm" "fsm_sequence" 2 27, 4 8 0, S_0x5595c2bbc270;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "w"
    .port_info 3 /OUTPUT 1 "z"
v0x5595c2bde940_0 .net "clock", 0 0, v0x5595c2bb67a0_0;  alias, 1 drivers
v0x5595c2bde9e0_0 .net "current_state", 1 0, L_0x5595c2bdff60;  1 drivers
v0x5595c2bdeaf0_0 .net "next_state", 1 0, L_0x5595c2bdf7c0;  1 drivers
v0x5595c2bdebc0_0 .net "reset", 0 0, v0x5595c2bdf020_0;  1 drivers
v0x5595c2bdecb0_0 .net "w", 0 0, v0x5595c2bdf0e0_0;  1 drivers
v0x5595c2bdedf0_0 .net "z", 0 0, L_0x5595c2be02a0;  alias, 1 drivers
L_0x5595c2bdfd90 .part L_0x5595c2bdf7c0, 0, 1;
L_0x5595c2bdfe30 .part L_0x5595c2bdf7c0, 1, 1;
L_0x5595c2bdff60 .concat8 [ 1 1 0 0], v0x5595c2bdc980_0, v0x5595c2bdcfd0_0;
S_0x5595c2bdc6b0 .scope module, "u_ffd_0" "flip_flop_d" 4 29, 5 7 0, S_0x5595c2bdc4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
v0x5595c2bb68a0_0 .net "clk", 0 0, v0x5595c2bb67a0_0;  alias, 1 drivers
v0x5595c2bdc8e0_0 .net "d", 0 0, L_0x5595c2bdfd90;  1 drivers
v0x5595c2bdc980_0 .var "q", 0 0;
v0x5595c2bdca50_0 .net "reset", 0 0, v0x5595c2bdf020_0;  alias, 1 drivers
E_0x5595c2b6bd20/0 .event edge, v0x5595c2bdca50_0;
E_0x5595c2b6bd20/1 .event posedge, v0x5595c2bb67a0_0;
E_0x5595c2b6bd20 .event/or E_0x5595c2b6bd20/0, E_0x5595c2b6bd20/1;
S_0x5595c2bdcbc0 .scope module, "u_ffd_1" "flip_flop_d" 4 30, 5 7 0, S_0x5595c2bdc4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
v0x5595c2bdce20_0 .net "clk", 0 0, v0x5595c2bb67a0_0;  alias, 1 drivers
v0x5595c2bdcf10_0 .net "d", 0 0, L_0x5595c2bdfe30;  1 drivers
v0x5595c2bdcfd0_0 .var "q", 0 0;
v0x5595c2bdd070_0 .net "reset", 0 0, v0x5595c2bdf020_0;  alias, 1 drivers
S_0x5595c2bdd1d0 .scope module, "u_next_state" "fsm_next_state" 4 28, 4 42 0, S_0x5595c2bdc4e0;
 .timescale -4 -4;
    .port_info 0 /INPUT 2 "current_state"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 2 "next_state"
L_0x5595c2bdf220 .functor NOT 1, v0x5595c2bdf0e0_0, C4<0>, C4<0>, C4<0>;
L_0x5595c2bdf520 .functor NOT 1, L_0x5595c2bdf3c0, C4<0>, C4<0>, C4<0>;
L_0x5595c2bdf5c0 .functor AND 1, L_0x5595c2bdf320, L_0x5595c2bdf520, C4<1>, C4<1>;
L_0x5595c2bdf680 .functor OR 1, L_0x5595c2bdf220, L_0x5595c2bdf5c0, C4<0>, C4<0>;
L_0x5595c2bdf9d0 .functor NOT 1, L_0x5595c2bdf900, C4<0>, C4<0>, C4<0>;
L_0x5595c2bdfb30 .functor XOR 1, v0x5595c2bdf0e0_0, L_0x5595c2bdfa90, C4<0>, C4<0>;
L_0x5595c2bdfc30 .functor OR 1, L_0x5595c2bdf9d0, L_0x5595c2bdfb30, C4<0>, C4<0>;
v0x5595c2bdd3f0_0 .net *"_s10", 0 0, L_0x5595c2bdf5c0;  1 drivers
v0x5595c2bdd4f0_0 .net *"_s12", 0 0, L_0x5595c2bdf680;  1 drivers
v0x5595c2bdd5d0_0 .net *"_s18", 0 0, L_0x5595c2bdf900;  1 drivers
v0x5595c2bdd6c0_0 .net *"_s19", 0 0, L_0x5595c2bdf9d0;  1 drivers
v0x5595c2bdd7a0_0 .net *"_s2", 0 0, L_0x5595c2bdf220;  1 drivers
v0x5595c2bdd8d0_0 .net *"_s22", 0 0, L_0x5595c2bdfa90;  1 drivers
v0x5595c2bdd9b0_0 .net *"_s23", 0 0, L_0x5595c2bdfb30;  1 drivers
v0x5595c2bdda90_0 .net *"_s25", 0 0, L_0x5595c2bdfc30;  1 drivers
v0x5595c2bddb70_0 .net *"_s5", 0 0, L_0x5595c2bdf320;  1 drivers
v0x5595c2bddc50_0 .net *"_s7", 0 0, L_0x5595c2bdf3c0;  1 drivers
v0x5595c2bddd30_0 .net *"_s8", 0 0, L_0x5595c2bdf520;  1 drivers
v0x5595c2bdde10_0 .net "current_state", 1 0, L_0x5595c2bdff60;  alias, 1 drivers
v0x5595c2bddef0_0 .net "in", 0 0, v0x5595c2bdf0e0_0;  alias, 1 drivers
v0x5595c2bddfb0_0 .net "next_state", 1 0, L_0x5595c2bdf7c0;  alias, 1 drivers
L_0x5595c2bdf320 .part L_0x5595c2bdff60, 1, 1;
L_0x5595c2bdf3c0 .part L_0x5595c2bdff60, 0, 1;
L_0x5595c2bdf7c0 .concat8 [ 1 1 0 0], L_0x5595c2bdfc30, L_0x5595c2bdf680;
L_0x5595c2bdf900 .part L_0x5595c2bdff60, 0, 1;
L_0x5595c2bdfa90 .part L_0x5595c2bdff60, 1, 1;
S_0x5595c2bde110 .scope module, "u_output" "fsm_output" 4 31, 4 67 0, S_0x5595c2bdc4e0;
 .timescale -4 -4;
    .port_info 0 /INPUT 2 "state"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "z"
L_0x5595c2be00a0 .functor AND 1, v0x5595c2bdf0e0_0, L_0x5595c2be0000, C4<1>, C4<1>;
L_0x5595c2be01b0 .functor NOT 1, L_0x5595c2be0110, C4<0>, C4<0>, C4<0>;
L_0x5595c2be02a0 .functor AND 1, L_0x5595c2be00a0, L_0x5595c2be01b0, C4<1>, C4<1>;
v0x5595c2bde2e0_0 .net *"_s1", 0 0, L_0x5595c2be0000;  1 drivers
v0x5595c2bde3e0_0 .net *"_s2", 0 0, L_0x5595c2be00a0;  1 drivers
v0x5595c2bde4c0_0 .net *"_s5", 0 0, L_0x5595c2be0110;  1 drivers
v0x5595c2bde580_0 .net *"_s6", 0 0, L_0x5595c2be01b0;  1 drivers
v0x5595c2bde660_0 .net "in", 0 0, v0x5595c2bdf0e0_0;  alias, 1 drivers
v0x5595c2bde750_0 .net "state", 1 0, L_0x5595c2bdff60;  alias, 1 drivers
v0x5595c2bde820_0 .net "z", 0 0, L_0x5595c2be02a0;  alias, 1 drivers
L_0x5595c2be0000 .part L_0x5595c2bdff60, 1, 1;
L_0x5595c2be0110 .part L_0x5595c2bdff60, 0, 1;
    .scope S_0x5595c2bbc6f0;
T_0 ;
    %fork t_1, S_0x5595c2bbcb30;
    %jmp t_0;
    .scope S_0x5595c2bbcb30;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bb67a0_0, 0, 1;
    %end;
    .scope S_0x5595c2bbc6f0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x5595c2bbc6f0;
T_1 ;
    %fork t_3, S_0x5595c2bbc960;
    %jmp t_2;
    .scope S_0x5595c2bbc960;
t_3 ;
    %delay 1, 0;
    %load/vec4 v0x5595c2bb67a0_0;
    %inv;
    %store/vec4 v0x5595c2bb67a0_0, 0, 1;
    %end;
    .scope S_0x5595c2bbc6f0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5595c2bdc6b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdc980_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5595c2bdc6b0;
T_3 ;
    %wait E_0x5595c2b6bd20;
    %load/vec4 v0x5595c2bdca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdc980_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5595c2bdc8e0_0;
    %store/vec4 v0x5595c2bdc980_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5595c2bdcbc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdcfd0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5595c2bdcbc0;
T_5 ;
    %wait E_0x5595c2b6bd20;
    %load/vec4 v0x5595c2bdd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdcfd0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5595c2bdcf10_0;
    %store/vec4 v0x5595c2bdcfd0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5595c2bbc270;
T_6 ;
    %fork t_5, S_0x5595c2bbc570;
    %jmp t_4;
    .scope S_0x5595c2bbc570;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf020_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf020_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 38 "$display", "Testing 0-1-0. Output: %b", v0x5595c2bdf180_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "Testing 1-1-1-0-0. Output: %b", v0x5595c2bdf180_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5595c2bdf0e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 51 "$display", "Testing 1-1-0-1. Output: %b", v0x5595c2bdf180_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .scope S_0x5595c2bbc270;
t_4 %join;
    %end;
    .thread T_6;
    .scope S_0x5595c2bbc270;
T_7 ;
    %fork t_7, S_0x5595c2bbc3f0;
    %jmp t_6;
    .scope S_0x5595c2bbc3f0;
t_7 ;
    %vpi_call 2 59 "$dumpfile", "bin/output.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5595c2bbc270 {0 0 0};
    %end;
    .scope S_0x5595c2bbc270;
t_6 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/fsm_sequence_test.v";
    "standard_modules/clock_gen.v";
    "modules/fsm_sequence_gates.v";
    "standard_modules/flip_flop_d.v";
