{
   "version": 1,
   "platform-name": "discrete_pcie3",
   "description": "First generation CCI-P-based discrete PCIe Gen3 cards",
   "ase-platform": "discrete",
   "comment":
      [
         "The platform offers local memory, which can be connected to the AFU",
         "using either the preferred avalon_mm_if SystemVerilog interface object",
         "or with the legacy two-bank collection of Avalon wires."
      ],

   "comment":
      [
         "These will be defined as Verilog preprocessor macros and may be",
         "tested in RTL after platform_if.vh is loaded. Pick a default",
         "family here because some tools require one."
      ],
   "define":
      [
         "PLATFORM_FPGA_FAMILY_A10"
      ],

   "module-ports-offered" :
      [
         {
            "class": "clocks",
            "interface": "pClk3_usr2"
         },
         {
            "class": "power",
            "interface": "2bit",
            "optional": true
         },
         {
            "class": "error",
            "interface": "1bit",
            "optional": true
         },
         {
            "class": "cci-p",
            "interface": "struct",
            "params":
               {
                  "vc-supported": "{ 1, 0, 1, 0 }",
                  "max-bw-active-lines-c0": "{ 256, 256, 256, 256 }",
                  "max-bw-active-lines-c1": "{ 128, 128, 128, 128 }"
               }
         },
         {
            "class": "local-memory",
            "interface": "avalon_mm",
            "optional": true,
            "vector": true,
            "max-entries": 2
         },
         {
            "class": "local-memory",
            "interface": "avalon_mm_legacy_wires_2bank",
            "optional": true,
            "define": [ "INCLUDE_DDR4" ]
         }
      ]
}
