
Bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080010bc  080010bc  000110bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080010fc  080010fc  000110fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001100  08001100  00011100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  2000000c  08001110  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000006c  08001110  0002006c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008b3c  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015a8  00000000  00000000  00028b71  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000570  00000000  00000000  0002a120  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004d8  00000000  00000000  0002a690  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00017320  00000000  00000000  0002ab68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000062be  00000000  00000000  00041e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008205d  00000000  00000000  00048146  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000ca1a3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001544  00000000  00000000  000ca220  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080010a4 	.word	0x080010a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080010a4 	.word	0x080010a4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000160:	4a08      	ldr	r2, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800016c:	2003      	movs	r0, #3
 800016e:	f000 f905 	bl	800037c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000172:	200f      	movs	r0, #15
 8000174:	f000 f808 	bl	8000188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000178:	f000 fab6 	bl	80006e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800017c:	2300      	movs	r3, #0
}
 800017e:	4618      	mov	r0, r3
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40022000 	.word	0x40022000

08000188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000190:	4b12      	ldr	r3, [pc, #72]	; (80001dc <HAL_InitTick+0x54>)
 8000192:	681a      	ldr	r2, [r3, #0]
 8000194:	4b12      	ldr	r3, [pc, #72]	; (80001e0 <HAL_InitTick+0x58>)
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	4619      	mov	r1, r3
 800019a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800019e:	fbb3 f3f1 	udiv	r3, r3, r1
 80001a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 f90f 	bl	80003ca <HAL_SYSTICK_Config>
 80001ac:	4603      	mov	r3, r0
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d001      	beq.n	80001b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001b2:	2301      	movs	r3, #1
 80001b4:	e00e      	b.n	80001d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b0f      	cmp	r3, #15
 80001ba:	d80a      	bhi.n	80001d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001bc:	2200      	movs	r2, #0
 80001be:	6879      	ldr	r1, [r7, #4]
 80001c0:	f04f 30ff 	mov.w	r0, #4294967295
 80001c4:	f000 f8e5 	bl	8000392 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001c8:	4a06      	ldr	r2, [pc, #24]	; (80001e4 <HAL_InitTick+0x5c>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	e000      	b.n	80001d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001d2:	2301      	movs	r3, #1
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	3708      	adds	r7, #8
 80001d8:	46bd      	mov	sp, r7
 80001da:	bd80      	pop	{r7, pc}
 80001dc:	20000008 	.word	0x20000008
 80001e0:	20000004 	.word	0x20000004
 80001e4:	20000000 	.word	0x20000000

080001e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001ec:	4b05      	ldr	r3, [pc, #20]	; (8000204 <HAL_IncTick+0x1c>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	461a      	mov	r2, r3
 80001f2:	4b05      	ldr	r3, [pc, #20]	; (8000208 <HAL_IncTick+0x20>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4413      	add	r3, r2
 80001f8:	4a03      	ldr	r2, [pc, #12]	; (8000208 <HAL_IncTick+0x20>)
 80001fa:	6013      	str	r3, [r2, #0]
}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	20000004 	.word	0x20000004
 8000208:	20000028 	.word	0x20000028

0800020c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  return uwTick;
 8000210:	4b02      	ldr	r3, [pc, #8]	; (800021c <HAL_GetTick+0x10>)
 8000212:	681b      	ldr	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	20000028 	.word	0x20000028

08000220 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000220:	b480      	push	{r7}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f003 0307 	and.w	r3, r3, #7
 800022e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000230:	4b0c      	ldr	r3, [pc, #48]	; (8000264 <NVIC_SetPriorityGrouping+0x44>)
 8000232:	68db      	ldr	r3, [r3, #12]
 8000234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800023c:	4013      	ands	r3, r2
 800023e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800024c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000252:	4a04      	ldr	r2, [pc, #16]	; (8000264 <NVIC_SetPriorityGrouping+0x44>)
 8000254:	68bb      	ldr	r3, [r7, #8]
 8000256:	60d3      	str	r3, [r2, #12]
}
 8000258:	bf00      	nop
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	e000ed00 	.word	0xe000ed00

08000268 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <NVIC_GetPriorityGrouping+0x18>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	0a1b      	lsrs	r3, r3, #8
 8000272:	f003 0307 	and.w	r3, r3, #7
}
 8000276:	4618      	mov	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	e000ed00 	.word	0xe000ed00

08000284 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	6039      	str	r1, [r7, #0]
 800028e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000294:	2b00      	cmp	r3, #0
 8000296:	da0b      	bge.n	80002b0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000298:	490d      	ldr	r1, [pc, #52]	; (80002d0 <NVIC_SetPriority+0x4c>)
 800029a:	79fb      	ldrb	r3, [r7, #7]
 800029c:	f003 030f 	and.w	r3, r3, #15
 80002a0:	3b04      	subs	r3, #4
 80002a2:	683a      	ldr	r2, [r7, #0]
 80002a4:	b2d2      	uxtb	r2, r2
 80002a6:	0112      	lsls	r2, r2, #4
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	440b      	add	r3, r1
 80002ac:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002ae:	e009      	b.n	80002c4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	4908      	ldr	r1, [pc, #32]	; (80002d4 <NVIC_SetPriority+0x50>)
 80002b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b6:	683a      	ldr	r2, [r7, #0]
 80002b8:	b2d2      	uxtb	r2, r2
 80002ba:	0112      	lsls	r2, r2, #4
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	440b      	add	r3, r1
 80002c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c4:	bf00      	nop
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	e000ed00 	.word	0xe000ed00
 80002d4:	e000e100 	.word	0xe000e100

080002d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002d8:	b480      	push	{r7}
 80002da:	b089      	sub	sp, #36	; 0x24
 80002dc:	af00      	add	r7, sp, #0
 80002de:	60f8      	str	r0, [r7, #12]
 80002e0:	60b9      	str	r1, [r7, #8]
 80002e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	f003 0307 	and.w	r3, r3, #7
 80002ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002ec:	69fb      	ldr	r3, [r7, #28]
 80002ee:	f1c3 0307 	rsb	r3, r3, #7
 80002f2:	2b04      	cmp	r3, #4
 80002f4:	bf28      	it	cs
 80002f6:	2304      	movcs	r3, #4
 80002f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fa:	69fb      	ldr	r3, [r7, #28]
 80002fc:	3304      	adds	r3, #4
 80002fe:	2b06      	cmp	r3, #6
 8000300:	d902      	bls.n	8000308 <NVIC_EncodePriority+0x30>
 8000302:	69fb      	ldr	r3, [r7, #28]
 8000304:	3b03      	subs	r3, #3
 8000306:	e000      	b.n	800030a <NVIC_EncodePriority+0x32>
 8000308:	2300      	movs	r3, #0
 800030a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800030c:	2201      	movs	r2, #1
 800030e:	69bb      	ldr	r3, [r7, #24]
 8000310:	fa02 f303 	lsl.w	r3, r2, r3
 8000314:	1e5a      	subs	r2, r3, #1
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	401a      	ands	r2, r3
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800031e:	2101      	movs	r1, #1
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	fa01 f303 	lsl.w	r3, r1, r3
 8000326:	1e59      	subs	r1, r3, #1
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800032c:	4313      	orrs	r3, r2
         );
}
 800032e:	4618      	mov	r0, r3
 8000330:	3724      	adds	r7, #36	; 0x24
 8000332:	46bd      	mov	sp, r7
 8000334:	bc80      	pop	{r7}
 8000336:	4770      	bx	lr

08000338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	3b01      	subs	r3, #1
 8000344:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000348:	d301      	bcc.n	800034e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800034a:	2301      	movs	r3, #1
 800034c:	e00f      	b.n	800036e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800034e:	4a0a      	ldr	r2, [pc, #40]	; (8000378 <SysTick_Config+0x40>)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	3b01      	subs	r3, #1
 8000354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000356:	210f      	movs	r1, #15
 8000358:	f04f 30ff 	mov.w	r0, #4294967295
 800035c:	f7ff ff92 	bl	8000284 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000360:	4b05      	ldr	r3, [pc, #20]	; (8000378 <SysTick_Config+0x40>)
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000366:	4b04      	ldr	r3, [pc, #16]	; (8000378 <SysTick_Config+0x40>)
 8000368:	2207      	movs	r2, #7
 800036a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800036c:	2300      	movs	r3, #0
}
 800036e:	4618      	mov	r0, r3
 8000370:	3708      	adds	r7, #8
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	e000e010 	.word	0xe000e010

0800037c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000384:	6878      	ldr	r0, [r7, #4]
 8000386:	f7ff ff4b 	bl	8000220 <NVIC_SetPriorityGrouping>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000392:	b580      	push	{r7, lr}
 8000394:	b086      	sub	sp, #24
 8000396:	af00      	add	r7, sp, #0
 8000398:	4603      	mov	r3, r0
 800039a:	60b9      	str	r1, [r7, #8]
 800039c:	607a      	str	r2, [r7, #4]
 800039e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003a0:	2300      	movs	r3, #0
 80003a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003a4:	f7ff ff60 	bl	8000268 <NVIC_GetPriorityGrouping>
 80003a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003aa:	687a      	ldr	r2, [r7, #4]
 80003ac:	68b9      	ldr	r1, [r7, #8]
 80003ae:	6978      	ldr	r0, [r7, #20]
 80003b0:	f7ff ff92 	bl	80002d8 <NVIC_EncodePriority>
 80003b4:	4602      	mov	r2, r0
 80003b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ba:	4611      	mov	r1, r2
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff ff61 	bl	8000284 <NVIC_SetPriority>
}
 80003c2:	bf00      	nop
 80003c4:	3718      	adds	r7, #24
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}

080003ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003ca:	b580      	push	{r7, lr}
 80003cc:	b082      	sub	sp, #8
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	f7ff ffb0 	bl	8000338 <SysTick_Config>
 80003d8:	4603      	mov	r3, r0
}
 80003da:	4618      	mov	r0, r3
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80003e6:	f000 f802 	bl	80003ee <HAL_SYSTICK_Callback>
}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}

080003ee <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80003f2:	bf00      	nop
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
	...

080003fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b08b      	sub	sp, #44	; 0x2c
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000406:	2300      	movs	r3, #0
 8000408:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800040a:	2300      	movs	r3, #0
 800040c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000412:	2300      	movs	r3, #0
 8000414:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000416:	2300      	movs	r3, #0
 8000418:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800041a:	2300      	movs	r3, #0
 800041c:	627b      	str	r3, [r7, #36]	; 0x24
 800041e:	e127      	b.n	8000670 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000420:	2201      	movs	r2, #1
 8000422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000424:	fa02 f303 	lsl.w	r3, r2, r3
 8000428:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	69fb      	ldr	r3, [r7, #28]
 8000430:	4013      	ands	r3, r2
 8000432:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000434:	69ba      	ldr	r2, [r7, #24]
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	429a      	cmp	r2, r3
 800043a:	f040 8116 	bne.w	800066a <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	685b      	ldr	r3, [r3, #4]
 8000442:	2b12      	cmp	r3, #18
 8000444:	d034      	beq.n	80004b0 <HAL_GPIO_Init+0xb4>
 8000446:	2b12      	cmp	r3, #18
 8000448:	d80d      	bhi.n	8000466 <HAL_GPIO_Init+0x6a>
 800044a:	2b02      	cmp	r3, #2
 800044c:	d02b      	beq.n	80004a6 <HAL_GPIO_Init+0xaa>
 800044e:	2b02      	cmp	r3, #2
 8000450:	d804      	bhi.n	800045c <HAL_GPIO_Init+0x60>
 8000452:	2b00      	cmp	r3, #0
 8000454:	d031      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
 8000456:	2b01      	cmp	r3, #1
 8000458:	d01c      	beq.n	8000494 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800045a:	e048      	b.n	80004ee <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800045c:	2b03      	cmp	r3, #3
 800045e:	d043      	beq.n	80004e8 <HAL_GPIO_Init+0xec>
 8000460:	2b11      	cmp	r3, #17
 8000462:	d01b      	beq.n	800049c <HAL_GPIO_Init+0xa0>
          break;
 8000464:	e043      	b.n	80004ee <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000466:	4a87      	ldr	r2, [pc, #540]	; (8000684 <HAL_GPIO_Init+0x288>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d026      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
 800046c:	4a85      	ldr	r2, [pc, #532]	; (8000684 <HAL_GPIO_Init+0x288>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d806      	bhi.n	8000480 <HAL_GPIO_Init+0x84>
 8000472:	4a85      	ldr	r2, [pc, #532]	; (8000688 <HAL_GPIO_Init+0x28c>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d020      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
 8000478:	4a84      	ldr	r2, [pc, #528]	; (800068c <HAL_GPIO_Init+0x290>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d01d      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
          break;
 800047e:	e036      	b.n	80004ee <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000480:	4a83      	ldr	r2, [pc, #524]	; (8000690 <HAL_GPIO_Init+0x294>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d019      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
 8000486:	4a83      	ldr	r2, [pc, #524]	; (8000694 <HAL_GPIO_Init+0x298>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d016      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
 800048c:	4a82      	ldr	r2, [pc, #520]	; (8000698 <HAL_GPIO_Init+0x29c>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d013      	beq.n	80004ba <HAL_GPIO_Init+0xbe>
          break;
 8000492:	e02c      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	68db      	ldr	r3, [r3, #12]
 8000498:	623b      	str	r3, [r7, #32]
          break;
 800049a:	e028      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800049c:	683b      	ldr	r3, [r7, #0]
 800049e:	68db      	ldr	r3, [r3, #12]
 80004a0:	3304      	adds	r3, #4
 80004a2:	623b      	str	r3, [r7, #32]
          break;
 80004a4:	e023      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004a6:	683b      	ldr	r3, [r7, #0]
 80004a8:	68db      	ldr	r3, [r3, #12]
 80004aa:	3308      	adds	r3, #8
 80004ac:	623b      	str	r3, [r7, #32]
          break;
 80004ae:	e01e      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	68db      	ldr	r3, [r3, #12]
 80004b4:	330c      	adds	r3, #12
 80004b6:	623b      	str	r3, [r7, #32]
          break;
 80004b8:	e019      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	689b      	ldr	r3, [r3, #8]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d102      	bne.n	80004c8 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004c2:	2304      	movs	r3, #4
 80004c4:	623b      	str	r3, [r7, #32]
          break;
 80004c6:	e012      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	2b01      	cmp	r3, #1
 80004ce:	d105      	bne.n	80004dc <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004d0:	2308      	movs	r3, #8
 80004d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	69fa      	ldr	r2, [r7, #28]
 80004d8:	611a      	str	r2, [r3, #16]
          break;
 80004da:	e008      	b.n	80004ee <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004dc:	2308      	movs	r3, #8
 80004de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	69fa      	ldr	r2, [r7, #28]
 80004e4:	615a      	str	r2, [r3, #20]
          break;
 80004e6:	e002      	b.n	80004ee <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004e8:	2300      	movs	r3, #0
 80004ea:	623b      	str	r3, [r7, #32]
          break;
 80004ec:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ee:	69bb      	ldr	r3, [r7, #24]
 80004f0:	2bff      	cmp	r3, #255	; 0xff
 80004f2:	d801      	bhi.n	80004f8 <HAL_GPIO_Init+0xfc>
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	e001      	b.n	80004fc <HAL_GPIO_Init+0x100>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	3304      	adds	r3, #4
 80004fc:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	2bff      	cmp	r3, #255	; 0xff
 8000502:	d802      	bhi.n	800050a <HAL_GPIO_Init+0x10e>
 8000504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	e002      	b.n	8000510 <HAL_GPIO_Init+0x114>
 800050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050c:	3b08      	subs	r3, #8
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	210f      	movs	r1, #15
 8000518:	693b      	ldr	r3, [r7, #16]
 800051a:	fa01 f303 	lsl.w	r3, r1, r3
 800051e:	43db      	mvns	r3, r3
 8000520:	401a      	ands	r2, r3
 8000522:	6a39      	ldr	r1, [r7, #32]
 8000524:	693b      	ldr	r3, [r7, #16]
 8000526:	fa01 f303 	lsl.w	r3, r1, r3
 800052a:	431a      	orrs	r2, r3
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000538:	2b00      	cmp	r3, #0
 800053a:	f000 8096 	beq.w	800066a <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800053e:	4a57      	ldr	r2, [pc, #348]	; (800069c <HAL_GPIO_Init+0x2a0>)
 8000540:	4b56      	ldr	r3, [pc, #344]	; (800069c <HAL_GPIO_Init+0x2a0>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	6193      	str	r3, [r2, #24]
 800054a:	4b54      	ldr	r3, [pc, #336]	; (800069c <HAL_GPIO_Init+0x2a0>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	f003 0301 	and.w	r3, r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000556:	4a52      	ldr	r2, [pc, #328]	; (80006a0 <HAL_GPIO_Init+0x2a4>)
 8000558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	3302      	adds	r3, #2
 800055e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000562:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000566:	f003 0303 	and.w	r3, r3, #3
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	4013      	ands	r3, r2
 8000578:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4a49      	ldr	r2, [pc, #292]	; (80006a4 <HAL_GPIO_Init+0x2a8>)
 800057e:	4293      	cmp	r3, r2
 8000580:	d013      	beq.n	80005aa <HAL_GPIO_Init+0x1ae>
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a48      	ldr	r2, [pc, #288]	; (80006a8 <HAL_GPIO_Init+0x2ac>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d00d      	beq.n	80005a6 <HAL_GPIO_Init+0x1aa>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a47      	ldr	r2, [pc, #284]	; (80006ac <HAL_GPIO_Init+0x2b0>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d007      	beq.n	80005a2 <HAL_GPIO_Init+0x1a6>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a46      	ldr	r2, [pc, #280]	; (80006b0 <HAL_GPIO_Init+0x2b4>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d101      	bne.n	800059e <HAL_GPIO_Init+0x1a2>
 800059a:	2303      	movs	r3, #3
 800059c:	e006      	b.n	80005ac <HAL_GPIO_Init+0x1b0>
 800059e:	2304      	movs	r3, #4
 80005a0:	e004      	b.n	80005ac <HAL_GPIO_Init+0x1b0>
 80005a2:	2302      	movs	r3, #2
 80005a4:	e002      	b.n	80005ac <HAL_GPIO_Init+0x1b0>
 80005a6:	2301      	movs	r3, #1
 80005a8:	e000      	b.n	80005ac <HAL_GPIO_Init+0x1b0>
 80005aa:	2300      	movs	r3, #0
 80005ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ae:	f002 0203 	and.w	r2, r2, #3
 80005b2:	0092      	lsls	r2, r2, #2
 80005b4:	4093      	lsls	r3, r2
 80005b6:	697a      	ldr	r2, [r7, #20]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80005bc:	4938      	ldr	r1, [pc, #224]	; (80006a0 <HAL_GPIO_Init+0x2a4>)
 80005be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c0:	089b      	lsrs	r3, r3, #2
 80005c2:	3302      	adds	r3, #2
 80005c4:	697a      	ldr	r2, [r7, #20]
 80005c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d006      	beq.n	80005e4 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005d6:	4937      	ldr	r1, [pc, #220]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 80005d8:	4b36      	ldr	r3, [pc, #216]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	69bb      	ldr	r3, [r7, #24]
 80005de:	4313      	orrs	r3, r2
 80005e0:	600b      	str	r3, [r1, #0]
 80005e2:	e006      	b.n	80005f2 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005e4:	4933      	ldr	r1, [pc, #204]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 80005e6:	4b33      	ldr	r3, [pc, #204]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	69bb      	ldr	r3, [r7, #24]
 80005ec:	43db      	mvns	r3, r3
 80005ee:	4013      	ands	r3, r2
 80005f0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d006      	beq.n	800060c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80005fe:	492d      	ldr	r1, [pc, #180]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000600:	4b2c      	ldr	r3, [pc, #176]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000602:	685a      	ldr	r2, [r3, #4]
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	4313      	orrs	r3, r2
 8000608:	604b      	str	r3, [r1, #4]
 800060a:	e006      	b.n	800061a <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800060c:	4929      	ldr	r1, [pc, #164]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 800060e:	4b29      	ldr	r3, [pc, #164]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000610:	685a      	ldr	r2, [r3, #4]
 8000612:	69bb      	ldr	r3, [r7, #24]
 8000614:	43db      	mvns	r3, r3
 8000616:	4013      	ands	r3, r2
 8000618:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000622:	2b00      	cmp	r3, #0
 8000624:	d006      	beq.n	8000634 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000626:	4923      	ldr	r1, [pc, #140]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000628:	4b22      	ldr	r3, [pc, #136]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 800062a:	689a      	ldr	r2, [r3, #8]
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	4313      	orrs	r3, r2
 8000630:	608b      	str	r3, [r1, #8]
 8000632:	e006      	b.n	8000642 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000634:	491f      	ldr	r1, [pc, #124]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000636:	4b1f      	ldr	r3, [pc, #124]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000638:	689a      	ldr	r2, [r3, #8]
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	43db      	mvns	r3, r3
 800063e:	4013      	ands	r3, r2
 8000640:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800064a:	2b00      	cmp	r3, #0
 800064c:	d006      	beq.n	800065c <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800064e:	4919      	ldr	r1, [pc, #100]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000650:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000652:	68da      	ldr	r2, [r3, #12]
 8000654:	69bb      	ldr	r3, [r7, #24]
 8000656:	4313      	orrs	r3, r2
 8000658:	60cb      	str	r3, [r1, #12]
 800065a:	e006      	b.n	800066a <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800065c:	4915      	ldr	r1, [pc, #84]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 800065e:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <HAL_GPIO_Init+0x2b8>)
 8000660:	68da      	ldr	r2, [r3, #12]
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	43db      	mvns	r3, r3
 8000666:	4013      	ands	r3, r2
 8000668:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800066a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066c:	3301      	adds	r3, #1
 800066e:	627b      	str	r3, [r7, #36]	; 0x24
 8000670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000672:	2b0f      	cmp	r3, #15
 8000674:	f67f aed4 	bls.w	8000420 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000678:	bf00      	nop
 800067a:	372c      	adds	r7, #44	; 0x2c
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	10210000 	.word	0x10210000
 8000688:	10110000 	.word	0x10110000
 800068c:	10120000 	.word	0x10120000
 8000690:	10310000 	.word	0x10310000
 8000694:	10320000 	.word	0x10320000
 8000698:	10220000 	.word	0x10220000
 800069c:	40021000 	.word	0x40021000
 80006a0:	40010000 	.word	0x40010000
 80006a4:	40010800 	.word	0x40010800
 80006a8:	40010c00 	.word	0x40010c00
 80006ac:	40011000 	.word	0x40011000
 80006b0:	40011400 	.word	0x40011400
 80006b4:	40010400 	.word	0x40010400

080006b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	807b      	strh	r3, [r7, #2]
 80006c4:	4613      	mov	r3, r2
 80006c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006c8:	787b      	ldrb	r3, [r7, #1]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d003      	beq.n	80006d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80006ce:	887a      	ldrh	r2, [r7, #2]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80006d4:	e003      	b.n	80006de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80006d6:	887b      	ldrh	r3, [r7, #2]
 80006d8:	041a      	lsls	r2, r3, #16
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	611a      	str	r2, [r3, #16]
}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <HAL_MspInit>:
/**
  * @brief  Initializes the Global MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0

}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr

080006f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80006f8:	4b02      	ldr	r3, [pc, #8]	; (8000704 <HAL_RCC_GetHCLKFreq+0x10>)
 80006fa:	681b      	ldr	r3, [r3, #0]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	20000008 	.word	0x20000008

08000708 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800070c:	f7ff fff2 	bl	80006f4 <HAL_RCC_GetHCLKFreq>
 8000710:	4601      	mov	r1, r0
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	0a1b      	lsrs	r3, r3, #8
 8000718:	f003 0307 	and.w	r3, r3, #7
 800071c:	4a03      	ldr	r2, [pc, #12]	; (800072c <HAL_RCC_GetPCLK1Freq+0x24>)
 800071e:	5cd3      	ldrb	r3, [r2, r3]
 8000720:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000724:	4618      	mov	r0, r3
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40021000 	.word	0x40021000
 800072c:	080010cc 	.word	0x080010cc

08000730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000734:	f7ff ffde 	bl	80006f4 <HAL_RCC_GetHCLKFreq>
 8000738:	4601      	mov	r1, r0
 800073a:	4b05      	ldr	r3, [pc, #20]	; (8000750 <HAL_RCC_GetPCLK2Freq+0x20>)
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	0adb      	lsrs	r3, r3, #11
 8000740:	f003 0307 	and.w	r3, r3, #7
 8000744:	4a03      	ldr	r2, [pc, #12]	; (8000754 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000746:	5cd3      	ldrb	r3, [r2, r3]
 8000748:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800074c:	4618      	mov	r0, r3
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40021000 	.word	0x40021000
 8000754:	080010cc 	.word	0x080010cc

08000758 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d101      	bne.n	800076a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	e03f      	b.n	80007ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000770:	b2db      	uxtb	r3, r3
 8000772:	2b00      	cmp	r3, #0
 8000774:	d106      	bne.n	8000784 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2200      	movs	r2, #0
 800077a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f000 f837 	bl	80007f2 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2224      	movs	r2, #36	; 0x24
 8000788:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	6812      	ldr	r2, [r2, #0]
 8000794:	68d2      	ldr	r2, [r2, #12]
 8000796:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800079a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f000 f9b9 	bl	8000b14 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	6812      	ldr	r2, [r2, #0]
 80007aa:	6912      	ldr	r2, [r2, #16]
 80007ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80007b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	6812      	ldr	r2, [r2, #0]
 80007ba:	6952      	ldr	r2, [r2, #20]
 80007bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80007c0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	6812      	ldr	r2, [r2, #0]
 80007ca:	68d2      	ldr	r2, [r2, #12]
 80007cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80007d0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2220      	movs	r2, #32
 80007dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2220      	movs	r2, #32
 80007e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b083      	sub	sp, #12
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af02      	add	r7, sp, #8
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	4613      	mov	r3, r2
 8000812:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b20      	cmp	r3, #32
 8000822:	f040 8082 	bne.w	800092a <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <HAL_UART_Transmit+0x2e>
 800082c:	88fb      	ldrh	r3, [r7, #6]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d101      	bne.n	8000836 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8000832:	2301      	movs	r3, #1
 8000834:	e07a      	b.n	800092c <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800083c:	2b01      	cmp	r3, #1
 800083e:	d101      	bne.n	8000844 <HAL_UART_Transmit+0x40>
 8000840:	2302      	movs	r3, #2
 8000842:	e073      	b.n	800092c <HAL_UART_Transmit+0x128>
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	2201      	movs	r2, #1
 8000848:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2200      	movs	r2, #0
 8000850:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	2221      	movs	r2, #33	; 0x21
 8000856:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800085a:	f7ff fcd7 	bl	800020c <HAL_GetTick>
 800085e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	88fa      	ldrh	r2, [r7, #6]
 8000864:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	88fa      	ldrh	r2, [r7, #6]
 800086a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800086c:	e041      	b.n	80008f2 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8000872:	b29b      	uxth	r3, r3
 8000874:	3b01      	subs	r3, #1
 8000876:	b29a      	uxth	r2, r3
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	689b      	ldr	r3, [r3, #8]
 8000880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000884:	d121      	bne.n	80008ca <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	2200      	movs	r2, #0
 800088e:	2180      	movs	r1, #128	; 0x80
 8000890:	68f8      	ldr	r0, [r7, #12]
 8000892:	f000 f8f5 	bl	8000a80 <UART_WaitOnFlagUntilTimeout>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800089c:	2303      	movs	r3, #3
 800089e:	e045      	b.n	800092c <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	693a      	ldr	r2, [r7, #16]
 80008aa:	8812      	ldrh	r2, [r2, #0]
 80008ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008b0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	691b      	ldr	r3, [r3, #16]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d103      	bne.n	80008c2 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	3302      	adds	r3, #2
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	e017      	b.n	80008f2 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	3301      	adds	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	e013      	b.n	80008f2 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	2200      	movs	r2, #0
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	68f8      	ldr	r0, [r7, #12]
 80008d6:	f000 f8d3 	bl	8000a80 <UART_WaitOnFlagUntilTimeout>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80008e0:	2303      	movs	r3, #3
 80008e2:	e023      	b.n	800092c <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	1c59      	adds	r1, r3, #1
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d1b8      	bne.n	800086e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2200      	movs	r2, #0
 8000904:	2140      	movs	r1, #64	; 0x40
 8000906:	68f8      	ldr	r0, [r7, #12]
 8000908:	f000 f8ba 	bl	8000a80 <UART_WaitOnFlagUntilTimeout>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8000912:	2303      	movs	r3, #3
 8000914:	e00a      	b.n	800092c <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	2220      	movs	r2, #32
 800091a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	2200      	movs	r2, #0
 8000922:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8000926:	2300      	movs	r3, #0
 8000928:	e000      	b.n	800092c <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800092a:	2302      	movs	r3, #2
  }
}
 800092c:	4618      	mov	r0, r3
 800092e:	3718      	adds	r7, #24
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af02      	add	r7, sp, #8
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	4613      	mov	r3, r2
 8000942:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800094e:	b2db      	uxtb	r3, r3
 8000950:	2b20      	cmp	r3, #32
 8000952:	f040 8090 	bne.w	8000a76 <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d002      	beq.n	8000962 <HAL_UART_Receive+0x2e>
 800095c:	88fb      	ldrh	r3, [r7, #6]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d101      	bne.n	8000966 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e088      	b.n	8000a78 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800096c:	2b01      	cmp	r3, #1
 800096e:	d101      	bne.n	8000974 <HAL_UART_Receive+0x40>
 8000970:	2302      	movs	r3, #2
 8000972:	e081      	b.n	8000a78 <HAL_UART_Receive+0x144>
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2201      	movs	r2, #1
 8000978:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	2200      	movs	r2, #0
 8000980:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2222      	movs	r2, #34	; 0x22
 8000986:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800098a:	f7ff fc3f 	bl	800020c <HAL_GetTick>
 800098e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	88fa      	ldrh	r2, [r7, #6]
 8000994:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	88fa      	ldrh	r2, [r7, #6]
 800099a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 800099c:	e05c      	b.n	8000a58 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80009a2:	b29b      	uxth	r3, r3
 80009a4:	3b01      	subs	r3, #1
 80009a6:	b29a      	uxth	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80009b4:	d12b      	bne.n	8000a0e <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	9300      	str	r3, [sp, #0]
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	2200      	movs	r2, #0
 80009be:	2120      	movs	r1, #32
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f000 f85d 	bl	8000a80 <UART_WaitOnFlagUntilTimeout>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e053      	b.n	8000a78 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	691b      	ldr	r3, [r3, #16]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10c      	bne.n	80009f6 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009e8:	b29a      	uxth	r2, r3
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	3302      	adds	r3, #2
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	e030      	b.n	8000a58 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	e024      	b.n	8000a58 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	9300      	str	r3, [sp, #0]
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	2200      	movs	r2, #0
 8000a16:	2120      	movs	r1, #32
 8000a18:	68f8      	ldr	r0, [r7, #12]
 8000a1a:	f000 f831 	bl	8000a80 <UART_WaitOnFlagUntilTimeout>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8000a24:	2303      	movs	r3, #3
 8000a26:	e027      	b.n	8000a78 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	691b      	ldr	r3, [r3, #16]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d108      	bne.n	8000a42 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	1c5a      	adds	r2, r3, #1
 8000a34:	60ba      	str	r2, [r7, #8]
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	6812      	ldr	r2, [r2, #0]
 8000a3a:	6852      	ldr	r2, [r2, #4]
 8000a3c:	b2d2      	uxtb	r2, r2
 8000a3e:	701a      	strb	r2, [r3, #0]
 8000a40:	e00a      	b.n	8000a58 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	1c5a      	adds	r2, r3, #1
 8000a46:	60ba      	str	r2, [r7, #8]
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	6812      	ldr	r2, [r2, #0]
 8000a4c:	6852      	ldr	r2, [r2, #4]
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d19d      	bne.n	800099e <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2220      	movs	r2, #32
 8000a66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8000a72:	2300      	movs	r3, #0
 8000a74:	e000      	b.n	8000a78 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8000a76:	2302      	movs	r3, #2
  }
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3718      	adds	r7, #24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000a90:	e02c      	b.n	8000aec <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a98:	d028      	beq.n	8000aec <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d007      	beq.n	8000ab0 <UART_WaitOnFlagUntilTimeout+0x30>
 8000aa0:	f7ff fbb4 	bl	800020c <HAL_GetTick>
 8000aa4:	4602      	mov	r2, r0
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	1ad2      	subs	r2, r2, r3
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d91d      	bls.n	8000aec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	6812      	ldr	r2, [r2, #0]
 8000ab8:	68d2      	ldr	r2, [r2, #12]
 8000aba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000abe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	6812      	ldr	r2, [r2, #0]
 8000ac8:	6952      	ldr	r2, [r2, #20]
 8000aca:	f022 0201 	bic.w	r2, r2, #1
 8000ace:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	2220      	movs	r2, #32
 8000ad4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2220      	movs	r2, #32
 8000adc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e00f      	b.n	8000b0c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	401a      	ands	r2, r3
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	bf0c      	ite	eq
 8000afc:	2301      	moveq	r3, #1
 8000afe:	2300      	movne	r3, #0
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d0c3      	beq.n	8000a92 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	b085      	sub	sp, #20
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	6812      	ldr	r2, [r2, #0]
 8000b28:	6912      	ldr	r2, [r2, #16]
 8000b2a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	68d2      	ldr	r2, [r2, #12]
 8000b32:	430a      	orrs	r2, r1
 8000b34:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	689a      	ldr	r2, [r3, #8]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	691b      	ldr	r3, [r3, #16]
 8000b3e:	431a      	orrs	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	695b      	ldr	r3, [r3, #20]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000b5a:	f023 030c 	bic.w	r3, r3, #12
 8000b5e:	68f9      	ldr	r1, [r7, #12]
 8000b60:	430b      	orrs	r3, r1
 8000b62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	6812      	ldr	r2, [r2, #0]
 8000b6c:	6952      	ldr	r2, [r2, #20]
 8000b6e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	6992      	ldr	r2, [r2, #24]
 8000b76:	430a      	orrs	r2, r1
 8000b78:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a6f      	ldr	r2, [pc, #444]	; (8000d3c <UART_SetConfig+0x228>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d16b      	bne.n	8000c5c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681c      	ldr	r4, [r3, #0]
 8000b88:	f7ff fdd2 	bl	8000730 <HAL_RCC_GetPCLK2Freq>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	4613      	mov	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	4413      	add	r3, r2
 8000b94:	009a      	lsls	r2, r3, #2
 8000b96:	441a      	add	r2, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba2:	4a67      	ldr	r2, [pc, #412]	; (8000d40 <UART_SetConfig+0x22c>)
 8000ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba8:	095b      	lsrs	r3, r3, #5
 8000baa:	011d      	lsls	r5, r3, #4
 8000bac:	f7ff fdc0 	bl	8000730 <HAL_RCC_GetPCLK2Freq>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	4413      	add	r3, r2
 8000bb8:	009a      	lsls	r2, r3, #2
 8000bba:	441a      	add	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	fbb2 f6f3 	udiv	r6, r2, r3
 8000bc6:	f7ff fdb3 	bl	8000730 <HAL_RCC_GetPCLK2Freq>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	4613      	mov	r3, r2
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	4413      	add	r3, r2
 8000bd2:	009a      	lsls	r2, r3, #2
 8000bd4:	441a      	add	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be0:	4a57      	ldr	r2, [pc, #348]	; (8000d40 <UART_SetConfig+0x22c>)
 8000be2:	fba2 2303 	umull	r2, r3, r2, r3
 8000be6:	095b      	lsrs	r3, r3, #5
 8000be8:	2264      	movs	r2, #100	; 0x64
 8000bea:	fb02 f303 	mul.w	r3, r2, r3
 8000bee:	1af3      	subs	r3, r6, r3
 8000bf0:	011b      	lsls	r3, r3, #4
 8000bf2:	3332      	adds	r3, #50	; 0x32
 8000bf4:	4a52      	ldr	r2, [pc, #328]	; (8000d40 <UART_SetConfig+0x22c>)
 8000bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c00:	441d      	add	r5, r3
 8000c02:	f7ff fd95 	bl	8000730 <HAL_RCC_GetPCLK2Freq>
 8000c06:	4602      	mov	r2, r0
 8000c08:	4613      	mov	r3, r2
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	4413      	add	r3, r2
 8000c0e:	009a      	lsls	r2, r3, #2
 8000c10:	441a      	add	r2, r3
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	fbb2 f6f3 	udiv	r6, r2, r3
 8000c1c:	f7ff fd88 	bl	8000730 <HAL_RCC_GetPCLK2Freq>
 8000c20:	4602      	mov	r2, r0
 8000c22:	4613      	mov	r3, r2
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	4413      	add	r3, r2
 8000c28:	009a      	lsls	r2, r3, #2
 8000c2a:	441a      	add	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c36:	4a42      	ldr	r2, [pc, #264]	; (8000d40 <UART_SetConfig+0x22c>)
 8000c38:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3c:	095b      	lsrs	r3, r3, #5
 8000c3e:	2264      	movs	r2, #100	; 0x64
 8000c40:	fb02 f303 	mul.w	r3, r2, r3
 8000c44:	1af3      	subs	r3, r6, r3
 8000c46:	011b      	lsls	r3, r3, #4
 8000c48:	3332      	adds	r3, #50	; 0x32
 8000c4a:	4a3d      	ldr	r2, [pc, #244]	; (8000d40 <UART_SetConfig+0x22c>)
 8000c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c50:	095b      	lsrs	r3, r3, #5
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	442b      	add	r3, r5
 8000c58:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8000c5a:	e06a      	b.n	8000d32 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681c      	ldr	r4, [r3, #0]
 8000c60:	f7ff fd52 	bl	8000708 <HAL_RCC_GetPCLK1Freq>
 8000c64:	4602      	mov	r2, r0
 8000c66:	4613      	mov	r3, r2
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	4413      	add	r3, r2
 8000c6c:	009a      	lsls	r2, r3, #2
 8000c6e:	441a      	add	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c7a:	4a31      	ldr	r2, [pc, #196]	; (8000d40 <UART_SetConfig+0x22c>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	095b      	lsrs	r3, r3, #5
 8000c82:	011d      	lsls	r5, r3, #4
 8000c84:	f7ff fd40 	bl	8000708 <HAL_RCC_GetPCLK1Freq>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	009a      	lsls	r2, r3, #2
 8000c92:	441a      	add	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8000c9e:	f7ff fd33 	bl	8000708 <HAL_RCC_GetPCLK1Freq>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	4413      	add	r3, r2
 8000caa:	009a      	lsls	r2, r3, #2
 8000cac:	441a      	add	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb8:	4a21      	ldr	r2, [pc, #132]	; (8000d40 <UART_SetConfig+0x22c>)
 8000cba:	fba2 2303 	umull	r2, r3, r2, r3
 8000cbe:	095b      	lsrs	r3, r3, #5
 8000cc0:	2264      	movs	r2, #100	; 0x64
 8000cc2:	fb02 f303 	mul.w	r3, r2, r3
 8000cc6:	1af3      	subs	r3, r6, r3
 8000cc8:	011b      	lsls	r3, r3, #4
 8000cca:	3332      	adds	r3, #50	; 0x32
 8000ccc:	4a1c      	ldr	r2, [pc, #112]	; (8000d40 <UART_SetConfig+0x22c>)
 8000cce:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd2:	095b      	lsrs	r3, r3, #5
 8000cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cd8:	441d      	add	r5, r3
 8000cda:	f7ff fd15 	bl	8000708 <HAL_RCC_GetPCLK1Freq>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	009a      	lsls	r2, r3, #2
 8000ce8:	441a      	add	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	fbb2 f6f3 	udiv	r6, r2, r3
 8000cf4:	f7ff fd08 	bl	8000708 <HAL_RCC_GetPCLK1Freq>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	4413      	add	r3, r2
 8000d00:	009a      	lsls	r2, r3, #2
 8000d02:	441a      	add	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	; (8000d40 <UART_SetConfig+0x22c>)
 8000d10:	fba2 2303 	umull	r2, r3, r2, r3
 8000d14:	095b      	lsrs	r3, r3, #5
 8000d16:	2264      	movs	r2, #100	; 0x64
 8000d18:	fb02 f303 	mul.w	r3, r2, r3
 8000d1c:	1af3      	subs	r3, r6, r3
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	3332      	adds	r3, #50	; 0x32
 8000d22:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <UART_SetConfig+0x22c>)
 8000d24:	fba2 2303 	umull	r2, r3, r2, r3
 8000d28:	095b      	lsrs	r3, r3, #5
 8000d2a:	f003 030f 	and.w	r3, r3, #15
 8000d2e:	442b      	add	r3, r5
 8000d30:	60a3      	str	r3, [r4, #8]
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40013800 	.word	0x40013800
 8000d40:	51eb851f 	.word	0x51eb851f

08000d44 <clock_init>:
#include "stm32f1xx.h"

UART_HandleTypeDef uart;

void clock_init()
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <clock_init+0x40>)
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <clock_init+0x40>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	6193      	str	r3, [r2, #24]
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <clock_init+0x40>)
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_USART1_CLK_ENABLE();
 8000d62:	4a08      	ldr	r2, [pc, #32]	; (8000d84 <clock_init+0x40>)
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <clock_init+0x40>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d6c:	6193      	str	r3, [r2, #24]
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <clock_init+0x40>)
 8000d70:	699b      	ldr	r3, [r3, #24]
 8000d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40021000 	.word	0x40021000

08000d88 <rxtx_init>:

void rxtx_init()
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio;
	gpio.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	607b      	str	r3, [r7, #4]
	gpio.Pin = GPIO_PIN_9;				//TX
 8000d92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d96:	603b      	str	r3, [r7, #0]
	gpio.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
	gpio.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &gpio);
 8000da0:	463b      	mov	r3, r7
 8000da2:	4619      	mov	r1, r3
 8000da4:	4808      	ldr	r0, [pc, #32]	; (8000dc8 <rxtx_init+0x40>)
 8000da6:	f7ff fb29 	bl	80003fc <HAL_GPIO_Init>

	gpio.Mode = GPIO_MODE_AF_INPUT;
 8000daa:	2300      	movs	r3, #0
 8000dac:	607b      	str	r3, [r7, #4]
	gpio.Pin = GPIO_PIN_10;				//RX
 8000dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db2:	603b      	str	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &gpio);
 8000db4:	463b      	mov	r3, r7
 8000db6:	4619      	mov	r1, r3
 8000db8:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <rxtx_init+0x40>)
 8000dba:	f7ff fb1f 	bl	80003fc <HAL_GPIO_Init>
}
 8000dbe:	bf00      	nop
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40010800 	.word	0x40010800

08000dcc <usart_init>:

void usart_init()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	uart.Instance = USART1;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <usart_init+0x40>)
 8000dd2:	4a0f      	ldr	r2, [pc, #60]	; (8000e10 <usart_init+0x44>)
 8000dd4:	601a      	str	r2, [r3, #0]
	uart.Init.BaudRate = 9600;
 8000dd6:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <usart_init+0x40>)
 8000dd8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ddc:	605a      	str	r2, [r3, #4]
	uart.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <usart_init+0x40>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
	uart.Init.Parity = UART_PARITY_NONE;
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <usart_init+0x40>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
	uart.Init.StopBits = UART_STOPBITS_1;
 8000dea:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <usart_init+0x40>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	60da      	str	r2, [r3, #12]
	uart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <usart_init+0x40>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	619a      	str	r2, [r3, #24]
	uart.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df6:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <usart_init+0x40>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	61da      	str	r2, [r3, #28]
	uart.Init.Mode = UART_MODE_TX_RX;
 8000dfc:	4b03      	ldr	r3, [pc, #12]	; (8000e0c <usart_init+0x40>)
 8000dfe:	220c      	movs	r2, #12
 8000e00:	615a      	str	r2, [r3, #20]
	HAL_UART_Init(&uart);
 8000e02:	4802      	ldr	r0, [pc, #8]	; (8000e0c <usart_init+0x40>)
 8000e04:	f7ff fca8 	bl	8000758 <HAL_UART_Init>
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	2000002c 	.word	0x2000002c
 8000e10:	40013800 	.word	0x40013800

08000e14 <send_string>:

void send_string(char* s)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&uart, (uint8_t*)s, strlen(s), 1000);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff f995 	bl	800014c <strlen>
 8000e22:	4603      	mov	r3, r0
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	4803      	ldr	r0, [pc, #12]	; (8000e3c <send_string+0x28>)
 8000e2e:	f7ff fce9 	bl	8000804 <HAL_UART_Transmit>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	2000002c 	.word	0x2000002c

08000e40 <main>:
#include "bluetooth_com.h"

int main(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08e      	sub	sp, #56	; 0x38
 8000e44:	af00      	add	r7, sp, #0
	SystemCoreClock = 8000000; // taktowanie 8Mhz
 8000e46:	4b23      	ldr	r3, [pc, #140]	; (8000ed4 <main+0x94>)
 8000e48:	4a23      	ldr	r2, [pc, #140]	; (8000ed8 <main+0x98>)
 8000e4a:	601a      	str	r2, [r3, #0]
	HAL_Init();
 8000e4c:	f7ff f986 	bl	800015c <HAL_Init>

	clock_init();
 8000e50:	f7ff ff78 	bl	8000d44 <clock_init>
	rxtx_init();		//RX - PA10, TX - PA9
 8000e54:	f7ff ff98 	bl	8000d88 <rxtx_init>
	usart_init();
 8000e58:	f7ff ffb8 	bl	8000dcc <usart_init>

	GPIO_InitTypeDef gpio; // obiekt gpio bdcy konfiguracj portw GPIO
	gpio.Pin = GPIO_PIN_5; // konfigurujemy pin 5
 8000e5c:	2320      	movs	r3, #32
 8000e5e:	62bb      	str	r3, [r7, #40]	; 0x28
	gpio.Mode = GPIO_MODE_OUTPUT_PP; // jako wyjcie
 8000e60:	2301      	movs	r3, #1
 8000e62:	62fb      	str	r3, [r7, #44]	; 0x2c
	gpio.Pull = GPIO_NOPULL; // rezystory podcigajce s wyczone
 8000e64:	2300      	movs	r3, #0
 8000e66:	633b      	str	r3, [r7, #48]	; 0x30
	gpio.Speed = GPIO_SPEED_FREQ_LOW; // wystarcz nieskie czstotliwoci przeczania
 8000e68:	2302      	movs	r3, #2
 8000e6a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &gpio); // inicjalizacja moduu GPIOA
 8000e6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e70:	4619      	mov	r1, r3
 8000e72:	481a      	ldr	r0, [pc, #104]	; (8000edc <main+0x9c>)
 8000e74:	f7ff fac2 	bl	80003fc <HAL_GPIO_Init>
	{
		/*
		HAL_Delay(100);
		send_string("1410\n");
		*/
		if (__HAL_UART_GET_FLAG(&uart, UART_FLAG_RXNE) == SET)
 8000e78:	4b19      	ldr	r3, [pc, #100]	; (8000ee0 <main+0xa0>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0320 	and.w	r3, r3, #32
 8000e82:	2b20      	cmp	r3, #32
 8000e84:	d1f8      	bne.n	8000e78 <main+0x38>
		{
			uint8_t value;
			char s[32];
			HAL_UART_Receive(&uart, &value, 1, 100);
 8000e86:	f107 0127 	add.w	r1, r7, #39	; 0x27
 8000e8a:	2364      	movs	r3, #100	; 0x64
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4814      	ldr	r0, [pc, #80]	; (8000ee0 <main+0xa0>)
 8000e90:	f7ff fd50 	bl	8000934 <HAL_UART_Receive>
			if(value == '1')
 8000e94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e98:	2b31      	cmp	r3, #49	; 0x31
 8000e9a:	d104      	bne.n	8000ea6 <main+0x66>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	2120      	movs	r1, #32
 8000ea0:	480e      	ldr	r0, [pc, #56]	; (8000edc <main+0x9c>)
 8000ea2:	f7ff fc09 	bl	80006b8 <HAL_GPIO_WritePin>
			if(value == '0')
 8000ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000eaa:	2b30      	cmp	r3, #48	; 0x30
 8000eac:	d104      	bne.n	8000eb8 <main+0x78>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2120      	movs	r1, #32
 8000eb2:	480a      	ldr	r0, [pc, #40]	; (8000edc <main+0x9c>)
 8000eb4:	f7ff fc00 	bl	80006b8 <HAL_GPIO_WritePin>
			itoa(value, s, 10);
 8000eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	220a      	movs	r2, #10
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	f000 f8ac 	bl	8001020 <itoa>
			send_string(s);
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ffa2 	bl	8000e14 <send_string>
		if (__HAL_UART_GET_FLAG(&uart, UART_FLAG_RXNE) == SET)
 8000ed0:	e7d2      	b.n	8000e78 <main+0x38>
 8000ed2:	bf00      	nop
 8000ed4:	20000008 	.word	0x20000008
 8000ed8:	007a1200 	.word	0x007a1200
 8000edc:	40010800 	.word	0x40010800
 8000ee0:	2000002c 	.word	0x2000002c

08000ee4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler, but only if no RTOS defines it.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000ee8:	f7ff f97e 	bl	80001e8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000eec:	f7ff fa79 	bl	80003e2 <HAL_SYSTICK_IRQHandler>
#ifdef USE_RTOS_SYSTICK
	osSystickHandler();
#endif
}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ef8:	4a15      	ldr	r2, [pc, #84]	; (8000f50 <SystemInit+0x5c>)
 8000efa:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <SystemInit+0x5c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f043 0301 	orr.w	r3, r3, #1
 8000f02:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000f04:	4912      	ldr	r1, [pc, #72]	; (8000f50 <SystemInit+0x5c>)
 8000f06:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <SystemInit+0x5c>)
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <SystemInit+0x60>)
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f10:	4a0f      	ldr	r2, [pc, #60]	; (8000f50 <SystemInit+0x5c>)
 8000f12:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <SystemInit+0x5c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f1e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f20:	4a0b      	ldr	r2, [pc, #44]	; (8000f50 <SystemInit+0x5c>)
 8000f22:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <SystemInit+0x5c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f2a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000f2c:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <SystemInit+0x5c>)
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <SystemInit+0x5c>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000f36:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <SystemInit+0x5c>)
 8000f3a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000f3e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000f40:	4b05      	ldr	r3, [pc, #20]	; (8000f58 <SystemInit+0x64>)
 8000f42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f46:	609a      	str	r2, [r3, #8]
#endif 
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	40021000 	.word	0x40021000
 8000f54:	f8ff0000 	.word	0xf8ff0000
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f5c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f5e:	e003      	b.n	8000f68 <LoopCopyDataInit>

08000f60 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f60:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000f62:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f64:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f66:	3104      	adds	r1, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f68:	480a      	ldr	r0, [pc, #40]	; (8000f94 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f6c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f6e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f70:	d3f6      	bcc.n	8000f60 <CopyDataInit>
  ldr r2, =_sbss
 8000f72:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f74:	e002      	b.n	8000f7c <LoopFillZerobss>

08000f76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f78:	f842 3b04 	str.w	r3, [r2], #4

08000f7c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f7c:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f7e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f80:	d3f9      	bcc.n	8000f76 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f82:	f7ff ffb7 	bl	8000ef4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f86:	f000 f80f 	bl	8000fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f8a:	f7ff ff59 	bl	8000e40 <main>
  bx lr
 8000f8e:	4770      	bx	lr
  ldr r3, =_sidata
 8000f90:	08001104 	.word	0x08001104
  ldr r0, =_sdata
 8000f94:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f98:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000f9c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000fa0:	2000006c 	.word	0x2000006c

08000fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa4:	e7fe      	b.n	8000fa4 <ADC1_2_IRQHandler>
	...

08000fa8 <__libc_init_array>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	2500      	movs	r5, #0
 8000fac:	4e0c      	ldr	r6, [pc, #48]	; (8000fe0 <__libc_init_array+0x38>)
 8000fae:	4c0d      	ldr	r4, [pc, #52]	; (8000fe4 <__libc_init_array+0x3c>)
 8000fb0:	1ba4      	subs	r4, r4, r6
 8000fb2:	10a4      	asrs	r4, r4, #2
 8000fb4:	42a5      	cmp	r5, r4
 8000fb6:	d109      	bne.n	8000fcc <__libc_init_array+0x24>
 8000fb8:	f000 f874 	bl	80010a4 <_init>
 8000fbc:	2500      	movs	r5, #0
 8000fbe:	4e0a      	ldr	r6, [pc, #40]	; (8000fe8 <__libc_init_array+0x40>)
 8000fc0:	4c0a      	ldr	r4, [pc, #40]	; (8000fec <__libc_init_array+0x44>)
 8000fc2:	1ba4      	subs	r4, r4, r6
 8000fc4:	10a4      	asrs	r4, r4, #2
 8000fc6:	42a5      	cmp	r5, r4
 8000fc8:	d105      	bne.n	8000fd6 <__libc_init_array+0x2e>
 8000fca:	bd70      	pop	{r4, r5, r6, pc}
 8000fcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fd0:	4798      	blx	r3
 8000fd2:	3501      	adds	r5, #1
 8000fd4:	e7ee      	b.n	8000fb4 <__libc_init_array+0xc>
 8000fd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000fda:	4798      	blx	r3
 8000fdc:	3501      	adds	r5, #1
 8000fde:	e7f2      	b.n	8000fc6 <__libc_init_array+0x1e>
 8000fe0:	080010fc 	.word	0x080010fc
 8000fe4:	080010fc 	.word	0x080010fc
 8000fe8:	080010fc 	.word	0x080010fc
 8000fec:	08001100 	.word	0x08001100

08000ff0 <__itoa>:
 8000ff0:	1e93      	subs	r3, r2, #2
 8000ff2:	2b22      	cmp	r3, #34	; 0x22
 8000ff4:	b510      	push	{r4, lr}
 8000ff6:	460c      	mov	r4, r1
 8000ff8:	d904      	bls.n	8001004 <__itoa+0x14>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	461c      	mov	r4, r3
 8000ffe:	700b      	strb	r3, [r1, #0]
 8001000:	4620      	mov	r0, r4
 8001002:	bd10      	pop	{r4, pc}
 8001004:	2a0a      	cmp	r2, #10
 8001006:	d109      	bne.n	800101c <__itoa+0x2c>
 8001008:	2800      	cmp	r0, #0
 800100a:	da07      	bge.n	800101c <__itoa+0x2c>
 800100c:	232d      	movs	r3, #45	; 0x2d
 800100e:	700b      	strb	r3, [r1, #0]
 8001010:	2101      	movs	r1, #1
 8001012:	4240      	negs	r0, r0
 8001014:	4421      	add	r1, r4
 8001016:	f000 f805 	bl	8001024 <__utoa>
 800101a:	e7f1      	b.n	8001000 <__itoa+0x10>
 800101c:	2100      	movs	r1, #0
 800101e:	e7f9      	b.n	8001014 <__itoa+0x24>

08001020 <itoa>:
 8001020:	f7ff bfe6 	b.w	8000ff0 <__itoa>

08001024 <__utoa>:
 8001024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001026:	b08b      	sub	sp, #44	; 0x2c
 8001028:	4603      	mov	r3, r0
 800102a:	460f      	mov	r7, r1
 800102c:	466d      	mov	r5, sp
 800102e:	4c1c      	ldr	r4, [pc, #112]	; (80010a0 <__utoa+0x7c>)
 8001030:	f104 0e20 	add.w	lr, r4, #32
 8001034:	462e      	mov	r6, r5
 8001036:	6820      	ldr	r0, [r4, #0]
 8001038:	6861      	ldr	r1, [r4, #4]
 800103a:	3408      	adds	r4, #8
 800103c:	c603      	stmia	r6!, {r0, r1}
 800103e:	4574      	cmp	r4, lr
 8001040:	4635      	mov	r5, r6
 8001042:	d1f7      	bne.n	8001034 <__utoa+0x10>
 8001044:	7921      	ldrb	r1, [r4, #4]
 8001046:	6820      	ldr	r0, [r4, #0]
 8001048:	7131      	strb	r1, [r6, #4]
 800104a:	1e91      	subs	r1, r2, #2
 800104c:	2922      	cmp	r1, #34	; 0x22
 800104e:	6030      	str	r0, [r6, #0]
 8001050:	f04f 0100 	mov.w	r1, #0
 8001054:	d904      	bls.n	8001060 <__utoa+0x3c>
 8001056:	7039      	strb	r1, [r7, #0]
 8001058:	460f      	mov	r7, r1
 800105a:	4638      	mov	r0, r7
 800105c:	b00b      	add	sp, #44	; 0x2c
 800105e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001060:	1e78      	subs	r0, r7, #1
 8001062:	4606      	mov	r6, r0
 8001064:	fbb3 f5f2 	udiv	r5, r3, r2
 8001068:	fb02 3315 	mls	r3, r2, r5, r3
 800106c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8001070:	4473      	add	r3, lr
 8001072:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001076:	1c4c      	adds	r4, r1, #1
 8001078:	f806 3f01 	strb.w	r3, [r6, #1]!
 800107c:	462b      	mov	r3, r5
 800107e:	b965      	cbnz	r5, 800109a <__utoa+0x76>
 8001080:	553d      	strb	r5, [r7, r4]
 8001082:	187a      	adds	r2, r7, r1
 8001084:	1acc      	subs	r4, r1, r3
 8001086:	42a3      	cmp	r3, r4
 8001088:	dae7      	bge.n	800105a <__utoa+0x36>
 800108a:	7844      	ldrb	r4, [r0, #1]
 800108c:	7815      	ldrb	r5, [r2, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	f800 5f01 	strb.w	r5, [r0, #1]!
 8001094:	f802 4901 	strb.w	r4, [r2], #-1
 8001098:	e7f4      	b.n	8001084 <__utoa+0x60>
 800109a:	4621      	mov	r1, r4
 800109c:	e7e2      	b.n	8001064 <__utoa+0x40>
 800109e:	bf00      	nop
 80010a0:	080010d4 	.word	0x080010d4

080010a4 <_init>:
 80010a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010a6:	bf00      	nop
 80010a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010aa:	bc08      	pop	{r3}
 80010ac:	469e      	mov	lr, r3
 80010ae:	4770      	bx	lr

080010b0 <_fini>:
 80010b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010b2:	bf00      	nop
 80010b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010b6:	bc08      	pop	{r3}
 80010b8:	469e      	mov	lr, r3
 80010ba:	4770      	bx	lr
