
---------- Begin Simulation Statistics ----------
final_tick                               1177012032357                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116923                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383624                       # Number of bytes of host memory used
host_op_rate                                   135574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20557.22                       # Real time elapsed on the host
host_tick_rate                               10204047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2403605575                       # Number of instructions simulated
sim_ops                                    2787030842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209767                       # Number of seconds simulated
sim_ticks                                209766868101                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1592652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3185296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.017707                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        33771810                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     76723238                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        62779                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     69285962                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2030135                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2030993                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          858                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        86837094                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6480688                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         155076981                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        144762831                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        62657                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           86026555                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28165531                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4462321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1843332                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    403605574                       # Number of instructions committed
system.switch_cpus.commit.committedOps      469598552                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    502763413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.934035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.122944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    379890533     75.56%     75.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     33119066      6.59%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     26130745      5.20%     87.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6429225      1.28%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16829028      3.35%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4878998      0.97%     92.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3347038      0.67%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3973249      0.79%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28165531      5.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    502763413                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6461386                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         418404067                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              91247772                       # Number of loads committed
system.switch_cpus.commit.membars             4958115                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    290914014     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     18345534      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     91247772     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     69091232     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    469598552                       # Class of committed instruction
system.switch_cpus.commit.refs              160339004                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7623569                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           403605574                       # Number of Instructions Simulated
system.switch_cpus.committedOps             469598552                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.246361                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.246361                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     407839308                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           128                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33664949                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      472410050                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         24531221                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          51948925                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67409                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           494                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      18650193                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            86837094                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          50703006                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             452220602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              407138440                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          135062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172625                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     50748919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     42282633                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.809359                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    503037064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.941384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.260972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        408650688     81.24%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14474071      2.88%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6303074      1.25%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11153687      2.22%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9752046      1.94%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6193987      1.23%     90.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12709400      2.53%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3625464      0.72%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         30174647      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    503037064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        94231                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         86126283                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.942334                       # Inst execution rate
system.switch_cpus.iew.exec_refs            164197567                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           69184474                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       116204308                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      91579760                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4477843                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     69288038                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    471442020                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      95013093                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        98816                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     474030091                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         165747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5649772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67409                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6377102                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18497013                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6766                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3568638                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       331955                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       196776                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6766                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        93068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         457474377                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             470362632                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572484                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         261896693                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.935044                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              470391592                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        579702864                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       336545344                       # number of integer regfile writes
system.switch_cpus.ipc                       0.802336                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.802336                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     291533730     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     18349743      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     95032594     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     69212838     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      474128908                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8897817                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018767                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1014737     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         991648     11.14%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2763508     31.06%     53.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4127924     46.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      471833358                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1438302906                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    462737890                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    465657784                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          466964176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         474128908                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4477844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1843332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1233                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        15523                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1710789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    503037064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.942533                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.771709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    345617695     68.71%     68.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     48755888      9.69%     78.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     30684648      6.10%     84.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20193305      4.01%     88.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18111770      3.60%     92.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19391674      3.85%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11799172      2.35%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4639969      0.92%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3842943      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    503037064                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.942531                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       11193367                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     21891023                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7624742                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7634320                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5975284                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4384614                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     91579760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     69288038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       499271831                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       17849256                       # number of misc regfile writes
system.switch_cpus.numCycles                503038053                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       134252785                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     491848197                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       96406217                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         32280659                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      109226785                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        639013                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     756898016                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      471851030                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    494285787                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          62504248                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6922434                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67409                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     146378905                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2437451                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    577817807                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    127553050                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5485005                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         108620870                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4477846                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5086332                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            946039675                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           943157616                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5083248                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2541495                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1592652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1592642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3185306                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1592650                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1592644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366541                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1226104                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1592644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2458887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2319060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4777947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4777947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    128527232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    122249344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    250776576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250776576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1592651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1592651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1592651                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3892884653                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3725720618                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15033307591                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1177012032357                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1592645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       733081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2818762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1592613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4777856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4777958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    250772224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              250780928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1959225                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46917248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3551879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448401                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1959221     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1592650     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3551879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1939718034                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3320608530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    104910464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         104912384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     23614848                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       23614848                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       819613                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             819628                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       184491                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            184491                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         9153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    500128857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            500138010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         9153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112576634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112576634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112576634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         9153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    500128857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           612714644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    368982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1639226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000245033680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21208                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21208                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2630220                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            348206                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     819628                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    184491                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1639256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  368982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            70712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            84560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            70704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           110434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           124000                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           180090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           181142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           123988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            76560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           116276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          131736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           87178                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           61018                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           60084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           96858                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           63916                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            61952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            61952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            62951                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            36784                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            56236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           61952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 40513912186                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8196280000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            71249962186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24714.82                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43464.82                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1021210                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 334951                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1639256                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              368982                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 723143                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 723175                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  96473                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  96444                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 13799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 14490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21073                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 21215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21213                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21374                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21243                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21242                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   835                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       652042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.109757                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.639139                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   190.117641                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3081      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       520810     79.87%     80.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        58487      8.97%     89.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27596      4.23%     93.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         8167      1.25%     94.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4504      0.69%     95.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3608      0.55%     96.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4515      0.69%     96.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        21274      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       652042                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21208                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.292720                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.265815                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.941256                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          220      1.04%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          865      4.08%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2846     13.42%     18.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         1723      8.12%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3224     15.20%     41.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3745     17.66%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2263     10.67%     70.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1986      9.36%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1500      7.07%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1216      5.73%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          518      2.44%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          696      3.28%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          291      1.37%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            7      0.03%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           95      0.45%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            9      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21208                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21208                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.397161                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.366349                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.029020                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6815     32.13%     32.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             581      2.74%     34.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12820     60.45%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             569      2.68%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             415      1.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21208                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             104912384                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               23613376                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              104912384                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            23614848                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      500.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   500.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.79                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 209766672111                       # Total gap between requests
system.mem_ctrls0.avgGap                    208906.19                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    104910464                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     23613376                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 9153.018383606439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 500128857.096188247204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112569616.993234932423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1639226                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       368982                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1110218                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  71248851968                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4859716725845                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37007.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43464.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13170606.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2061382260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1095627885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4952489640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         616941360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    16558401600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     80750494380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     12549964320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      118585301445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.319502                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  31891221177                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   7004400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 170871246924                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2594283300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1378871505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6751798200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1309024620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    16558401600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     91338972270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3633407040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      123564758535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.057555                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   8669632856                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   7004400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 194092835245                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     98944640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          98946944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23302400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23302400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       773005                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             773023                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       182050                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            182050                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        10984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    471688598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            471699582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        10984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           10984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111087133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111087133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111087133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        10984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    471688598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           582786715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    364100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1546010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000117891712                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2502772                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            344025                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     773023                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    182050                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1546046                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  364100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            72640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            64958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            68778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           100722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           110416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           186906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           159852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           111368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            61054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           141500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          114302                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           76512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           66858                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           69728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           77480                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           62972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            24200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            61952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            61952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            61972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            35816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            57205                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           60984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 37223355082                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7730230000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            66211717582                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24076.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42826.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  962663                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 332803                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.40                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1546046                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              364100                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 689182                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 689196                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  83830                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  83817                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 14692                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 14793                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20835                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20829                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20833                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20827                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20825                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20842                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20841                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       614648                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   198.887949                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.578350                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   195.738518                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2298      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       497657     80.97%     81.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        47329      7.70%     89.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        23602      3.84%     92.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6991      1.14%     94.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7062      1.15%     95.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5557      0.90%     96.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2945      0.48%     96.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        21207      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       614648                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20824                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.242893                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.001169                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.676687                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          156      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1145      5.50%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3899     18.72%     24.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3051     14.65%     39.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2085     10.01%     49.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2170     10.42%     60.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2820     13.54%     73.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1440      6.92%     80.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2482     11.92%     92.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          122      0.59%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          765      3.67%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          187      0.90%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           18      0.09%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           15      0.07%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          469      2.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20824                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20824                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.483721                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.453793                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.015050                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6044     29.02%     29.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              78      0.37%     29.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           13955     67.01%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              79      0.38%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             668      3.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20824                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              98946944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23301184                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               98946944                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23302400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      471.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   471.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 209766459400                       # Total gap between requests
system.mem_ctrls1.avgGap                    219633.95                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     98944640                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23301184                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 10983.622060327725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 471688598.374646306038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111081336.204060524702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1546010                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       364100                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1487014                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  66210230568                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4891587816116                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41305.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42826.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13434737.20                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2008639080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1067590425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4786698840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         616946580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    16558401600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     80551255440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12717835680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      118307367645                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.994537                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  32339028317                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   7004400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 170423439784                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2380040460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1264998735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6252069600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1283556240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    16558401600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     90968602800                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      3945322560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      122652991995                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.710985                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   9490655297                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   7004400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 193271812804                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1592620                       # number of demand (read+write) misses
system.l2.demand_misses::total                1592653                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1592620                       # number of overall misses
system.l2.overall_misses::total               1592653                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3044934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 151626829917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151629874851                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3044934                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 151626829917                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151629874851                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1592620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1592654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1592620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1592654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92270.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95205.905939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95205.845122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92270.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95205.905939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95205.845122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              366541                       # number of writebacks
system.l2.writebacks::total                    366541                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1592620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1592653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1592620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1592653                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2762815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 138015972526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138018735341                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2762815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 138015972526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138018735341                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83721.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86659.700698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86659.639822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83721.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86659.700698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86659.639822                       # average overall mshr miss latency
system.l2.replacements                        1959225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       366540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           366540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       366540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       366540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1226070                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1226070                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       687633                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        687633                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98233.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98233.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       628516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       628516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        89788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        89788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3044934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3044934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92270.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92270.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2762815                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2762815                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83721.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83721.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1592613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1592613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 151626142284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151626142284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1592613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1592613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95205.892633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95205.892633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1592613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1592613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 138015344010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138015344010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86659.686948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86659.686948                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     1959290                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1959289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.008061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    51.990498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.187626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.812352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52923993                       # Number of tag accesses
system.l2.tags.data_accesses                 52923993                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967245164256                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   209766868101                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     50702957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2052802602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099645                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50702957                       # number of overall hits
system.cpu.icache.overall_hits::total      2052802602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          835                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4275084                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4275084                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4275084                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4275084                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50703006                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2052803486                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50703006                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2052803486                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87246.612245                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4836.067873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87246.612245                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4836.067873                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3097893                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3097893                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3097893                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3097893                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91114.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91114.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91114.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91114.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50702957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2052802602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4275084                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4275084                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50703006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2052803486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87246.612245                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4836.067873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3097893                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3097893                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91114.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91114.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.962560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2052803471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2362259.460299                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.177068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.785492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80059336823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80059336823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715498899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    127755925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        843254824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715498899                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    127755925                       # number of overall hits
system.cpu.dcache.overall_hits::total       843254824                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9764364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6439270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16203634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9764364                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6439270                       # number of overall misses
system.cpu.dcache.overall_misses::total      16203634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 594648641142                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 594648641142                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 594648641142                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 594648641142                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725263263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    134195195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    859458458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725263263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    134195195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    859458458                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018853                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92347.213448                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36698.474005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92347.213448                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36698.474005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3059                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   113.296296                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5291392                       # number of writebacks
system.cpu.dcache.writebacks::total           5291392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4846657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4846657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4846657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4846657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1592613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1592613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1592613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1592613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 153628593798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153628593798                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 153628593798                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153628593798                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96463.229798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96463.229798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96463.229798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96463.229798                       # average overall mshr miss latency
system.cpu.dcache.replacements               11356800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397511422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     63127021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       460638443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6439256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12660019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 594647230848                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 594647230848                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403732185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     69566277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473298462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92347.195211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46970.484866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4846650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4846650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1592606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1592606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 153627897408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153627897408                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96463.216519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96463.216519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317987477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64628904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      382616381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1410294                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1410294                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321531078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64628918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    386159996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100735.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.397982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       696390                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       696390                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99484.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99484.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18840959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4462315                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23303274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1137159                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1137159                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4462328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23303361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 87473.769231                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13070.793103                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       508323                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       508323                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72617.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72617.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18841033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4462314                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23303347                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4462314                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23303347                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1177012032357                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           901218501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11357056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.353179                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   220.178692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    35.820141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.860073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.139922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29005442368                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29005442368                       # Number of data accesses

---------- End Simulation Statistics   ----------
