[2025-09-15 17:05:00] START suite=spec trace=410.bwaves-1963B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-1963B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2706710 heartbeat IPC: 3.695 cumulative IPC: 3.695 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5379332 cumulative IPC: 3.718 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5379332 cumulative IPC: 3.718 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5379333 heartbeat IPC: 3.742 cumulative IPC: 5 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12663033 heartbeat IPC: 1.373 cumulative IPC: 1.373 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 19914283 heartbeat IPC: 1.379 cumulative IPC: 1.376 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 27170656 heartbeat IPC: 1.378 cumulative IPC: 1.377 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 34409828 heartbeat IPC: 1.381 cumulative IPC: 1.378 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 41687484 heartbeat IPC: 1.374 cumulative IPC: 1.377 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 48928417 heartbeat IPC: 1.381 cumulative IPC: 1.378 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 56195601 heartbeat IPC: 1.376 cumulative IPC: 1.378 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 63460443 heartbeat IPC: 1.376 cumulative IPC: 1.377 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 70743279 heartbeat IPC: 1.373 cumulative IPC: 1.377 (Simulation time: 00 hr 11 min 48 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 72598866 cumulative IPC: 1.377 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 72598866 cumulative IPC: 1.377 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-1963B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.377 instructions: 100000001 cycles: 72598866
CPU 0 Branch Prediction Accuracy: 83.76% MPKI: 4.529 Average ROB Occupancy at Mispredict: 211.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.529
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6865989
LQ_STALL: 10774923
SQ_STALL: 433


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 334.81607
REPLAY_LOAD: 66.486664
NON_REPLAY_LOAD: 34.65376

== Total ==
ADDR_TRANS: 216626
REPLAY_LOAD: 191947
NON_REPLAY_LOAD: 6457416

== Counts ==
ADDR_TRANS: 647
REPLAY_LOAD: 2887
NON_REPLAY_LOAD: 186341

cpu0->cpu0_STLB TOTAL        ACCESS:      76298 HIT:      48375 MISS:      27923 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      76298 HIT:      48375 MISS:      27923 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 596.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2010222 HIT:     142638 MISS:    1867584 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1882252 HIT:      94185 MISS:    1788067 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      47054 HIT:          0 MISS:      47054 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      47057 HIT:      47057 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      33859 HIT:       1396 MISS:      32463 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 177.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8001979 HIT:    8001979 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8001979 HIT:    8001979 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   39261543 HIT:   36736896 MISS:    2524647 MSHR_MERGE:     561483
cpu0->cpu0_L1D LOAD         ACCESS:   31719380 HIT:   29319441 MISS:    2399939 MSHR_MERGE:     517688
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7486263 HIT:    7395414 MISS:      90849 MSHR_MERGE:      43795
cpu0->cpu0_L1D TRANSLATION  ACCESS:      55900 HIT:      22041 MISS:      33859 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 181.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6644475 HIT:    6644475 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    6644475 HIT:    6644475 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   37227204 HIT:   37116010 MISS:     111194 MSHR_MERGE:      34896
cpu0->cpu0_DTLB LOAD         ACCESS:   37227204 HIT:   37116010 MISS:     111194 MSHR_MERGE:      34896
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 223.7 cycles
cpu0->LLC TOTAL        ACCESS:    1914671 HIT:      47098 MISS:    1867573 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1788067 HIT:         10 MISS:    1788057 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47054 HIT:          0 MISS:      47054 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      47087 HIT:      47087 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      32463 HIT:          1 MISS:      32462 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 146.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         74
  ROW_BUFFER_MISS:    1867500
  AVG DBUS CONGESTED CYCLE: 3.107
Channel 0 WQ ROW_BUFFER_HIT:       2370
  ROW_BUFFER_MISS:      44698
  FULL:          0
Channel 0 REFRESHES ISSUED:       6050
[2025-09-15 17:18:02] END   suite=spec trace=410.bwaves-1963B (rc=0)
