#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec  3 17:53:40 2018
# Process ID: 21808
# Current directory: C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1
# Command line: vivado.exe -log design_1_sobel_filter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_filter_0_0.tcl
# Log file: C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/design_1_sobel_filter_0_0.vds
# Journal file: C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sobel_filter_0_0.tcl -notrace
Command: synth_design -top design_1_sobel_filter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 415.676 ; gain = 103.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sobel_filter_0_0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/synth/design_1_sobel_filter_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:12]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 27'b100000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM0_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:300]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_AXILiteS_s_axi' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_INTER_PIX_DATA_0 bound to: 5'b10000 
	Parameter ADDR_INTER_PIX_CTRL bound to: 5'b10100 
	Parameter ADDR_OUT_PIX_DATA_0 bound to: 5'b11000 
	Parameter ADDR_OUT_PIX_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_AXILiteS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_AXILiteS_s_axi' (1#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_throttl' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_throttl' (2#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_write' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_fifo' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_fifo' (3#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_decoder' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_decoder' (4#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_reg_slice' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_reg_slice' (5#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized0' (5#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_buffer' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_buffer' (6#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized1' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized1' (6#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized2' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_fifo__parameterized2' (6#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_write' (7#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_read' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_buffer__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_buffer__parameterized0' (7#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem0_m_axi_reg_slice__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:314]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_reg_slice__parameterized0' (7#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi_read' (8#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem0_m_axi' (9#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_throttl' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_throttl' (10#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_write' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_fifo' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_fifo' (11#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_reg_slice' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_reg_slice' (12#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized0' (12#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_buffer' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_buffer' (13#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized1' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized1' (13#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized2' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_fifo__parameterized2' (13#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:2063]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_write' (14#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_read' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_buffer__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_buffer__parameterized0' (14#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_gmem1_m_axi_reg_slice__parameterized0' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_reg_slice__parameterized0' (14#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi_read' (15#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_gmem1_m_axi' (16#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_cachbkb' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachbkb.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_cachbkb_ram' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachbkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_cachbkb_ram' (17#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_cachbkb' (18#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachbkb.v:66]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_cachdEe' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachdEe.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_cachdEe_ram' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachdEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachdEe.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_cachdEe_ram' (19#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_cachdEe' (20#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_cachdEe.v:58]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mux_fYi' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_mux_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mux_fYi' (21#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_mux_fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter' (22#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sobel_filter_0_0' (23#1) [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/synth/design_1_sobel_filter_0_0.v:56]
WARNING: [Synth 8-3331] design sobel_filter_cachdEe has unconnected port reset
WARNING: [Synth 8-3331] design sobel_filter_cachbkb has unconnected port reset
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem0_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 494.590 ; gain = 182.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 494.590 ; gain = 182.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 494.590 ; gain = 182.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/constraints/sobel_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/constraints/sobel_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 869.000 ; gain = 3.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_filter_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_filter_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_filter_gmem0_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_filter_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_filter_gmem1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sobel_filter_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cache_1_addr_2_reg_1265_reg[10:0]' into 'cache_0_addr_2_reg_1259_reg[10:0]' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1273]
INFO: [Synth 8-4471] merging register 'cache_2_addr_1_reg_1271_reg[10:0]' into 'cache_0_addr_2_reg_1259_reg[10:0]' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1274]
INFO: [Synth 8-4471] merging register 'cache_3_addr_1_reg_1277_reg[10:0]' into 'cache_0_addr_2_reg_1259_reg[10:0]' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1275]
INFO: [Synth 8-4471] merging register 'cache_1_addr_reg_1164_reg[10:0]' into 'cache_0_addr_reg_1159_reg[10:0]' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1283]
INFO: [Synth 8-4471] merging register 'cache_1_addr_reg_1164_pp0_iter1_reg_reg[10:0]' into 'cache_0_addr_reg_1159_pp0_iter1_reg_reg[10:0]' [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1290]
WARNING: [Synth 8-6014] Unused sequential element cache_1_addr_2_reg_1265_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1273]
WARNING: [Synth 8-6014] Unused sequential element cache_2_addr_1_reg_1271_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1274]
WARNING: [Synth 8-6014] Unused sequential element cache_3_addr_1_reg_1277_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1275]
WARNING: [Synth 8-6014] Unused sequential element cache_1_addr_reg_1164_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1283]
WARNING: [Synth 8-6014] Unused sequential element cache_1_addr_reg_1164_pp0_iter1_reg_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter.v:1290]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_4_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_676_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_fu_452_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_6_fu_511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_694_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_688_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_filter_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_filter_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_filter_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_filter_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_filter_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sobel_filter_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 19    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 12    
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 33    
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 51    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 131   
+---RAMs : 
	              15K Bit         RAMs := 4     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 47    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 80    
	   3 Input      2 Bit        Muxes := 18    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sobel_filter_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_filter_gmem0_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_filter_gmem0_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_filter_gmem0_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sobel_filter_gmem0_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem0_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module sobel_filter_gmem1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_filter_gmem1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module sobel_filter_gmem1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_filter_gmem1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module sobel_filter_cachbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module sobel_filter_cachdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module sobel_filter_mux_fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module sobel_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     23 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               11 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "tmp_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_452_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_676_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_694_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem0_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/3701/hdl/verilog/sobel_filter_gmem1_m_axi.v:456]
INFO: [Synth 8-5546] ROM "tmp_5_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_676_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_694_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design sobel_filter_gmem1_m_axi has unconnected port I_AWUSER[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3971] The signal cache_0_U/sobel_filter_cachbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal cache_1_U/sobel_filter_cachbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_27_cast_reg_1126_reg[32]' (FDE) to 'inst/tmp_27_cast_reg_1126_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_27_cast_reg_1126_reg[33]' (FDE) to 'inst/tmp_27_cast_reg_1126_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'inst/sobel_filter_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_filter_gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/tmp_34_0_0_t_reg_1224_reg[0]' (FDE) to 'inst/tmp_34_0_2_t_reg_1231_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_38_reg_1401_reg[6]' (FDE) to 'inst/x_weight_0_2_reg_1386_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_38_reg_1401_reg[7]' (FDE) to 'inst/x_weight_0_2_reg_1386_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[0]' (FDE) to 'inst/tmp_38_reg_1401_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[1]' (FDE) to 'inst/tmp_38_reg_1401_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[2]' (FDE) to 'inst/tmp_38_reg_1401_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[3]' (FDE) to 'inst/tmp_38_reg_1401_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[4]' (FDE) to 'inst/tmp_38_reg_1401_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/x_weight_0_2_reg_1386_reg[5]' (FDE) to 'inst/tmp_38_reg_1401_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_1432_reg[0]' (FDE) to 'inst/tmp_41_reg_1437_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_45_reg_1447_reg[0]' (FDE) to 'inst/tmp_46_reg_1452_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module sobel_filter_gmem0_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sobel_filter_gmem0_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_gmem1_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachbkb_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachbkb_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachdEe_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachdEe_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/sobel_filter_gmem0_m_axi_U/bus_readi_3_70/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_filter_gmem1_m_axi_U/i_3_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_0_U/sobel_filter_cachbkb_ram_U/i_/cache_0_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_0_U/sobel_filter_cachbkb_ram_U/i_/cache_0_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_1_U/sobel_filter_cachbkb_ram_U/i_/cache_1_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_1_U/sobel_filter_cachbkb_ram_U/i_/cache_1_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_2_U/sobel_filter_cachdEe_ram_U/i_/cache_2_U/sobel_filter_cachdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_3_U/sobel_filter_cachdEe_ram_U/i_/cache_3_U/sobel_filter_cachdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 869.000 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 896.102 ; gain = 583.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sobel_filter_gmem0_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_gmem1_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachbkb_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachbkb_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachdEe_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|sobel_filter_cachdEe_ram:                        | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/sobel_filter_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_filter_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_0_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_0_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_1_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_1_U/sobel_filter_cachbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_2_U/sobel_filter_cachdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cache_3_U/sobel_filter_cachdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sobel_filter | ap_CS_fsm_reg[25] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sobel_filter | ap_CS_fsm_reg[18] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sobel_filter | ap_CS_fsm_reg[8]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   116|
|2     |LUT1       |    44|
|3     |LUT2       |   290|
|4     |LUT3       |   438|
|5     |LUT4       |   192|
|6     |LUT5       |   163|
|7     |LUT6       |   404|
|8     |RAMB18E1   |     2|
|9     |RAMB18E1_1 |     2|
|10    |RAMB18E1_2 |     2|
|11    |SRL16E     |    87|
|12    |FDRE       |  1601|
|13    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------------------------------+------+
|      |Instance                           |Module                                             |Cells |
+------+-----------------------------------+---------------------------------------------------+------+
|1     |top                                |                                                   |  3347|
|2     |  inst                             |sobel_filter                                       |  3347|
|3     |    cache_0_U                      |sobel_filter_cachbkb                               |     1|
|4     |      sobel_filter_cachbkb_ram_U   |sobel_filter_cachbkb_ram_6                         |     1|
|5     |    cache_1_U                      |sobel_filter_cachbkb_0                             |    30|
|6     |      sobel_filter_cachbkb_ram_U   |sobel_filter_cachbkb_ram                           |    30|
|7     |    cache_2_U                      |sobel_filter_cachdEe                               |     9|
|8     |      sobel_filter_cachdEe_ram_U   |sobel_filter_cachdEe_ram_5                         |     9|
|9     |    cache_3_U                      |sobel_filter_cachdEe_1                             |   107|
|10    |      sobel_filter_cachdEe_ram_U   |sobel_filter_cachdEe_ram                           |   107|
|11    |    sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi                        |   252|
|12    |    sobel_filter_gmem0_m_axi_U     |sobel_filter_gmem0_m_axi                           |  1066|
|13    |      bus_read                     |sobel_filter_gmem0_m_axi_read                      |  1063|
|14    |        buff_rdata                 |sobel_filter_gmem0_m_axi_buffer__parameterized0    |   191|
|15    |        \bus_wide_gen.fifo_burst   |sobel_filter_gmem0_m_axi_fifo                      |    88|
|16    |        fifo_rctl                  |sobel_filter_gmem0_m_axi_fifo__parameterized1      |    30|
|17    |        fifo_rreq                  |sobel_filter_gmem0_m_axi_fifo__parameterized0      |   119|
|18    |        rs_rdata                   |sobel_filter_gmem0_m_axi_reg_slice__parameterized0 |    60|
|19    |        rs_rreq                    |sobel_filter_gmem0_m_axi_reg_slice_4               |   145|
|20    |      bus_write                    |sobel_filter_gmem0_m_axi_write                     |     3|
|21    |        rs_wreq                    |sobel_filter_gmem0_m_axi_reg_slice                 |     3|
|22    |    sobel_filter_gmem1_m_axi_U     |sobel_filter_gmem1_m_axi                           |   971|
|23    |      bus_read                     |sobel_filter_gmem1_m_axi_read                      |    45|
|24    |        buff_rdata                 |sobel_filter_gmem1_m_axi_buffer__parameterized0    |    32|
|25    |        fifo_rreq                  |sobel_filter_gmem1_m_axi_fifo__parameterized0_2    |     2|
|26    |        rs_rdata                   |sobel_filter_gmem1_m_axi_reg_slice__parameterized0 |     6|
|27    |        rs_rreq                    |sobel_filter_gmem1_m_axi_reg_slice_3               |     4|
|28    |      bus_write                    |sobel_filter_gmem1_m_axi_write                     |   908|
|29    |        buff_wdata                 |sobel_filter_gmem1_m_axi_buffer                    |   177|
|30    |        \bus_equal_gen.fifo_burst  |sobel_filter_gmem1_m_axi_fifo                      |    34|
|31    |        fifo_resp                  |sobel_filter_gmem1_m_axi_fifo__parameterized1      |    60|
|32    |        fifo_resp_to_user          |sobel_filter_gmem1_m_axi_fifo__parameterized2      |    19|
|33    |        fifo_wreq                  |sobel_filter_gmem1_m_axi_fifo__parameterized0      |    96|
|34    |        rs_wreq                    |sobel_filter_gmem1_m_axi_reg_slice                 |   107|
|35    |      wreq_throttl                 |sobel_filter_gmem1_m_axi_throttl                   |    18|
+------+-----------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1203 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 913.121 ; gain = 226.195
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 913.121 ; gain = 600.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 276 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 913.121 ; gain = 612.078
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/design_1_sobel_filter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/design_1_sobel_filter_0_0.xci
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_sobel_filter_0_0_synth_1/design_1_sobel_filter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sobel_filter_0_0_utilization_synth.rpt -pb design_1_sobel_filter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 913.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 17:55:23 2018...
