
---------- Begin Simulation Statistics ----------
final_tick                               5343108747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746028                       # Number of bytes of host memory used
host_op_rate                                   241301                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15540.12                       # Real time elapsed on the host
host_tick_rate                              226700547                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000002                       # Number of instructions simulated
sim_ops                                    3749847930                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.522954                       # Number of seconds simulated
sim_ticks                                3522953885000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     63419344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     126838451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         1802                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     82336004                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1103695576                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    289706763                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    618833132                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    329126369                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1207195518                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      54750637                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     38326071                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2066160793                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1347729722                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     82338338                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255270542                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79876182                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3523038608                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1748593337                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   6477871575                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.269933                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.153326                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   5967684269     92.12%     92.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    164419203      2.54%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     53891011      0.83%     95.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    112166409      1.73%     97.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     31299863      0.48%     97.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     40412308      0.62%     98.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     23233873      0.36%     98.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4888457      0.08%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79876182      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   6477871575                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1511731                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743072331                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368544021                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3188328      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1305809412     74.68%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52800      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368544021     21.08%     95.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70998776      4.06%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1748593337                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439542797                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1748593337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.045908                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.045908                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   5854925489                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6598132262                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      241574978                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       618143476                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82661458                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    248299897                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         768026808                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92292962                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         156807216                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1292582                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1207195518                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       496596237                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          6897565757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes            3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4890432726                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            13                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles         1524                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       149406                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     165322916                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             6569                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171333                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     65220590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    344457400                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.694081                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7045605304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.233267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.712224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     5684284427     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       63771940      0.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84950903      1.21%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       67805960      0.96%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       89026251      1.26%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      120078668      1.70%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       35019540      0.50%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      119936203      1.70%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      780731412     11.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7045605304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                302466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    112580416                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      483052381                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.598306                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1138719609                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        156807216                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3462263583                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1005449349                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      6315350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    276860185                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5266795717                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    981912393                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    201379337                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4215609086                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     25591814                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    340927718                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82661458                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    384763096                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     34979877                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16742720                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        56760                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       391165                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    636905318                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    205861407                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       391165                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    100366464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12213952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4233758125                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3857803572                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666919                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2823575039                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.547524                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3900476735                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5374424078                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3201380738                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.141926                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.141926                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     35281009      0.80%      0.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3183611484     72.08%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        76432      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1025245599     23.21%     96.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    172773903      3.91%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4416988427                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         109604671                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024814                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      61613377     56.21%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     44886052     40.95%     97.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3105242      2.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4491312089                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  16075354036                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3857803572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8785336102                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5266795717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4416988427                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3518202347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     86167211                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4814391146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7045605304                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.626914                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.628101                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   5784242084     82.10%     82.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    326199554      4.63%     86.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    200014213      2.84%     89.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    158841319      2.25%     91.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    151202683      2.15%     93.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    141892481      2.01%     95.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    141522722      2.01%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     82694963      1.17%     99.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     58995285      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7045605304                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.626887                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         496610722                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               14488                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     93788976                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     95585248                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1005449349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    276860185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2325644785                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7045907770                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5006227013                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122688750                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    381486810                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      345338159                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    557087521                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     59280780                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15599361269                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6071248191                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7117064154                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       731352413                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      9263825                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82661458                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    880026255                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4994375346                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8472077539                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       972251315                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        11669627338                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11118508441                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    106238417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        99755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    210961580                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          99755                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     74630920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       100105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    149260618                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         100105                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           62269542                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16265506                       # Transaction distribution
system.membus.trans_dist::CleanEvict         47153753                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1149650                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1149650                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      62269542                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    190257643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    190257643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              190257643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   5099820672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   5099820672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5099820672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          63419192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                63419192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            63419192                       # Request fanout histogram
system.membus.reqLayer2.occupancy        207383886000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       346680466000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5343108747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         100341225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     50120128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       129375459                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1515255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1515255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4381937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4381937                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    100341223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    317199988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             317199997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8610587712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8610588096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        74772428                       # Total snoops (count)
system.tol2bus.snoopTraffic                1299382656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        181010846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              180911005     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  99841      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          181010846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135298067000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      157842366000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     30093379                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30093379                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     30093379                       # number of overall hits
system.l2.overall_hits::total                30093379                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     74629781                       # number of demand (read+write) misses
system.l2.demand_misses::total               74629784                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     74629781                       # number of overall misses
system.l2.overall_misses::total              74629784                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7225529707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7225530019000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7225529707500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7225530019000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104723160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104723163                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104723160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104723163                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.712639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712639                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.712639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712639                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 103833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 96818.315834                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96818.316116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 103833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 96818.315834                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96818.316116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            20302682                       # number of writebacks
system.l2.writebacks::total                  20302682                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     74629781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          74629784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     74629781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74629784                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6852380807500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6852381104000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6852380807500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6852381104000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.712639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.712639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712639                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 98833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 91818.315901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91818.316183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 98833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 91818.315901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91818.316183                       # average overall mshr miss latency
system.l2.replacements                       74672323                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     29817274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         29817274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     29817274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     29817274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1515204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1515204                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1515255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1515255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       842000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       842000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16509.803922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16509.803922                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2863320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2863320                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1518617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1518617                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 115295845000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  115295845000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4381937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4381937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.346563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 75921.608279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75921.608279                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1518617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1518617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 107702760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107702760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.346563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70921.608279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70921.608279                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 103833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 98833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     27230059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27230059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     73111164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        73111164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 7110233862500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 7110233862500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data    100341223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     100341223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.728625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 97252.368496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97252.368496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     73111164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     73111164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 6744678047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6744678047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.728625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 92252.368564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92252.368564                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                   210958598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  74676419                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.824969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.575289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.170828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.000192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4082.253691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.996644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1762364275                       # Number of tag accesses
system.l2.tags.data_accesses               1762364275                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                 210950756                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          74672323                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                      210961494                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     11210591                       # number of demand (read+write) hits
system.l3.demand_hits::total                 11210591                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     11210591                       # number of overall hits
system.l3.overall_hits::total                11210591                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     63419190                       # number of demand (read+write) misses
system.l3.demand_misses::total               63419193                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     63419190                       # number of overall misses
system.l3.overall_misses::total              63419193                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       278500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6284988077000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6284988355500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       278500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6284988077000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6284988355500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     74629781                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             74629784                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     74629781                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            74629784                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.849784                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.849784                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.849784                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.849784                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 92833.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99102.307630                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99102.307333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 92833.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99102.307630                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99102.307333                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            16265506                       # number of writebacks
system.l3.writebacks::total                  16265506                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     63419190                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          63419193                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     63419190                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         63419193                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       248500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5650796187000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5650796435500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       248500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5650796187000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5650796435500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.849784                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.849784                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.849784                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.849784                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82833.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89102.307787                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 89102.307491                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82833.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89102.307787                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 89102.307491                       # average overall mshr miss latency
system.l3.replacements                       63485330                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     20302682                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         20302682                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     20302682                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     20302682                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        33862                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         33862                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           51                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       368967                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                368967                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1149650                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1149650                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  94707827500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   94707827500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1518617                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1518617                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.757037                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.757037                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82379.704693                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82379.704693                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1149650                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1149650                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  83211327500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  83211327500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.757037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.757037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72379.704693                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72379.704693                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     10841624                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          10841624                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data     62269540                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        62269543                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst       278500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data 6190280249500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 6190280528000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     73111164                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      73111167                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.851710                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.851710                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 92833.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 99411.048315                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99411.047998                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data     62269540                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     62269543                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       248500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 5567584859500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 5567585108000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.851710                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.851710                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82833.333333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89411.048476                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 89411.048159                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   149290638                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  63518098                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.350364                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      38.206683                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     9.688441                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.001153                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32720.103723                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.001166                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000296                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.998538                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1454                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14574                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        16584                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                2451655218                       # Number of tag accesses
system.l3.tags.data_accesses               2451655218                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                 149226755                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims          63485330                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                      149260618                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          73111166                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     36568188                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       101547925                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1518617                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1518617                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     73111167                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    223890452                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6075677760                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        63485330                       # Total snoops (count)
system.tol3bus.snoopTraffic                1040992384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        138115165                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000725                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.026912                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              138015060     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 100105      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          138115165                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        94932991000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      111944700000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   4058828096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4058828288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1040992384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1040992384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     63419189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63419192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     16265506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16265506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           54                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1152109346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1152109400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           54                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               54                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      295488507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295488507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      295488507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           54                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1152109346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1447597907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16265506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  63404988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550334250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1012375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1012375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           130851920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15281779                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    63419192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16265506                       # Number of write requests accepted
system.mem_ctrls.readBursts                  63419192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16265506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4009784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3982218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3983315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3978527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3957908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4006354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3999747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3973628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3923760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3926025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3940796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3896618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3954236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3937054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3959738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3975283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1007207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1003058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1017279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1022481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1007708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1018063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1017466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1013898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1027049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1010745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1028026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1005147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1030901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1014876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1015913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1025666                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1831759042750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               317024955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3020602624000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28889.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47639.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20241974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1151477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 7.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              63419192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16265506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                27163893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22575542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                11123856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2541700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 738901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 967590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1012243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1023746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1031449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1030792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1028899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1030310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1033084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1033704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1037654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1048242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1081158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1061192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1039265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1014629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     58277012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.494347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.607984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.288235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     46746148     80.21%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10239338     17.57%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       680324      1.17%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       125107      0.21%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        84485      0.14%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67357      0.12%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56056      0.10%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48013      0.08%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230184      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     58277012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1012375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.629923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.867388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.936755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         831304     82.11%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        91965      9.08%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        40887      4.04%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        23923      2.36%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        11984      1.18%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6030      0.60%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2924      0.29%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1553      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          803      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          465      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          249      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          133      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           66      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           33      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           19      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1012375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1012375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.066658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.062369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.389676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           979283     96.73%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7879      0.78%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17557      1.73%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6365      0.63%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1101      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              156      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1012375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4057919424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  908864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1040990912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4058828288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1040992384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1151.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1152.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3522959541000                       # Total gap between requests
system.mem_ctrls.avgGap                      44211.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   4057919232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1040990912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 54.499719913308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1151851362.368883132935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 295488089.251557111740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     63419189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     16265506                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       125000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 3020602499000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 86982758349500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     47629.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5347682.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         207608844660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         110346698880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        225006461400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        42586446060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     278098785120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1530358146210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      64091642400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2458097024730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        697.737497                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 152068157000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 117639080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3253246648000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         208489099560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         110814561660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        227705174340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        42319375200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     278098785120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1530208982910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64217253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2461853232390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        698.803706                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 152771115500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 117639080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3252543689500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1295842674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    124039669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    496596234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1916478577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1295842674                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    124039669                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    496596234                       # number of overall hits
system.cpu.icache.overall_hits::total      1916478577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1399                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total          1402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       316000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       316000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1295844073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    124039669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    496596237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1916479979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1295844073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    124039669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    496596237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1916479979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 105333.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   225.392297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 105333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   225.392297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          891                       # number of writebacks
system.cpu.icache.writebacks::total               891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       314500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       314500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       314500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       314500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1295842674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    124039669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    496596234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1916478577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1295844073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    124039669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    496596237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1916479979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 105333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   225.392297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       314500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       314500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.800504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1916479979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1366961.468616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.285172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.515332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7665921318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7665921318                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1916479979                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1402                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1916479979                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    336202761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33135348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    519198641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        888536750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    336202761                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33135348                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    519198641                       # number of overall hits
system.cpu.dcache.overall_hits::total       888536750                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     54368403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10378637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    264877836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      329624876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     54368403                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10378637                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    264877836                       # number of overall misses
system.cpu.dcache.overall_misses::total     329624876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 680838987000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 18820902409537                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 19501741396537                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 680838987000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 18820902409537                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 19501741396537                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    390571164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     43513985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    784076477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1218161626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    390571164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     43513985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    784076477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1218161626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.139202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.337821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.270592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.139202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.337821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.270592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65600.038521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 71055.029344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59163.439462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65600.038521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 71055.029344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59163.439462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1359363106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7349948                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          38104656                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           70760                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.674462                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.871509                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     46615685                       # number of writebacks
system.cpu.dcache.writebacks::total          46615685                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    158639799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    158639799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    158639799                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    158639799                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10378637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    106238037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    116616674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10378637                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    106238037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    116616674                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 675649668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 7522858188584                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 8198507857084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 675649668500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 7522858188584                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8198507857084                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.238513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.135494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.095732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.238513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.135494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095732                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65100.038521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70811.344044                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70303.049949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65100.038521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70811.344044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70303.049949                       # average overall mshr miss latency
system.cpu.dcache.replacements              169290798                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    234488627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26813871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    454102590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       715405088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52363197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      9821521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    258975111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     321159829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 669396490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 18671692826500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 19341089316500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286851824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     36635392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    713077701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1036564917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.182544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.268088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.363179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.309831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68156.092116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 72098.406501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60222.629264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    158630351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    158630351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9821521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data    100344760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    110166281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 664485729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 7376815328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8041301058000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.268088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.140721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.106280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67656.092116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 73514.703992                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72992.398264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    101714134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6321477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     65096051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      173131662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2005206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       557116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      5902725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8465047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11442497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 149209583037                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 160652080037                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103719340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6878593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70998776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    181596709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.080993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.083138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20538.805204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25278.084789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18978.285654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         9448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       557116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      5893277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6450393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11163939000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 146042860084                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157206799084                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.080993                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.083005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20038.805204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24781.265175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24371.662174                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1059574400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         169291310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.258882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   101.643967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    72.772190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   337.582664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.198523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.142133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.659341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5041937814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5041937814                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1059574400                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims    169291310                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1218161626                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5343108747000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1060722694500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4282386052500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
