Begin main!
Start time: Tue Jun 29 17:10:11 2021

Give 0 to rst_i___#1
Give 0 to rst_i___#2
Give 0 to rst_i___#3
Give 0 to rst_i___#4
Give 0 to rst_i___#5
Replace \u_issue.u_pipe_ctrl.ctrl_e1_q___#5 with 10'b1010000001
Replace \u_div.valid_q___#5 with 0
Replace \u_issue.u_pipe_ctrl.ctrl_e2_q___#5 with 10'b1010000001
Give 1 to mem_d_ack_i___#5
Replace \u_lsu.mem_unaligned_e2_q___#5 with 0
Replace \u_lsu.mem_writeback_q___#5 with 0
Replace \u_lsu.mem_invalidate_q___#5 with 0
Replace \u_lsu.mem_flush_q___#5 with 0
Replace \u_lsu.mem_rd_q___#5 with 0
Replace \u_lsu.pending_lsu_e2_q___#5 with 0
Give 0 to mem_d_error_i___#5
Replace \u_lsu.mem_wr_q___#5 with 4'b0
Give 1 to mem_d_accept_i___#5
Replace \u_lsu.mem_unaligned_e1_q___#5 with 0
Replace \u_issue.div_pending_q___#5 with 0
Replace \u_issue.csr_pending_q___#5 with 0
Give 1 to mem_i_valid_i___#5
Replace \u_fetch.skid_valid_q___#5 with 0
Replace \u_fetch.branch_q___#5 with 0
Replace \u_fetch.branch_d_q___#5 with 0
Replace \u_issue.u_pipe_ctrl.valid_e2_q___#5 with 1
Replace \u_lsu.u_lsu_request.rd_ptr_q___#5 with 0
Replace \u_lsu.u_lsu_request.ram_q[1]___#5 with 36'b0
Replace \u_lsu.u_lsu_request.ram_q[0]___#5 with 36'b0
Replace \u_issue.u_pipe_ctrl.exception_e2_q___#5 with 6'b0
Replace \u_issue.u_pipe_ctrl.squash_e1_e2_q___#5 with 0
Replace \u_csr.branch_q___#5 with 0
Replace \u_fetch.skid_buffer_q___#5 with 66'b0
Give 0 to mem_i_error_i___#5
Give 7'hx+5'h1+5'h2+3'h0+5'hx+5'h18+2'h3 to mem_i_inst_i___#5
Replace \u_issue.u_pipe_ctrl.opcode_e1_q___#5 with 32'b10011
Replace \u_csr.take_interrupt_q___#5 with 0
Replace \u_div.q_mask_q___#5 with 32'b0
Replace \u_div.div_busy_q___#5 with 0
Give 1 to mem_d_ack_i___#4
Replace \u_issue.u_pipe_ctrl.exception_wb_q___#5 with 6'b0
Replace \u_issue.u_pipe_ctrl.valid_e1_q___#5 with 1
Replace \u_issue.u_pipe_ctrl.exception_e1_q___#5 with 6'b0
Replace \u_lsu.u_lsu_request.count_q___#5 with 2'b0
Replace \u_lsu.u_lsu_request.wr_ptr_q___#5 with 0
Replace \u_lsu.mem_addr_q___#5 with 32'b0
Replace \u_lsu.mem_ls_q___#5 with 0
Replace \u_lsu.mem_xh_q___#5 with 0
Replace \u_lsu.mem_xb_q___#5 with 0
Replace \u_lsu.mem_load_q___#5 with 0
Give 0 to mem_d_error_i___#4
Replace \u_csr.exception_e1_q___#5 with 6'b0
Give 0 to mem_i_valid_i___#3
Give 0 to mem_i_valid_i___#4
Replace \u_exec.result_q___#5 with 32'b0
Replace \u_issue.u_pipe_ctrl.opcode_e2_q___#5 with 32'b10011
Replace \u_mul.result_e2_q___#5 with 32'b0
Replace \u_issue.u_pipe_ctrl.result_e2_q___#5 with 32'b0
Replace \u_issue.u_pipe_ctrl.valid_wb_q___#5 with 1
Replace \u_issue.u_pipe_ctrl.ctrl_wb_q___#5 with 10'b1010000001
Replace \u_issue.u_pipe_ctrl.opcode_wb_q___#5 with 32'b10011
Replace \u_issue.u_pipe_ctrl.result_wb_q___#5 with 32'b0
Replace \u_fetch.active_q___#5 with 1
Replace \u_fetch.icache_fetch_q___#5 with 1
Give 1 to mem_i_accept_i___#5
Replace \u_csr.reset_q___#5 with 0
Give 1 to mem_d_accept_i___#4
Give 0 to mem_i_error_i___#4
Give 25'b0+5'b00100+2'b11 to mem_i_inst_i___#4
Replace \u_csr.u_csrfile.csr_sr_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mip_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mie_q___#5 with 32'b0
Replace \u_mul.mulhi_sel_e1_q___#5 with 0
Replace \u_mul.operand_a_e1_q___#5 with 33'b0
Replace \u_mul.operand_b_e1_q___#5 with 33'b0
Replace \u_div.wb_result_q___#5 with 32'b0
Replace \u_csr.rd_result_e1_q___#5 with 32'b0
Give 1 to mem_i_accept_i___#4
Give 1 to mem_d_ack_i___#3
Give 0 to mem_d_error_i___#3
Replace \u_csr.u_csrfile.csr_mpriv_q___#5 with 2'b11
Give 1 to mem_d_accept_i___#3
Give 0 to mem_i_error_i___#3
Give 25'b0+5'b00100+2'b11 to mem_i_inst_i___#3
Replace \u_issue.u_pipe_ctrl.csr_wr_wb_q___#5 with 0
Replace \u_issue.u_pipe_ctrl.csr_wdata_wb_q___#5 with 32'b0
Replace \u_csr.u_csrfile.irq_priv_q___#5 with 2'b11
Replace \u_csr.u_csrfile.csr_mip_next_q___#5 with 32'b0
Give 0 to intr_i___#5
Replace \u_csr.u_csrfile.csr_mideleg_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mcycle_q___#5 with 32'b11110
Replace \u_csr.u_csrfile.csr_mtimecmp_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mtime_ie_q___#5 with 0
Replace \u_fetch.branch_pc_q___#5 with 32'b0
Give 0 to mem_i_error_i___#2
Give 25'b0+5'b00100+2'b11 to mem_i_inst_i___#2
Replace \u_div.div_inst_q___#5 with 0
Replace \u_div.invert_res_q___#5 with 0
Replace \u_div.quotient_q___#5 with 32'b0
Replace \u_div.dividend_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mscratch_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mepc_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mtvec_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mcause_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mtval_q___#5 with 32'b0
Give 0 to cpu_id_i___#5
Give 1 to mem_d_ack_i___#2
Give 0 to mem_d_error_i___#2
Give 1 to mem_d_accept_i___#2
Give 0 to mem_i_valid_i___#2
Give 1 to mem_i_accept_i___#3
Replace \u_div.divisor_q___#5 with 63'b0
Replace \u_issue.u_pipe_ctrl.pc_wb_q___#5 with 32'b10000000000000000000000001011000
Give 0 to cpu_id_i___#4
Replace \u_issue.u_pipe_ctrl.csr_wr_e2_q___#5 with 0
Replace \u_issue.u_pipe_ctrl.csr_wdata_e2_q___#5 with 32'b0
Replace \u_csr.u_csrfile.csr_mip_upd_q___#5 with 0
Give 0 to intr_i___#4
Give 1 to mem_i_accept_i___#2
Give 0 to mem_i_valid_i___#1
Give 1 to mem_d_ack_i___#1
Give 0 to mem_d_error_i___#1
Give 1 to mem_d_accept_i___#1
Replace \u_csr.branch_target_q___#5 with 32'b0
Give 0 to mem_i_error_i___#1
Give 25'b0+5'b00100+2'b11 to mem_i_inst_i___#1
Replace \u_csr.rd_valid_e1_q___#5 with 0
Replace \u_csr.csr_wdata_e1_q___#5 with 32'b0
Give 0 to intr_i___#3
Give 1 to mem_i_accept_i___#1
Give 32'h80000000 to reset_vector_i___#3
Replace \u_issue.u_pipe_ctrl.pc_e2_q___#5 with 32'b10000000000000000000000001011100
Replace \u_issue.u_pipe_ctrl.pc_e1_q___#5 with 32'b10000000000000000000000001100000
Give 32'h80000000 to reset_vector_i___#4
Give 32'h80000000 to reset_vector_i___#5
