# do lab5.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab5
# 
# Top level modules:
# 	lab5
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab5_vlg_sample_tst
# -- Compiling module lab5_vlg_check_tst
# -- Compiling module lab5_vlg_vec_tst
# 
# Top level modules:
# 	lab5_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lab5_vlg_vec_tst 
# Loading work.lab5_vlg_vec_tst
# Loading work.lab5
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.lab5_vlg_sample_tst
# Loading work.lab5_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port student_id[0] :: @time = 10000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port student_id[2] :: @time = 10000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port current_state[0] :: @time = 20000.000 ps
#      Expected value = 0001
#      Real value = 0000
# ERROR! Vector Mismatch for output port current_state[1] :: @time = 30000.000 ps
#      Expected value = 0010
#      Real value = 0000
# ERROR! Vector Mismatch for output port student_id[1] :: @time = 30000.000 ps
#      Expected value = 0010
#      Real value = 0101
# ERROR! Vector Mismatch for output port current_state[2] :: @time = 50000.000 ps
#      Expected value = 0100
#      Real value = 0000
# ERROR! Vector Mismatch for output port current_state[3] :: @time = 60000.000 ps
#      Expected value = 0101
#      Real value = 1000
# ERROR! Vector Mismatch for output port student_id[0] :: @time = 60000.000 ps
#      Expected value = 0101
#      Real value = 0000
# ERROR! Vector Mismatch for output port student_id[2] :: @time = 60000.000 ps
#      Expected value = 0101
#      Real value = 0000
# ERROR! Vector Mismatch for output port student_id[3] :: @time = 90000.000 ps
#      Expected value = 1000
#      Real value = 0000
# ERROR! Vector Mismatch for output port current_state[1] :: @time = 100000.000 ps
#      Expected value = 1001
#      Real value = 0111
# ERROR! Vector Mismatch for output port current_state[2] :: @time = 100000.000 ps
#      Expected value = 1001
#      Real value = 0111
# ERROR! Vector Mismatch for output port current_state[3] :: @time = 100000.000 ps
#      Expected value = 1001
#      Real value = 0111
# ERROR! Vector Mismatch for output port current_state[0] :: @time = 110000.000 ps
#      Expected value = 1010
#      Real value = 0111
# ERROR! Vector Mismatch for output port student_id[0] :: @time = 110000.000 ps
#      Expected value = 1010
#      Real value = 0001
# ERROR! Vector Mismatch for output port current_state[0] :: @time = 140000.000 ps
#      Expected value = 1101
#      Real value = 0110
# ERROR! Vector Mismatch for output port current_state[0] :: @time = 180000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port student_id[1] :: @time = 180000.000 ps
#      Expected value = 0000
#      Real value = 0110
# ERROR! Vector Mismatch for output port student_id[2] :: @time = 180000.000 ps
#      Expected value = 0000
#      Real value = 0110
# ERROR! Vector Mismatch for output port student_id[3] :: @time = 260000.000 ps
#      Expected value = 0000
#      Real value = 1000
#          20 mismatched vectors : Simulation failed !
# ** Note: $finish    : lab5.vt(329)
#    Time: 370 ns  Iteration: 0  Instance: /lab5_vlg_vec_tst/tb_out
