/*

Copyright (C) 2019 - 2020  Superfury

This file is part of UniPCemu.

UniPCemu is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

UniPCemu is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with UniPCemu.  If not, see <https://www.gnu.org/licenses/>.
*/

#include "headers/cpu/cpu.h" //Basic CPU support!
#include "headers/cpu/cpu_execution.h" //Execution support!
#include "headers/cpu/interrupts.h" //Interrupt support!
#include "headers/cpu/multitasking.h" //Multitasking support!
#include "headers/cpu/biu.h" //BIU support for making direct memory requests!
#include "headers/support/log.h" //To log invalids!
#include "headers/cpu/cpu_pmtimings.h" //Timing support!
#include "headers/cpu/easyregs.h" //Easy register support!
#include "headers/cpu/cpu_OP8086.h" //IRET support!
#include "headers/cpu/cpu_OP80386.h" //IRETD support!

//Define to debug disk reads using interrupt 13h
//#define DEBUGBOOT

//Memory access functionality with Paging!
byte CPU_request_MMUrb(sword segdesc, uint_32 offset, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memoryrb(offset,1); //Request a read!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memoryrb(offset, (segdesc == -128) ? 0 : 1); //Request a read!
	}
}

byte CPU_request_MMUrw(sword segdesc, uint_32 offset, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memoryrw(offset,1); //Request a read!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memoryrw(offset, (segdesc == -128) ? 0 : 1); //Request a read!
	}
}

byte CPU_request_MMUrdw(sword segdesc, uint_32 offset, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memoryrdw(offset,1); //Request a read!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memoryrdw(offset, (segdesc == -128) ? 0 : 1); //Request a read!
	}
}

byte CPU_request_MMUwb(sword segdesc, uint_32 offset, byte val, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memorywb(offset,val,1); //Request a write!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memorywb(offset,val, (segdesc == -128) ? 0 : 1); //Request a write!
	}
}

byte CPU_request_MMUww(sword segdesc, uint_32 offset, word val, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memoryww(offset,val,1); //Request a write!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memoryww(offset,val, (segdesc == -128) ? 0 : 1); //Request a write!
	}
}

byte CPU_request_MMUwdw(sword segdesc, uint_32 offset, uint_32 val, byte is_offset16)
{
	if ((segdesc>=0) || (segdesc==-4))
	{
		offset = MMU_realaddr(segdesc,(segdesc>=0)?*CPU[activeCPU].SEGMENT_REGISTERS[segdesc&0x7]:*CPU[activeCPU].SEGMENT_REGISTERS[CPU_SEGMENT_ES], offset, 0, is_offset16); //Real adress translated through the MMU! -4=ES!
		return BIU_request_Memorywdw(offset,val,1); //Request a write!
	}
	else //Paging/direct access?
	{
		return BIU_request_Memorywdw(offset,val,(segdesc==-128)?0:1); //Request a write!
	}
}

//Execution phases itself!

void CPU_executionphase_normal() //Executing an opcode?
{
	CPU[activeCPU].segmentWritten_instructionrunning = 0; //Not running segmentWritten by default!
	CPU[activeCPU].currentOP_handler(); //Now go execute the OPcode once in the runtime!
	//Don't handle unknown opcodes here: handled by native CPU parser, defined in the opcode jmptbl.
}

void CPU_executionphase_taskswitch() //Are we to switch tasks?
{
	CPU[activeCPU].taskswitch_result = CPU_switchtask(CPU[activeCPU].TASKSWITCH_INFO.whatsegment, &CPU[activeCPU].TASKSWITCH_INFO.LOADEDDESCRIPTOR, CPU[activeCPU].TASKSWITCH_INFO.segment, CPU[activeCPU].TASKSWITCH_INFO.destinationtask, CPU[activeCPU].TASKSWITCH_INFO.isJMPorCALL, CPU[activeCPU].TASKSWITCH_INFO.gated, CPU[activeCPU].TASKSWITCH_INFO.errorcode); //Execute a task switch?
	if (CPU[activeCPU].taskswitch_result) //Unfinished task switch?
	{
		CPU[activeCPU].executed = 0; //Finished and ready for execution!
	}
	CPU[activeCPU].allowTF = 0; //Don't allow traps to trigger!
}

extern byte singlestep; //Enable EMU-driven single step!

void CPU_executionphase_interrupt() //Executing an interrupt?
{
	if (EMULATED_CPU<=CPU_NECV30) //16-bit CPU?
	{
		CPU[activeCPU].interrupt_result = call_soft_inthandler(CPU[activeCPU].CPU_executionphaseinterrupt_nr, CPU[activeCPU].CPU_executionphaseinterrupt_errorcode, CPU[activeCPU].CPU_executionphaseinterrupt_is_interrupt);
		if (CPU[activeCPU].interrupt_result) //Final stage?
		{
			CPU[activeCPU].cycles_stallBIU += CPU[activeCPU].cycles_OP; /*Stall the BIU completely now!*/
		}
		if (CPU[activeCPU].interrupt_result==0) return; //Execute the interupt!
		CPU[activeCPU].faultraised = 2; //Special condition: non-fault interrupt! This is to prevent stuff like REP post-processing from executing, as this is already handled by the interrupt handler itself!
		CPU[activeCPU].allowTF = 0; //Don't allow traps to trigger!
	}
	else //Unsupported CPU? Use plain general interrupt handling instead!
	{
		CPU[activeCPU].interrupt_result = call_soft_inthandler(CPU[activeCPU].CPU_executionphaseinterrupt_nr, CPU[activeCPU].CPU_executionphaseinterrupt_errorcode, CPU[activeCPU].CPU_executionphaseinterrupt_is_interrupt);
		if (CPU[activeCPU].interrupt_result==0) return; //Execute the interupt!
		CPU[activeCPU].faultraised = 2; //Special condition: non-fault interrupt! This is to prevent stuff like REP post-processing from executing, as this is already handled by the interrupt handler itself!
		CPU[activeCPU].allowTF = 0; //Don't allow traps to trigger!
		if (CPU_apply286cycles()) return; //80286+ cycles instead?
	}
}

void CPU_executionphase_newopcode() //Starting a new opcode to handle?
{
	CPU[activeCPU].CPU_executionphaseinterrupt_is_interrupt = 0; //Not an interrupt!
	CPU[activeCPU].currentEUphasehandler = &CPU_executionphase_normal; //Starting a opcode phase handler!
}



//errorcode: >=0: error code, -1=No error code, -2=Plain INT without error code, -3=T-bit in TSS is being triggered, -4=VME V86-mode IVT-style interrupt.
void CPU_executionphase_startinterrupt(byte vectornr, byte type, int_64 errorcode) //Starting a new interrupt to handle?
{
	CPU[activeCPU].currentEUphasehandler = &CPU_executionphase_interrupt; //Starting a interrupt phase handler!
	CPU[activeCPU].internalinterruptstep = 0; //Reset the interrupt step!
	//Copy all parameters used!
	CPU[activeCPU].CPU_executionphaseinterrupt_errorcode = errorcode; //Save the error code!
	CPU[activeCPU].CPU_executionphaseinterrupt_nr = vectornr; //Vector number!
	CPU[activeCPU].CPU_executionphaseinterrupt_type = type; //Are we a what kind of type are we?
	CPU[activeCPU].CPU_executionphaseinterrupt_is_interrupt = ((((errorcode==-2)|(errorcode==-4))?(1|((type<<1)&0x10)):(0|((type<<1)&0x10)))|(type<<1)); //Interrupt?
	CPU[activeCPU].executed = 0; //Not executed yet!
	CPU[activeCPU].INTreturn_CS = REG_CS; //Return segment!
	CPU[activeCPU].INTreturn_EIP = REG_EIP; //Save the return offset!
	#ifdef DEBUGBOOT
	if (CPU_executionphaseinterrupt_nr==0x13) //To debug?
	{
		if ((REG_AH==2) && (getcpumode()!=CPU_MODE_PROTECTED)) //Read sectors from drive?
		{
			singlestep = 1; //Start single stepping!
		}
	}
	#endif
	if (errorcode==-3) //Special value for T-bit in TSS being triggered?
	{
		CPU[activeCPU].CPU_executionphaseinterrupt_errorcode = -1; //No error code, fault!
		return; //Don't execute right away to prevent looping because of T-bit in debugger TSS.
	}
	CPU_OP(); //Execute right away for simple timing compatibility!
}

byte CPU_executionphase_starttaskswitch(int whatsegment, SEGMENT_DESCRIPTOR *LOADEDDESCRIPTOR,word *segment, word destinationtask, byte isJMPorCALL, byte gated, int_64 errorcode) //Switching to a certain task?
{
	CPU[activeCPU].currentEUphasehandler = &CPU_executionphase_taskswitch; //Starting a task switch phase handler!
	//Copy all parameters used!
	memcpy(&CPU[activeCPU].TASKSWITCH_INFO.LOADEDDESCRIPTOR,LOADEDDESCRIPTOR,sizeof(CPU[activeCPU].TASKSWITCH_INFO.LOADEDDESCRIPTOR)); //Copy the descriptor over!
	CPU[activeCPU].TASKSWITCH_INFO.whatsegment = whatsegment;
	CPU[activeCPU].TASKSWITCH_INFO.segment = segment;
	CPU[activeCPU].TASKSWITCH_INFO.destinationtask = destinationtask;
	CPU[activeCPU].TASKSWITCH_INFO.isJMPorCALL = isJMPorCALL;
	CPU[activeCPU].TASKSWITCH_INFO.gated = gated;
	CPU[activeCPU].TASKSWITCH_INFO.errorcode = errorcode;
	CPU[activeCPU].executed = 0; //Not executed yet!
	CPU_OP(); //Execute right away for simple timing compatility!
	return CPU[activeCPU].taskswitch_result; //Default to an abort of the current instruction!
}

byte CPU_executionphase_busy() //Are we busy?
{
	return (CPU[activeCPU].currentEUphasehandler?1:0); //Are we operating on something other than a (new) instruction?
}

//Actual phase handler that transfers to the current phase!
void CPU_OP() //Normal CPU opcode execution!
{
	if (unlikely(CPU[activeCPU].currentEUphasehandler==NULL)) { dolog("cpu","Warning: nothing to do?"); return; } //Abort when invalid!
	CPU[activeCPU].currentEUphasehandler(); //Start execution of the current phase in the EU!
	if (unlikely(CPU[activeCPU].executed))
	{
		BIU_terminatemem(); //Terminate memory access pending!
		CPU[activeCPU].currentEUphasehandler = NULL; //Finished instruction!
	}
}

void CPU_executionphase_init()
{
	CPU[activeCPU].currentEUphasehandler = NULL; //Nothing running yet!
}

byte EUphasehandlerrequiresreset()
{
	//Reset is requiresd on IRET handling, Task Switch phase and Interrupt handling phase!
	return (CPU[activeCPU].currentEUphasehandler==&CPU_executionphase_taskswitch) || (CPU[activeCPU].currentEUphasehandler == &CPU_executionphase_interrupt) || (((CPU[activeCPU].currentEUphasehandler == &CPU_executionphase_normal) && ((CPU[activeCPU].currentOP_handler==&CPU8086_OPCF)||(CPU[activeCPU].currentOP_handler==&CPU80386_OPCF)||(CPU[activeCPU].segmentWritten_instructionrunning)))); //On the specified cases only!
}