Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 14:47:45 2019
| Host         : THYOLOAB39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U1/CU/FSM_onehot_curr_state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/CU/MemRead_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U1/IF/i31_26_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U3/U3/clk1hz_reg/Q (HIGH)

 There are 1490 register/latch pins with no clock driven by root clock pin: clk1hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5794 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.352        0.000                      0                  183        0.261        0.000                      0                  183        3.000        0.000                       0                 16484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.352        0.000                      0                  183        0.261        0.000                      0                  183       18.750        0.000                       0                 16480  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.352ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.755ns (28.111%)  route 4.488ns (71.889%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.258 r  U3/U2/vaddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.258    U3/U2/vaddr_reg[8]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.592 r  U3/U2/vaddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.935     4.527    U3/U2/vaddr_reg[12]_i_2_n_6
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.329     4.856 r  U3/U2/vaddr[10]_i_1/O
                         net (fo=1, routed)           0.572     5.427    U3/U2/vaddr[10]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  U3/U2/vaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.604    38.584    U3/U2/clk_out1
    SLICE_X4Y97          FDCE                                         r  U3/U2/vaddr_reg[10]/C
                         clock pessimism              0.576    39.160    
                         clock uncertainty           -0.098    39.063    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)       -0.283    38.780    U3/U2/vaddr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                 33.352    

Slack (MET) :             33.853ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.499ns (25.389%)  route 4.405ns (74.611%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.366 r  U3/U2/vaddr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.792     4.157    U3/U2/vaddr_reg[8]_i_2_n_7
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.299     4.456 r  U3/U2/vaddr[5]_i_1/O
                         net (fo=1, routed)           0.632     5.088    U3/U2/vaddr[5]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  U3/U2/vaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.605    38.585    U3/U2/clk_out1
    SLICE_X3Y93          FDCE                                         r  U3/U2/vaddr_reg[5]/C
                         clock pessimism              0.559    39.144    
                         clock uncertainty           -0.098    39.047    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.105    38.942    U3/U2/vaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.942    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                 33.853    

Slack (MET) :             33.870ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.659ns (28.925%)  route 4.077ns (71.076%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.258 r  U3/U2/vaddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.258    U3/U2/vaddr_reg[8]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.497 r  U3/U2/vaddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.585     4.082    U3/U2/vaddr_reg[12]_i_2_n_5
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.328     4.410 r  U3/U2/vaddr[11]_i_1/O
                         net (fo=1, routed)           0.510     4.920    U3/U2/vaddr[11]_i_1_n_0
    SLICE_X5Y94          FDCE                                         r  U3/U2/vaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X5Y94          FDCE                                         r  U3/U2/vaddr_reg[11]/C
                         clock pessimism              0.579    39.162    
                         clock uncertainty           -0.098    39.065    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)       -0.275    38.790    U3/U2/vaddr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                 33.870    

Slack (MET) :             33.904ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.592ns (28.009%)  route 4.092ns (71.991%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.457 r  U3/U2/vaddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.724     4.180    U3/U2/vaddr_reg[8]_i_2_n_4
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.301     4.481 r  U3/U2/vaddr[8]_i_1/O
                         net (fo=1, routed)           0.387     4.868    U3/U2/vaddr[8]_i_1_n_0
    SLICE_X5Y95          FDCE                                         r  U3/U2/vaddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X5Y95          FDCE                                         r  U3/U2/vaddr_reg[8]/C
                         clock pessimism              0.576    39.159    
                         clock uncertainty           -0.098    39.062    
    SLICE_X5Y95          FDCE (Setup_fdce_C_D)       -0.289    38.773    U3/U2/vaddr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 33.904    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.238ns (22.371%)  route 4.296ns (77.629%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.476     3.098 r  U3/U2/vaddr_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.584     3.681    U3/U2/vaddr_reg[4]_i_2_n_4
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.306     3.987 r  U3/U2/vaddr[4]_i_1/O
                         net (fo=1, routed)           0.731     4.718    U3/U2/vaddr[4]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  U3/U2/vaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.605    38.585    U3/U2/clk_out1
    SLICE_X3Y93          FDCE                                         r  U3/U2/vaddr_reg[4]/C
                         clock pessimism              0.559    39.144    
                         clock uncertainty           -0.098    39.047    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.103    38.944    U3/U2/vaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.944    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.276ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.843ns (32.577%)  route 3.814ns (67.423%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.258 r  U3/U2/vaddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.258    U3/U2/vaddr_reg[8]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.372 r  U3/U2/vaddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.372    U3/U2/vaddr_reg[12]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.706 r  U3/U2/vaddr_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.833     4.539    U3/U2/vaddr_reg[15]_i_4_n_6
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.303     4.842 r  U3/U2/vaddr[14]_i_1/O
                         net (fo=1, routed)           0.000     4.842    U3/U2/vaddr[14]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[14]/C
                         clock pessimism              0.601    39.184    
                         clock uncertainty           -0.098    39.087    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)        0.031    39.118    U3/U2/vaddr_reg[14]
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 34.276    

Slack (MET) :             34.309ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.156ns (21.687%)  route 4.174ns (78.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     2.994 r  U3/U2/vaddr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.811     3.804    U3/U2/vaddr_reg[4]_i_2_n_5
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.328     4.132 r  U3/U2/vaddr[3]_i_1/O
                         net (fo=1, routed)           0.382     4.515    U3/U2/vaddr[3]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
                         clock pessimism              0.601    39.184    
                         clock uncertainty           -0.098    39.087    
    SLICE_X4Y94          FDCE (Setup_fdce_C_D)       -0.263    38.824    U3/U2/vaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 34.309    

Slack (MET) :             34.392ns  (required time - arrival time)
  Source:                 U3/U2/vaddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.727ns (31.305%)  route 3.790ns (68.695%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.724    -0.816    U3/U2/clk_out1
    SLICE_X4Y94          FDCE                                         r  U3/U2/vaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  U3/U2/vaddr_reg[3]/Q
                         net (fo=12294, routed)       2.981     2.622    U3/U2/Q[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     3.144 r  U3/U2/vaddr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.144    U3/U2/vaddr_reg[4]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.258 r  U3/U2/vaddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.258    U3/U2/vaddr_reg[8]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.372 r  U3/U2/vaddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.372    U3/U2/vaddr_reg[12]_i_2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.594 r  U3/U2/vaddr_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.808     4.402    U3/U2/vaddr_reg[15]_i_4_n_7
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.299     4.701 r  U3/U2/vaddr[13]_i_1/O
                         net (fo=1, routed)           0.000     4.701    U3/U2/vaddr[13]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[13]/C
                         clock pessimism              0.576    39.159    
                         clock uncertainty           -0.098    39.062    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    39.093    U3/U2/vaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 34.392    

Slack (MET) :             34.421ns  (required time - arrival time)
  Source:                 U3/U2/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.199ns (22.914%)  route 4.034ns (77.086%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.726    -0.814    U3/U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U3/U2/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  U3/U2/vcount_reg[4]/Q
                         net (fo=5, routed)           1.311     0.916    U3/U2/vcount_reg_n_0_[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.296     1.212 r  U3/U2/vcount[12]_i_6/O
                         net (fo=1, routed)           0.948     2.160    U3/U2/vcount[12]_i_6_n_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152     2.312 r  U3/U2/vcount[12]_i_5/O
                         net (fo=14, routed)          1.048     3.361    U3/U2/vcount[12]_i_5_n_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I0_O)        0.332     3.693 r  U3/U2/vaddr[15]_i_1/O
                         net (fo=16, routed)          0.726     4.419    U3/U2/vaddr[15]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[13]/C
                         clock pessimism              0.559    39.142    
                         clock uncertainty           -0.098    39.045    
    SLICE_X4Y95          FDCE (Setup_fdce_C_CE)      -0.205    38.840    U3/U2/vaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 34.421    

Slack (MET) :             34.421ns  (required time - arrival time)
  Source:                 U3/U2/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U2/vaddr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.199ns (22.914%)  route 4.034ns (77.086%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.726    -0.814    U3/U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U3/U2/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  U3/U2/vcount_reg[4]/Q
                         net (fo=5, routed)           1.311     0.916    U3/U2/vcount_reg_n_0_[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.296     1.212 r  U3/U2/vcount[12]_i_6/O
                         net (fo=1, routed)           0.948     2.160    U3/U2/vcount[12]_i_6_n_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152     2.312 r  U3/U2/vcount[12]_i_5/O
                         net (fo=14, routed)          1.048     3.361    U3/U2/vcount[12]_i_5_n_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I0_O)        0.332     3.693 r  U3/U2/vaddr[15]_i_1/O
                         net (fo=16, routed)          0.726     4.419    U3/U2/vaddr[15]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       1.603    38.583    U3/U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U3/U2/vaddr_reg[15]/C
                         clock pessimism              0.559    39.142    
                         clock uncertainty           -0.098    39.045    
    SLICE_X4Y95          FDCE (Setup_fdce_C_CE)      -0.205    38.840    U3/U2/vaddr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 34.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U3/U3/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U3/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.597    -0.567    U3/U3/clk_out1
    SLICE_X5Y146         FDRE                                         r  U3/U3/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U3/U3/count_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.309    U3/U3/count_reg_n_0_[16]
    SLICE_X5Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  U3/U3/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.201    U3/U3/count_reg[16]_i_1__0_n_4
    SLICE_X5Y146         FDRE                                         r  U3/U3/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.867    -0.805    U3/U3/clk_out1
    SLICE_X5Y146         FDRE                                         r  U3/U3/count_reg[16]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.105    -0.462    U3/U3/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.564    -0.600    clk25
    SLICE_X37Y105        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.340    count_reg_n_0_[20]
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    count_reg[20]_i_1_n_4
    SLICE_X37Y105        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.835    -0.838    clk25
    SLICE_X37Y105        FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.105    -0.495    count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U3/U3/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U3/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.598    -0.566    U3/U3/clk_out1
    SLICE_X5Y147         FDRE                                         r  U3/U3/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U3/U3/count_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.306    U3/U3/count_reg_n_0_[20]
    SLICE_X5Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  U3/U3/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.198    U3/U3/count_reg[20]_i_1__0_n_4
    SLICE_X5Y147         FDRE                                         r  U3/U3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.868    -0.804    U3/U3/clk_out1
    SLICE_X5Y147         FDRE                                         r  U3/U3/count_reg[20]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.105    -0.461    U3/U3/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.564    -0.600    clk25
    SLICE_X37Y103        FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.340    count_reg_n_0_[12]
    SLICE_X37Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    count_reg[12]_i_1_n_4
    SLICE_X37Y103        FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.835    -0.838    clk25
    SLICE_X37Y103        FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X37Y103        FDRE (Hold_fdre_C_D)         0.105    -0.495    count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/U3/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U3/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.597    -0.567    U3/U3/clk_out1
    SLICE_X5Y145         FDRE                                         r  U3/U3/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U3/U3/count_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.306    U3/U3/count_reg_n_0_[12]
    SLICE_X5Y145         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  U3/U3/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.198    U3/U3/count_reg[12]_i_1__0_n_4
    SLICE_X5Y145         FDRE                                         r  U3/U3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.867    -0.805    U3/U3/clk_out1
    SLICE_X5Y145         FDRE                                         r  U3/U3/count_reg[12]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.105    -0.462    U3/U3/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/U3/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/U3/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.597    -0.567    U3/U3/clk_out1
    SLICE_X5Y144         FDRE                                         r  U3/U3/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U3/U3/count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.306    U3/U3/count_reg_n_0_[8]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  U3/U3/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.198    U3/U3/count_reg[8]_i_1__0_n_4
    SLICE_X5Y144         FDRE                                         r  U3/U3/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.867    -0.805    U3/U3/clk_out1
    SLICE_X5Y144         FDRE                                         r  U3/U3/count_reg[8]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.105    -0.462    U3/U3/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.564    -0.600    clk25
    SLICE_X37Y104        FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.339    count_reg_n_0_[16]
    SLICE_X37Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    count_reg[16]_i_1_n_4
    SLICE_X37Y104        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.835    -0.838    clk25
    SLICE_X37Y104        FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.105    -0.495    count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.565    -0.599    clk25
    SLICE_X37Y101        FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  count_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.338    count_reg_n_0_[4]
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    count_reg[4]_i_1_n_4
    SLICE_X37Y101        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.836    -0.837    clk25
    SLICE_X37Y101        FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105    -0.494    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.565    -0.599    clk25
    SLICE_X37Y102        FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  count_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.338    count_reg_n_0_[8]
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    count_reg[8]_i_1_n_4
    SLICE_X37Y102        FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.836    -0.837    clk25
    SLICE_X37Y102        FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.105    -0.494    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.564    -0.600    clk25
    SLICE_X37Y106        FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  count_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.339    count_reg_n_0_[24]
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.231    count_reg[24]_i_2_n_4
    SLICE_X37Y106        FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U4/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U4/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U4/inst/clkout1_buf/O
                         net (fo=16478, routed)       0.835    -0.838    clk25
    SLICE_X37Y106        FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.105    -0.495    count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U4/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y90      U3/U2/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y91      U3/U2/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y91      U3/U2/hcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y91      U3/U2/hcount_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y89      U3/U2/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y89      U3/U2/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y89      U3/U2/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y89      U3/U2/hcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X50Y121    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_44864_44927_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X50Y121    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_44864_44927_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X50Y121    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_44864_44927_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X50Y121    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_44864_44927_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y130     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36800_36863_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y130     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36800_36863_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y130     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36800_36863_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y130     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_36800_36863_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X70Y125    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_61696_61759_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X70Y125    U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_61696_61759_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y69     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15936_15999_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y69     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15936_15999_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y69     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15936_15999_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y24     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16063_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y24     U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16063_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y38      U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20032_20095_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X8Y38      U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20032_20095_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y6      U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_24256_24319_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y48      U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_24256_24319_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y48      U3/U1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_24256_24319_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   U4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U4/inst/mmcm_adv_inst/CLKFBOUT



