<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2024-03-03T01:37:41Z</updated>
  <subtitle>Daily Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>meiniKi/FazyRV</title>
    <updated>2024-03-03T01:37:41Z</updated>
    <id>tag:github.com,2024-03-03:/meiniKi/FazyRV</id>
    <link href="https://github.com/meiniKi/FazyRV" rel="alternate"></link>
    <summary type="html">&lt;p&gt;A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>