<stg><name>SCIG<5u, 1u, 28u, 20u, 24u, 0u></name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %valIn_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_30"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_30

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %icmp_ln100 = icmp_eq  i32 %valIn_30, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:4 %valIn_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_31"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:5 %write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_31

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:6 %valIn_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_32"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:7 %write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_32

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:8 %valIn_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_33"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:9 %write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_33

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:10 %valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:12 %valIn_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_34"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:13 %write_ln90 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_34

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:14 %valIn_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_28"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:15 %write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_28

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:16 %valIn_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="valIn_29"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:17 %write_ln98 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_29

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:19 %br_ln100 = br i1 %icmp_ln100, void %fpga_resource_hint.if.else129.14, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:1 %KER_size_0 = mul i32 %valIn_34, i32 %valIn_32

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else129.14:2 %specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln186"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:12 %empty_189 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %mul36 = mul i32 %valIn_31, i32 14568

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
if.then:1 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:5 %KER_size_1 = mul i32 %valIn_32, i32 %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else129.14:6 %specfucore_ln187 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln187"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:9 %KER_bound = mul i32 %valIn_33, i32 %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else129.14:10 %specfucore_ln188 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln188"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="44" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:13 %call_ln185 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6, i32 %KER_bound, i32 %connect_0, i32 %connect_1

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="45" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:0 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:3 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:4 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:7 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:8 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else129.14:11 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:13 %call_ln185 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6, i32 %KER_bound, i32 %connect_0, i32 %connect_1

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else129.14:14 %br_ln0 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
if.end142:0 %ret_ln195 = ret

]]></Node>
<StgValue><ssdm name="ret_ln195"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %mul36 = mul i32 %valIn_31, i32 14568

]]></Node>
<StgValue><ssdm name="mul36"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then:2 %call_ln72 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1, i32 %mul36, i32 %connect_0, i32 %connect_1

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then:2 %call_ln72 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1, i32 %mul36, i32 %connect_0, i32 %connect_1

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln0 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="connect_0" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="connect_0"/></StgValue>
</port>
<port id="75" name="connect_1" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="connect_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_30" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="connect_0" to="valIn_30" fromId="74" toId="15">
</dataflow>
<dataflow id="80" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln70" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="connect_1" to="write_ln70" fromId="75" toId="16">
</dataflow>
<dataflow id="82" from="valIn_30" to="write_ln70" fromId="15" toId="16">
</dataflow>
<dataflow id="83" from="valIn_30" to="icmp_ln100" fromId="15" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln100" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_31" fromId="76" toId="18">
</dataflow>
<dataflow id="87" from="connect_0" to="valIn_31" fromId="74" toId="18">
</dataflow>
<dataflow id="88" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln74" fromId="79" toId="19">
</dataflow>
<dataflow id="89" from="connect_1" to="write_ln74" fromId="75" toId="19">
</dataflow>
<dataflow id="90" from="valIn_31" to="write_ln74" fromId="18" toId="19">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_32" fromId="76" toId="20">
</dataflow>
<dataflow id="92" from="connect_0" to="valIn_32" fromId="74" toId="20">
</dataflow>
<dataflow id="93" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln78" fromId="79" toId="21">
</dataflow>
<dataflow id="94" from="connect_1" to="write_ln78" fromId="75" toId="21">
</dataflow>
<dataflow id="95" from="valIn_32" to="write_ln78" fromId="20" toId="21">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_33" fromId="76" toId="22">
</dataflow>
<dataflow id="97" from="connect_0" to="valIn_33" fromId="74" toId="22">
</dataflow>
<dataflow id="98" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln82" fromId="79" toId="23">
</dataflow>
<dataflow id="99" from="connect_1" to="write_ln82" fromId="75" toId="23">
</dataflow>
<dataflow id="100" from="valIn_33" to="write_ln82" fromId="22" toId="23">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn" fromId="76" toId="24">
</dataflow>
<dataflow id="102" from="connect_0" to="valIn" fromId="74" toId="24">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln86" fromId="79" toId="25">
</dataflow>
<dataflow id="104" from="connect_1" to="write_ln86" fromId="75" toId="25">
</dataflow>
<dataflow id="105" from="valIn" to="write_ln86" fromId="24" toId="25">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_34" fromId="76" toId="26">
</dataflow>
<dataflow id="107" from="connect_0" to="valIn_34" fromId="74" toId="26">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln90" fromId="79" toId="27">
</dataflow>
<dataflow id="109" from="connect_1" to="write_ln90" fromId="75" toId="27">
</dataflow>
<dataflow id="110" from="valIn_34" to="write_ln90" fromId="26" toId="27">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_28" fromId="76" toId="28">
</dataflow>
<dataflow id="112" from="connect_0" to="valIn_28" fromId="74" toId="28">
</dataflow>
<dataflow id="113" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln94" fromId="79" toId="29">
</dataflow>
<dataflow id="114" from="connect_1" to="write_ln94" fromId="75" toId="29">
</dataflow>
<dataflow id="115" from="valIn_28" to="write_ln94" fromId="28" toId="29">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="116" toId="30">
</dataflow>
<dataflow id="118" from="connect_1" to="specinterface_ln0" fromId="75" toId="30">
</dataflow>
<dataflow id="120" from="empty_2" to="specinterface_ln0" fromId="119" toId="30">
</dataflow>
<dataflow id="121" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="122" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="124" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="125" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="126" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="127" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="128" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="129" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="131" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="134" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="135" from="empty_3" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="30">
</dataflow>
<dataflow id="138" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="30">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="116" toId="31">
</dataflow>
<dataflow id="140" from="connect_0" to="specinterface_ln0" fromId="74" toId="31">
</dataflow>
<dataflow id="141" from="empty_2" to="specinterface_ln0" fromId="119" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="144" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="146" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="147" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="148" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="149" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="150" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="154" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="155" from="empty_3" to="specinterface_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="156" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="31">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="valIn_29" fromId="76" toId="32">
</dataflow>
<dataflow id="159" from="connect_0" to="valIn_29" fromId="74" toId="32">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln98" fromId="79" toId="33">
</dataflow>
<dataflow id="161" from="connect_1" to="write_ln98" fromId="75" toId="33">
</dataflow>
<dataflow id="162" from="valIn_29" to="write_ln98" fromId="32" toId="33">
</dataflow>
<dataflow id="163" from="icmp_ln100" to="br_ln100" fromId="17" toId="34">
</dataflow>
<dataflow id="164" from="valIn_34" to="KER_size_0" fromId="26" toId="35">
</dataflow>
<dataflow id="165" from="valIn_32" to="KER_size_0" fromId="20" toId="35">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecFUCore" to="specfucore_ln186" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="KER_size_0" to="specfucore_ln186" fromId="35" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specfucore_ln186" fromId="169" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specfucore_ln186" fromId="171" toId="36">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specfucore_ln186" fromId="173" toId="36">
</dataflow>
<dataflow id="176" from="_ssdm_op_Wait" to="empty_189" fromId="175" toId="37">
</dataflow>
<dataflow id="177" from="valIn_31" to="mul36" fromId="18" toId="38">
</dataflow>
<dataflow id="179" from="StgValue_178" to="mul36" fromId="178" toId="38">
</dataflow>
<dataflow id="180" from="_ssdm_op_Wait" to="empty" fromId="175" toId="39">
</dataflow>
<dataflow id="181" from="valIn_32" to="KER_size_1" fromId="20" toId="40">
</dataflow>
<dataflow id="182" from="KER_size_0" to="KER_size_1" fromId="35" toId="40">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecFUCore" to="specfucore_ln187" fromId="166" toId="41">
</dataflow>
<dataflow id="184" from="KER_size_1" to="specfucore_ln187" fromId="40" toId="41">
</dataflow>
<dataflow id="185" from="StgValue_169" to="specfucore_ln187" fromId="169" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_171" to="specfucore_ln187" fromId="171" toId="41">
</dataflow>
<dataflow id="187" from="StgValue_173" to="specfucore_ln187" fromId="173" toId="41">
</dataflow>
<dataflow id="188" from="valIn_33" to="KER_bound" fromId="22" toId="42">
</dataflow>
<dataflow id="189" from="KER_size_1" to="KER_bound" fromId="40" toId="42">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecFUCore" to="specfucore_ln188" fromId="166" toId="43">
</dataflow>
<dataflow id="191" from="KER_bound" to="specfucore_ln188" fromId="42" toId="43">
</dataflow>
<dataflow id="192" from="StgValue_169" to="specfucore_ln188" fromId="169" toId="43">
</dataflow>
<dataflow id="193" from="StgValue_171" to="specfucore_ln188" fromId="171" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_173" to="specfucore_ln188" fromId="173" toId="43">
</dataflow>
<dataflow id="196" from="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6" to="call_ln185" fromId="195" toId="44">
</dataflow>
<dataflow id="197" from="KER_bound" to="call_ln185" fromId="42" toId="44">
</dataflow>
<dataflow id="198" from="connect_0" to="call_ln185" fromId="74" toId="44">
</dataflow>
<dataflow id="199" from="connect_1" to="call_ln185" fromId="75" toId="44">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="200" toId="45">
</dataflow>
<dataflow id="203" from="empty_27" to="rbegin9" fromId="202" toId="45">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="204" toId="46">
</dataflow>
<dataflow id="206" from="empty_27" to="rend10" fromId="202" toId="46">
</dataflow>
<dataflow id="207" from="rbegin9" to="rend10" fromId="45" toId="46">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="200" toId="47">
</dataflow>
<dataflow id="210" from="empty_28" to="rbegin7" fromId="209" toId="47">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="204" toId="48">
</dataflow>
<dataflow id="212" from="empty_28" to="rend8" fromId="209" toId="48">
</dataflow>
<dataflow id="213" from="rbegin7" to="rend8" fromId="47" toId="48">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="200" toId="49">
</dataflow>
<dataflow id="216" from="empty_31" to="rbegin" fromId="215" toId="49">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="204" toId="50">
</dataflow>
<dataflow id="218" from="empty_31" to="rend" fromId="215" toId="50">
</dataflow>
<dataflow id="219" from="rbegin" to="rend" fromId="49" toId="50">
</dataflow>
<dataflow id="220" from="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6" to="call_ln185" fromId="195" toId="51">
</dataflow>
<dataflow id="221" from="KER_bound" to="call_ln185" fromId="42" toId="51">
</dataflow>
<dataflow id="222" from="connect_0" to="call_ln185" fromId="74" toId="51">
</dataflow>
<dataflow id="223" from="connect_1" to="call_ln185" fromId="75" toId="51">
</dataflow>
<dataflow id="224" from="valIn_31" to="mul36" fromId="18" toId="54">
</dataflow>
<dataflow id="225" from="StgValue_178" to="mul36" fromId="178" toId="54">
</dataflow>
<dataflow id="227" from="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1" to="call_ln72" fromId="226" toId="55">
</dataflow>
<dataflow id="228" from="mul36" to="call_ln72" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="connect_0" to="call_ln72" fromId="74" toId="55">
</dataflow>
<dataflow id="230" from="connect_1" to="call_ln72" fromId="75" toId="55">
</dataflow>
<dataflow id="231" from="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1" to="call_ln72" fromId="226" toId="56">
</dataflow>
<dataflow id="232" from="mul36" to="call_ln72" fromId="54" toId="56">
</dataflow>
<dataflow id="233" from="connect_0" to="call_ln72" fromId="74" toId="56">
</dataflow>
<dataflow id="234" from="connect_1" to="call_ln72" fromId="75" toId="56">
</dataflow>
<dataflow id="235" from="icmp_ln100" to="StgValue_8" fromId="17" toId="8">
</dataflow>
<dataflow id="236" from="icmp_ln100" to="StgValue_12" fromId="17" toId="12">
</dataflow>
</dataflows>


</stg>
