Flow report for Calculator
<<<<<<< HEAD
Sun Nov 02 19:38:49 2014
=======
Fri Oct 31 09:59:26 2014
>>>>>>> origin/master
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
<<<<<<< HEAD
; Flow Status                        ; Successful - Sun Nov 02 19:38:49 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; Calculator                                 ;
; Top-level Entity Name              ; ULA                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 111 / 14,400 ( < 1 % )                     ;
;     Total combinational functions  ; 108 / 14,400 ( < 1 % )                     ;
;     Dedicated logic registers      ; 9 / 14,400 ( < 1 % )                       ;
; Total registers                    ; 9                                          ;
; Total pins                         ; 27 / 81 ( 33 % )                           ;
=======
; Flow Status                        ; Successful - Fri Oct 31 09:59:26 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; Calculator                                 ;
; Top-level Entity Name              ; adder7b                                    ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 14 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 14 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 0 / 114,480 ( 0 % )                        ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 22 / 529 ( 4 % )                           ;
>>>>>>> origin/master
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 11/02/2014 19:32:06 ;
=======
; Start date & time ; 10/31/2014 09:58:53 ;
>>>>>>> origin/master
; Main task         ; Compilation         ;
; Revision Name     ; Calculator          ;
+-------------------+---------------------+


<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                   ;
+-------------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                         ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 163683362855491.141496392604644               ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                            ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/gitHub/Circuitos/Projeto2/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                     ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                      ; --            ; ULA         ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                         ; --            ; ULA         ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                        ; --            ; ULA         ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                  ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; ULA                                           ; Calculator    ; --          ; --             ;
+-------------------------------------+-----------------------------------------------+---------------+-------------+----------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                          ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                                ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 172269393249806.141475673208084                                      ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                                   ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                          ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                            ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                   ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                    ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                             ; --            ; adder7b     ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                ; --            ; adder7b     ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                               ; --            ; adder7b     ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                         ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; adder7b                                                              ; Calculator    ; --          ; --             ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+
>>>>>>> origin/master


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 606 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:07     ; 1.0                     ; 812 MB              ; 00:00:08                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 533 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 512 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 476 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 488 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 488 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 488 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 488 MB              ; 00:00:01                           ;
; Total                     ; 00:00:18     ; --                      ; --                  ; 00:00:19                           ;
=======
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 599 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:12     ; 1.2                     ; 1130 MB             ; 00:00:16                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 517 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 637 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 453 MB              ; 00:00:01                           ;
; Total                     ; 00:00:23     ; --                      ; --                  ; 00:00:27                           ;
>>>>>>> origin/master
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
<<<<<<< HEAD
; Analysis & Synthesis      ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Helder-PC        ; Windows 7 ; 6.1        ; x86_64         ;
=======
; Analysis & Synthesis      ; Hell             ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; Hell             ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; Hell             ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Hell             ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Hell             ; Windows 7 ; 6.2        ; x86_64         ;
>>>>>>> origin/master
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator
quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator
quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator
quartus_sta Calculator -c Calculator
quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator
<<<<<<< HEAD
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Calculator -c Calculator --vector_source=D:/gitHub/Circuitos/Projeto2/ULASimulation.vwf --testbench_file=D:/gitHub/Circuitos/Projeto2/simulation/qsim/ULASimulation.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/gitHub/Circuitos/Projeto2/simulation/qsim/ Calculator -c Calculator
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Calculator -c Calculator --vector_source=D:/gitHub/Circuitos/Projeto2/ULASimulation.vwf --testbench_file=D:/gitHub/Circuitos/Projeto2/simulation/qsim/ULASimulation.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/gitHub/Circuitos/Projeto2/simulation/qsim/ Calculator -c Calculator
=======
>>>>>>> origin/master



