// Seed: 715856729
module module_0;
  wire id_2 = id_2;
  assign id_1 = id_1.id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5
);
  assign id_4 = id_3;
  wire id_7, id_8;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4,
    input wand id_5,
    output wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wand id_12,
    input wand id_13,
    input wire id_14,
    input tri id_15,
    inout tri id_16,
    output tri id_17,
    output wand id_18,
    input tri1 id_19,
    input uwire id_20,
    output supply0 id_21,
    input tri0 id_22
);
  assign id_17 = 1'b0;
  and primCall (
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_19,
      id_20,
      id_22,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_4,
      id_5,
      id_7,
      id_9
  );
  wire id_24;
  wire id_25;
  id_26(
      1
  );
  wire id_27 = id_25, id_28, id_29;
  wire id_30;
  module_0 modCall_1 ();
  assign id_12 = id_22;
endmodule
