CxlResult:C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/stm_v1_0_0/.cxl.verilog.stm_v1_0_0.stm_v1_0_0.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = stm_v1_0_0 ,
	SourcePath = C:\Xilinx\Vivado\2019.2\data ,
	Simulator = active_hdl ,
	SimulatorVersion = 10.5.217.6767 ,
	CompiledLibrary = stm_v1_0_0 ,
	CompiledPath = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/stm_v1_0_0 ,
	Timestamp = Wed Feb  5 22:37:16 2020 ,
	Time = 1580963835 ,
	Language = verilog ,
	XilinxVersion = 2019.2 ,
	LogFile = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/stm_v1_0_0/.cxl.verilog.stm_v1_0_0.stm_v1_0_0.nt64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 1 ,
	Error = C:/Aldec/Active-HDL-Student-Edition/bin/vlog  -l stm_v1_0_0 +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -sv2k12 -work stm_v1_0_0 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/stm_v1_0_0/.cxl.systemverilog.stm_v1_0_0.stm_v1_0_0.nt64.cmf ,
