// Seed: 1822374990
module module_0;
  type_0(
      1, 1, 1'd0
  );
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = 1;
  assign id_0 = id_1;
  type_6(
      ({id_2, 1}), id_1 != id_2
  );
endmodule
