User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteDynamicEnergy/RRAM/512KB/512KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy ...

=============
CONFIGURATION
=============
Bank Organization: 16 x 2
 - Row Activation   : 1 / 16
 - Column Activation: 2 / 2
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 683.854um x 215.321um = 147247.894um^2
 |--- Mat Area      = 42.741um x 107.660um = 4601.497um^2   (5.515%)
 |--- Subarray Area = 21.370um x 51.568um = 1102.030um^2   (5.757%)
 - Area Efficiency = 5.515%
Timing:
 -  Read Latency = 2.038ns
 |--- H-Tree Latency = 69.086ps
 |--- Mat Latency    = 1.969ns
    |--- Predecoder Latency = 131.984ps
    |--- Subarray Latency   = 1.837ns
       |--- Row Decoder Latency = 208.658ps
       |--- Bitline Latency     = 0.559ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 79.837ps
       |--- Precharge Latency   = 182.140ps
 - Write Latency = 20.580ns
 |--- H-Tree Latency = 34.543ps
 |--- Mat Latency    = 20.545ns
    |--- Predecoder Latency = 131.984ps
    |--- Subarray Latency   = 20.413ns
       |--- Row Decoder Latency = 208.658ps
       |--- Charge Latency      = 55.508ps
 - Read Bandwidth  = 8.840GB/s
 - Write Bandwidth = 783.807MB/s
Power:
 -  Read Dynamic Energy = 34.966pJ
 |--- H-Tree Dynamic Energy = 11.435pJ
 |--- Mat Dynamic Energy    = 11.765pJ per mat
    |--- Predecoder Dynamic Energy = 0.039pJ
    |--- Subarray Dynamic Energy   = 2.932pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.273pJ
       |--- Bitline & Cell Read Energy = 0.007pJ
       |--- Senseamp Dynamic Energy    = 2.406pJ
       |--- Mux Dynamic Energy         = 0.014pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 94.861pJ
 |--- H-Tree Dynamic Energy = 11.435pJ
 |--- Mat Dynamic Energy    = 41.713pJ per mat
    |--- Predecoder Dynamic Energy = 0.039pJ
    |--- Subarray Dynamic Energy   = 10.419pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.273pJ
       |--- Mux Dynamic Energy         = 0.014pJ
 - Leakage Power = 315.490uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 9.859uW per mat

Finished!
