

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 14:44:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Chan_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      661|      661| 26.440 us | 26.440 us |  661|  661|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |      660|      660|       330|          -|          -|     2|    no    |
        | + Col_Loop          |      328|      328|       164|          -|          -|     2|    no    |
        |  ++ Filter1_Loop    |      162|      162|        54|          -|          -|     3|    no    |
        |   +++ W_Row_Loop    |       51|       51|        17|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       15|       15|         5|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     352|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      8|     433|     540|    -|
|Memory           |        0|      -|      64|      28|    -|
|Multiplexer      |        -|      -|       -|     158|    -|
|Register         |        -|      -|     148|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     645|    1078|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_dEe_U1  |conv_1_fadd_32ns_dEe  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_fYi_U4  |conv_1_fcmp_32ns_fYi  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_eOg_U2  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_eOg_U3  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  433|  540|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|  14|    0|    27|   32|     1|          864|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|  14|    0|    27|   32|     1|          864|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|  28|    0|    54|   64|     2|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_473_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_445_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_462_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_fu_388_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_340_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_293_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_283_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_326_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_259_p2             |     +    |      0|  0|  10|           2|           1|
    |wc_fu_435_p2            |     +    |      0|  0|  10|           2|           1|
    |wr_fu_356_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_456_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_fu_378_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_314_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_544_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_277_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_320_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_350_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_429_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_532_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_526_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_400_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_394_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_253_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_9_fu_414_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_493_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln33_fu_538_p2       |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_420_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_406_p3  |  select  |      0|  0|  31|           1|          31|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 352|         107|         162|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  53|         12|    1|         12|
    |c_0_reg_157      |   9|          2|    2|          4|
    |f_0_reg_169      |   9|          2|    2|          4|
    |grp_fu_227_p0    |  21|          4|   32|        128|
    |grp_fu_227_p1    |  21|          4|   32|        128|
    |r_0_reg_145      |   9|          2|    2|          4|
    |w_sum_0_reg_192  |   9|          2|   32|         64|
    |w_sum_1_reg_204  |   9|          2|   32|         64|
    |wc_0_reg_216     |   9|          2|    2|          4|
    |wr_0_reg_181     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 158|         34|  139|        416|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln26_reg_616       |   2|   0|    2|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |c_0_reg_157            |   2|   0|    2|          0|
    |c_reg_575              |   2|   0|    2|          0|
    |conv_out_addr_reg_598  |   4|   0|    4|          0|
    |f_0_reg_169            |   2|   0|    2|          0|
    |f_reg_588              |   2|   0|    2|          0|
    |r_0_reg_145            |   2|   0|    2|          0|
    |r_reg_562              |   2|   0|    2|          0|
    |sext_ln26_reg_611      |   6|   0|    6|          0|
    |sub_ln34_reg_580       |   5|   0|    5|          0|
    |tmp_1_1_reg_679        |  32|   0|   32|          0|
    |w_sum_0_reg_192        |  32|   0|   32|          0|
    |w_sum_1_reg_204        |  32|   0|   32|          0|
    |wc_0_reg_216           |   2|   0|    2|          0|
    |wc_reg_629             |   2|   0|    2|          0|
    |wr_0_reg_181           |   2|   0|    2|          0|
    |wr_reg_606             |   2|   0|    2|          0|
    |zext_ln11_reg_567      |   2|   0|    4|          2|
    |zext_ln34_2_reg_593    |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 148|   0|  154|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 19 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 22 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [conv.cpp:34]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %tmp_6 to i4" [conv.cpp:11]   --->   Operation 24 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 25 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 26 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 27 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 34 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln11" [conv.cpp:34]   --->   Operation 35 'add' 'add_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 36 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 37 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 38 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_1" [conv.cpp:34]   --->   Operation 39 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 40 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv.cpp:40]   --->   Operation 41 'specregionend' 'empty_12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 42 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 43 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 44 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 46 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 49 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i6" [conv.cpp:34]   --->   Operation 50 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %f_0 to i5" [conv.cpp:34]   --->   Operation 51 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_3" [conv.cpp:34]   --->   Operation 52 'add' 'add_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 53 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 54 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv.cpp:39]   --->   Operation 56 'specregionend' 'empty_11' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 57 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 58 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv.cpp:26]   --->   Operation 59 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 62 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 65 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 66 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 67 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_8 to i5" [conv.cpp:26]   --->   Operation 68 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 69 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 70 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wr_0, %r_0" [conv.cpp:26]   --->   Operation 71 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 72 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_5 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 73 'icmp' 'icmp_ln7' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 74 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 75 'select' 'select_ln7_i' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_9 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 76 'or' 'empty_9' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_9, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 77 'select' 'merge_i' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 78 'fadd' 'w_sum' <Predicate = (icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_3_1, %6 ]" [conv.cpp:26]   --->   Operation 79 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 80 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %6" [conv.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wc_0 to i6" [conv.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_2" [conv.cpp:26]   --->   Operation 86 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i6 %add_ln26_2, 2" [conv.cpp:26]   --->   Operation 87 'shl' 'shl_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i6 %shl_ln26, %add_ln26_2" [conv.cpp:26]   --->   Operation 88 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_3 = add i6 %sub_ln26_1, %zext_ln34_2" [conv.cpp:26]   --->   Operation 89 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %add_ln26_3 to i64" [conv.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [27 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 91 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [27 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_3" [conv.cpp:26]   --->   Operation 92 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %wc_0, %c_0" [conv.cpp:26]   --->   Operation 93 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %add_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %tmp_7 to i64" [conv.cpp:26]   --->   Operation 95 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_4" [conv.cpp:26]   --->   Operation 96 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %tmp_7, 1" [conv.cpp:26]   --->   Operation 97 'or' 'or_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln26)" [conv.cpp:26]   --->   Operation 98 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %tmp_9" [conv.cpp:26]   --->   Operation 99 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 100 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_6 : Operation 101 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 101 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 102 [2/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 102 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_6 : Operation 103 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 103 'load' 'input_load_1' <Predicate = (!icmp_ln21)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv.cpp:29]   --->   Operation 104 'specregionend' 'empty_8' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 105 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 106 [1/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 106 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_7 : Operation 107 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 107 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 108 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 108 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 109 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_7 : Operation 110 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 110 'load' 'input_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 111 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 111 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.1>
ST_8 : Operation 112 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 112 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv.cpp:26]   --->   Operation 113 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 114 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 115 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv.cpp:26]   --->   Operation 115 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv.cpp:26]   --->   Operation 116 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.9>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv.cpp:22]   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv.cpp:26]   --->   Operation 118 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 33.7>
ST_11 : Operation 120 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 121 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 122 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 123 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 124 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 125 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 126 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 127 'fcmp' 'tmp_4' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_4" [conv.cpp:33]   --->   Operation 128 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 129 'select' 'w_sum_2' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (1.42ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 131 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000]
br_ln8              (br               ) [ 011111111111]
r_0                 (phi              ) [ 001011111111]
icmp_ln8            (icmp             ) [ 001111111111]
empty               (speclooptripcount) [ 000000000000]
r                   (add              ) [ 011111111111]
br_ln8              (br               ) [ 000000000000]
specloopname_ln9    (specloopname     ) [ 000000000000]
tmp_1               (specregionbegin  ) [ 000111111111]
tmp_6               (bitconcatenate   ) [ 000000000000]
zext_ln11           (zext             ) [ 000111111111]
br_ln11             (br               ) [ 001111111111]
ret_ln41            (ret              ) [ 000000000000]
c_0                 (phi              ) [ 000101111110]
icmp_ln11           (icmp             ) [ 001111111111]
empty_4             (speclooptripcount) [ 000000000000]
c                   (add              ) [ 001111111111]
br_ln11             (br               ) [ 000000000000]
specloopname_ln12   (specloopname     ) [ 000000000000]
tmp_2               (specregionbegin  ) [ 000011111111]
zext_ln34           (zext             ) [ 000000000000]
add_ln34            (add              ) [ 000000000000]
zext_ln34_1         (zext             ) [ 000000000000]
trunc_ln34          (trunc            ) [ 000000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000000]
sub_ln34            (sub              ) [ 000011111111]
br_ln14             (br               ) [ 001111111111]
empty_12            (specregionend    ) [ 000000000000]
br_ln8              (br               ) [ 011111111111]
f_0                 (phi              ) [ 000011111110]
icmp_ln14           (icmp             ) [ 001111111111]
empty_5             (speclooptripcount) [ 000000000000]
f                   (add              ) [ 001111111111]
br_ln14             (br               ) [ 000000000000]
specloopname_ln15   (specloopname     ) [ 000000000000]
tmp_3               (specregionbegin  ) [ 000001111111]
zext_ln34_2         (zext             ) [ 000001111110]
zext_ln34_3         (zext             ) [ 000000000000]
add_ln34_1          (add              ) [ 000000000000]
zext_ln34_4         (zext             ) [ 000000000000]
conv_out_addr       (getelementptr    ) [ 000001111111]
br_ln18             (br               ) [ 001111111111]
empty_11            (specregionend    ) [ 000000000000]
br_ln11             (br               ) [ 001111111111]
wr_0                (phi              ) [ 000001000000]
w_sum_0             (phi              ) [ 000001111111]
icmp_ln18           (icmp             ) [ 001111111111]
empty_6             (speclooptripcount) [ 000000000000]
wr                  (add              ) [ 001111111111]
br_ln18             (br               ) [ 000000000000]
specloopname_ln19   (specloopname     ) [ 000000000000]
tmp_5               (specregionbegin  ) [ 000000111110]
zext_ln26           (zext             ) [ 000000000000]
tmp_8               (bitconcatenate   ) [ 000000000000]
zext_ln26_1         (zext             ) [ 000000000000]
sub_ln26            (sub              ) [ 000000000000]
sext_ln26           (sext             ) [ 000000111110]
add_ln26            (add              ) [ 000000111110]
br_ln21             (br               ) [ 001111111111]
icmp_ln7            (icmp             ) [ 000000000000]
icmp_ln7_1          (icmp             ) [ 000000000000]
select_ln7_i        (select           ) [ 000000000000]
empty_9             (or               ) [ 000000000000]
merge_i             (select           ) [ 000000000001]
w_sum_1             (phi              ) [ 001111111101]
wc_0                (phi              ) [ 000000100000]
icmp_ln21           (icmp             ) [ 001111111111]
empty_7             (speclooptripcount) [ 000000000000]
wc                  (add              ) [ 001111111111]
br_ln21             (br               ) [ 000000000000]
zext_ln26_2         (zext             ) [ 000000000000]
add_ln26_2          (add              ) [ 000000000000]
shl_ln26            (shl              ) [ 000000000000]
sub_ln26_1          (sub              ) [ 000000000000]
add_ln26_3          (add              ) [ 000000000000]
zext_ln26_3         (zext             ) [ 000000000000]
conv_weights_0_addr (getelementptr    ) [ 000000010000]
conv_weights_1_addr (getelementptr    ) [ 000000010000]
add_ln26_1          (add              ) [ 000000000000]
tmp_7               (bitconcatenate   ) [ 000000000000]
zext_ln26_4         (zext             ) [ 000000000000]
input_addr          (getelementptr    ) [ 000000010000]
or_ln26             (or               ) [ 000000000000]
tmp_9               (bitconcatenate   ) [ 000000000000]
input_addr_1        (getelementptr    ) [ 000000010000]
empty_8             (specregionend    ) [ 000000000000]
br_ln18             (br               ) [ 001111111111]
conv_weights_0_load (load             ) [ 000000001000]
input_load          (load             ) [ 000000001000]
conv_weights_1_load (load             ) [ 000000001000]
input_load_1        (load             ) [ 000000001000]
tmp_s               (fmul             ) [ 000000000100]
tmp_1_1             (fmul             ) [ 000000000110]
w_sum_3             (fadd             ) [ 000000000010]
specloopname_ln22   (specloopname     ) [ 000000000000]
w_sum_3_1           (fadd             ) [ 001111111111]
br_ln21             (br               ) [ 001111111111]
w_sum               (fadd             ) [ 000000000000]
bitcast_ln33        (bitcast          ) [ 000000000000]
tmp                 (partselect       ) [ 000000000000]
trunc_ln33          (trunc            ) [ 000000000000]
icmp_ln33           (icmp             ) [ 000000000000]
icmp_ln33_1         (icmp             ) [ 000000000000]
or_ln33             (or               ) [ 000000000000]
tmp_4               (fcmp             ) [ 000000000000]
and_ln33            (and              ) [ 000000000000]
w_sum_2             (select           ) [ 000000000000]
store_ln34          (store            ) [ 000000000000]
empty_10            (specregionend    ) [ 000000000000]
br_ln14             (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="conv_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_weights_0_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_weights_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
<pin id="138" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln34_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="2"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="f_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="f_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="2" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="wr_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="wr_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="w_sum_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="w_sum_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="w_sum_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="w_sum_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="216" class="1005" name="wc_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="wc_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 w_sum_3/8 w_sum_3_1/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_1/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln11_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln11_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="c_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln34_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln34_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="1"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln34_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln34_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_shl_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln34_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="f_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln34_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln34_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln34_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln34_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln18_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="wr_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln26_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln26_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln26_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln26_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln26_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="3"/>
<pin id="391" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln7_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln7_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_9_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_9/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="merge_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln21_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="wc_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln26_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln26_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="1"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln26_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln26_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln26_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="2" slack="2"/>
<pin id="465" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln26_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln26_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="0" index="1" bw="2" slack="3"/>
<pin id="476" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="1"/>
<pin id="482" dir="0" index="2" bw="2" slack="0"/>
<pin id="483" dir="0" index="3" bw="1" slack="0"/>
<pin id="484" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln26_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln26_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_9_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln33_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln33_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln33_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln33_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="23" slack="0"/>
<pin id="534" dir="0" index="1" bw="23" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln33_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln33_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="w_sum_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/11 "/>
</bind>
</comp>

<comp id="562" class="1005" name="r_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="567" class="1005" name="zext_ln11_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="575" class="1005" name="c_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="580" class="1005" name="sub_ln34_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="1"/>
<pin id="582" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="588" class="1005" name="f_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln34_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="2"/>
<pin id="595" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="conv_out_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="2"/>
<pin id="600" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="wr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="611" class="1005" name="sext_ln26_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln26_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="621" class="1005" name="merge_i_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="629" class="1005" name="wc_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="634" class="1005" name="conv_weights_0_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="1"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="conv_weights_1_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="input_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="input_addr_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="conv_weights_0_load_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="659" class="1005" name="input_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="conv_weights_1_load_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="669" class="1005" name="input_load_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_s_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_1_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="w_sum_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="w_sum_3_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="89" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="103" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="96" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="110" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="214"><net_src comp="192" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="196" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="204" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="234" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="117" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="123" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="129" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="123" pin="7"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="227" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="149" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="149" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="149" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="161" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="161" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="161" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="298" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="173" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="173" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="22" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="173" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="173" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="354"><net_src comp="185" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="185" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="185" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="185" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="362" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="185" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="145" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="169" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="169" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="400" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="394" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="406" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="420" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="433"><net_src comp="220" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="220" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="220" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="477"><net_src comp="220" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="157" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="491"><net_src comp="479" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="497"><net_src comp="479" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="511"><net_src comp="227" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="74" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="508" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="512" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="522" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="526" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="247" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="227" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="48" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="558"><net_src comp="550" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="565"><net_src comp="259" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="570"><net_src comp="273" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="578"><net_src comp="283" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="583"><net_src comp="314" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="591"><net_src comp="326" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="596"><net_src comp="332" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="601"><net_src comp="82" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="609"><net_src comp="356" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="614"><net_src comp="384" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="619"><net_src comp="388" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="624"><net_src comp="420" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="632"><net_src comp="435" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="637"><net_src comp="89" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="642"><net_src comp="96" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="647"><net_src comp="103" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="652"><net_src comp="110" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="657"><net_src comp="117" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="662"><net_src comp="123" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="667"><net_src comp="129" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="672"><net_src comp="123" pin="7"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="677"><net_src comp="234" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="682"><net_src comp="241" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="687"><net_src comp="227" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="692"><net_src comp="227" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="208" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {11 }
 - Input state : 
	Port: conv_1 : input_r | {6 7 }
	Port: conv_1 : conv_weights_0 | {6 7 }
	Port: conv_1 : conv_weights_1 | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_6 : 1
		zext_ln11 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		trunc_ln34 : 3
		p_shl_cast : 4
		sub_ln34 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_2 : 1
		zext_ln34_3 : 1
		add_ln34_1 : 2
		zext_ln34_4 : 3
		conv_out_addr : 4
	State 5
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_8 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 1
		select_ln7_i : 1
		empty_9 : 1
		merge_i : 1
		w_sum : 2
	State 6
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_2 : 1
		add_ln26_2 : 2
		shl_ln26 : 3
		sub_ln26_1 : 3
		add_ln26_3 : 4
		zext_ln26_3 : 5
		conv_weights_0_addr : 6
		conv_weights_1_addr : 6
		add_ln26_1 : 1
		tmp_7 : 2
		zext_ln26_4 : 3
		input_addr : 4
		or_ln26 : 3
		tmp_9 : 3
		input_addr_1 : 4
		conv_weights_0_load : 7
		input_load : 5
		conv_weights_1_load : 7
		input_load_1 : 5
	State 7
		tmp_s : 1
		tmp_1_1 : 1
	State 8
		w_sum_3 : 1
	State 9
		w_sum_3_1 : 1
	State 10
	State 11
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_4 : 1
		and_ln33 : 4
		w_sum_2 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_234     |    3    |   128   |   138   |
|          |      grp_fu_241     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_227     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_259      |    0    |    0    |    10   |
|          |       c_fu_283      |    0    |    0    |    10   |
|          |   add_ln34_fu_293   |    0    |    0    |    12   |
|          |       f_fu_326      |    0    |    0    |    10   |
|          |  add_ln34_1_fu_340  |    0    |    0    |    15   |
|    add   |      wr_fu_356      |    0    |    0    |    10   |
|          |   add_ln26_fu_388   |    0    |    0    |    10   |
|          |      wc_fu_435      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_445  |    0    |    0    |    15   |
|          |  add_ln26_3_fu_462  |    0    |    0    |    8    |
|          |  add_ln26_1_fu_473  |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_406 |    0    |    0    |    32   |
|  select  |    merge_i_fu_420   |    0    |    0    |    32   |
|          |    w_sum_2_fu_550   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_253   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_277  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_320  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_350  |    0    |    0    |    8    |
|   icmp   |   icmp_ln7_fu_394   |    0    |    0    |    8    |
|          |  icmp_ln7_1_fu_400  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_429  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_526  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_532 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_247    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_314   |    0    |    0    |    15   |
|    sub   |   sub_ln26_fu_378   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_456  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |    empty_9_fu_414   |    0    |    0    |    2    |
|    or    |    or_ln26_fu_493   |    0    |    0    |    0    |
|          |    or_ln33_fu_538   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_544   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_6_fu_265    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_306  |    0    |    0    |    0    |
|bitconcatenate|     tmp_8_fu_366    |    0    |    0    |    0    |
|          |     tmp_7_fu_479    |    0    |    0    |    0    |
|          |     tmp_9_fu_499    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln11_fu_273  |    0    |    0    |    0    |
|          |   zext_ln34_fu_289  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_298 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_332 |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_336 |    0    |    0    |    0    |
|   zext   |  zext_ln34_4_fu_345 |    0    |    0    |    0    |
|          |   zext_ln26_fu_362  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_374 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_441 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_467 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_488 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_302  |    0    |    0    |    0    |
|          |  trunc_ln33_fu_522  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_384  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |   shl_ln26_fu_450   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_512     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |   433   |   883   |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv_weights_0|    0   |   32   |   14   |
|conv_weights_1|    0   |   32   |   14   |
+--------------+--------+--------+--------+
|     Total    |    0   |   64   |   28   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln26_reg_616     |    2   |
|        c_0_reg_157        |    2   |
|         c_reg_575         |    2   |
|   conv_out_addr_reg_598   |    4   |
|conv_weights_0_addr_reg_634|    5   |
|conv_weights_0_load_reg_654|   32   |
|conv_weights_1_addr_reg_639|    5   |
|conv_weights_1_load_reg_664|   32   |
|        f_0_reg_169        |    2   |
|         f_reg_588         |    2   |
|    input_addr_1_reg_649   |    5   |
|     input_addr_reg_644    |    5   |
|    input_load_1_reg_669   |   32   |
|     input_load_reg_659    |   32   |
|      merge_i_reg_621      |   32   |
|        r_0_reg_145        |    2   |
|         r_reg_562         |    2   |
|     sext_ln26_reg_611     |    6   |
|      sub_ln34_reg_580     |    5   |
|      tmp_1_1_reg_679      |   32   |
|       tmp_s_reg_674       |   32   |
|      w_sum_0_reg_192      |   32   |
|      w_sum_1_reg_204      |   32   |
|     w_sum_3_1_reg_689     |   32   |
|      w_sum_3_reg_684      |   32   |
|        wc_0_reg_216       |    2   |
|         wc_reg_629        |    2   |
|        wr_0_reg_181       |    2   |
|         wr_reg_606        |    2   |
|     zext_ln11_reg_567     |    4   |
|    zext_ln34_2_reg_593    |    6   |
+---------------------------+--------+
|           Total           |   419  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_123 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   5  |   10   ||    9    |
|    r_0_reg_145    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_157    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_169    |  p0  |   2  |   2  |    4   ||    9    |
|  w_sum_0_reg_192  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_227    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_227    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_234    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_234    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   650  || 16.8445 ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   433  |   883  |
|   Memory  |    0   |    -   |    -   |   64   |   28   |
|Multiplexer|    -   |    -   |   16   |    -   |   156  |
|  Register |    -   |    -   |    -   |   419  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   16   |   916  |  1067  |
+-----------+--------+--------+--------+--------+--------+
