$date
	Tue Sep 26 21:09:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! address [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_address [31:0] $end
$scope module dut $end
$var wire 32 $ address [31:0] $end
$var wire 1 " clk $end
$var wire 32 % next_address [31:0] $end
$var reg 32 & address_temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
bx $
b0 #
0"
bx !
$end
#5000
b0 !
b0 $
b0 &
1"
#10000
0"
b100 #
b100 %
#15000
b100 !
b100 $
b100 &
1"
#20000
0"
b1000 #
b1000 %
#25000
b1000 !
b1000 $
b1000 &
1"
#30000
0"
b1100 #
b1100 %
