# VSD Hardware Design Program

## Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin

### üìö Contents

- [Introduction to noise margin](#introduction-to-noise-margin)
- [Noise Margin Definition ‚Äî VTC and Undefined Region](#noise-margin-definition--vtc-and-undefined-region)
- [Noise Margin Summary ‚Äî Handling Input "Bumps"](#noise-margin-summary--handling-input-bumps)
- [Sky130 Noise margin labs](#sky130-noise-margin-labs)
  
### `Introduction to noise margin`

Noise margin is the maximum noise voltage a CMOS circuit can tolerate without logic errors.

![Alt Text](Images/1.png)

This image compares:

**Ideal I/O characteristic** of an inverter with **infinite slope** ‚Äî abrupt switching at `Vdd/2` (left side)

**Actual inverter characteristic** with **finite slope** ‚Äî gradual transition region (right side)

### `Noise Margin Definition ‚Äî VTC and Undefined Region`

This figure illustrates how **Noise Margin** is derived from the **Voltage Transfer Characteristic (VTC)** of a CMOS inverter.

![Alt Text](Images/2.png)

‚úÖ The left plot shows:

- The slope of the VTC = **‚àí1** at two critical points:
  - `VIL`: Input Low Threshold Voltage
  - `VIH`: Input High Threshold Voltage

‚úÖ The right diagram shows:

- **VOH** and **VOL**: Valid output high/low voltage levels
- **VIL** and **VIH**: Input thresholds where the slope = ‚àí1

‚úÖ **Noise Margins**:

- `NMH = VOH ‚àí VIH`: Noise Margin High ‚Äî tolerance for noise on logic 1
- `NML = VIL ‚àí VOL`: Noise Margin Low ‚Äî tolerance for noise on logic 0

‚úÖ **Undefined Region**:

- Between `VIL` and `VIH`, the logic level is undefined.
- Any input noise in this region can cause unstable or invalid output.
- Designers aim to **maximize NMH/NML** to improve circuit robustness.

 Noise margins quantify how much noise a logic signal can tolerate before causing errors ‚Äî ensuring **reliable logic levels** in noisy environments.

### `Noise Margin Summary ‚Äî Handling Input "Bumps"`

This figure summarizes how **Noise Margins** help handle noisy "bumps" on signals ‚Äî ensuring correct logic detection.

![Alt Text](Images/3.png)

‚úÖ **Input thresholds**:

- `VIL`: Input voltage < Vdd/2 (~10% of Vdd) ‚Äî treated as **logic '0'**
- `VIH`: Input voltage > Vdd/2 (~90% of Vdd) ‚Äî treated as **logic '1'**

‚úÖ **Output thresholds**:

- `VOL`: Output voltage near 0V ‚Äî treated as **logic '0'** for next gate input
- `VOH`: Output voltage near Vdd ‚Äî treated as **logic '1'** for next gate input

‚úÖ **Noise bump scenarios**:

- **Case (a)**:  
  Bump height lies between `VOL` and `VIL` ‚Üí signal still treated as **logic '0'**.
  
- **Case (b)**:  
  Bump height lies between `VIL` and `VIH` ‚Üí output becomes **undefined** (logic unstable).
  
- **Case (c)**:  
  Bump height lies between `VIH` and `VOH` ‚Üí signal treated as **logic '1'**.

For any signal to be reliably interpreted as **logic '0'** or **logic '1'**, it must stay within the corresponding **Noise Margin (NML or NMH)** range ‚Äî outside the **undefined region**.

### `Sky130 Noise margin labs`

<details> <summary><strong>day4_inv_noisemargin_wp1_wn036.spice </strong></summary>

```
*Model Description
.param temp=27


*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt


*Netlist Description


XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1 l=0.15
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36 l=0.15


Cload out 0 50fF

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op

.dc Vin 0 1.8 0.01

.control
run
setplot dc1
display
.endc

.end
```
</details>

üìà**plot the waveforms in ngspice**

```shell
ngspice day4_inv_noisemargin_wp1_wn036.spice
plot out vs in
```

Below image is the waveform of VTC curve to get the Noise Margin:

![Alt Text](Images/4.png)

>ü§î **How to Calculate Noise Margin from SPICE VTC Plot ??**

In the interactive **ngspice VTC plot**, you can manually extract values for Noise Margin:

1Ô∏è‚É£ **Click on PMOS slope** (left edge of the transition):  
‚Üí Terminal displays: `x0 = VIL`, `y0 = VOH`

2Ô∏è‚É£ **Click on NMOS slope** (right edge of the transition):  
‚Üí Terminal displays: `x1 = VIH`, `y1 = VOL`


‚úÖ **Noise Margin High (NMH)**:  
`NMH = VOH ‚àí VIH = y0 ‚àí x1`

‚úÖ **Noise Margin Low (NML)**:  
`NML = VIL ‚àí VOL = x0 ‚àí y1`
