// Seed: 2486623038
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output wand id_10
);
  assign id_5 = 1;
  or primCall (id_10, id_2, id_3, id_4, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd24,
    parameter id_18 = 32'd0,
    parameter id_21 = 32'd36,
    parameter id_22 = 32'd52,
    parameter id_6  = 32'd99
) (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output wire id_5,
    input uwire _id_6,
    output wand id_7,
    input tri0 id_8[id_18  -  id_21 : 1 'b0],
    input tri0 id_9
    , id_28,
    input tri0 id_10,
    output wor id_11,
    output wor _id_12,
    output wand id_13,
    input wand id_14,
    output tri1 id_15,
    input wand id_16,
    output tri0 id_17[-1 : {  1  ,  (  id_12  )  ,  id_22  }],
    input wand _id_18,
    output tri id_19,
    input wire id_20,
    input uwire _id_21,
    output wor _id_22#(
        .id_29(1),
        .id_30(1)
    ),
    output uwire id_23,
    input tri0 id_24,
    output tri id_25,
    input wor id_26
);
  always $clog2(4);
  ;
  module_0 modCall_1 ();
  wire [id_6 : -1] id_31, id_32, id_33;
  wire  id_34;
  wire  id_35;
  logic id_36 [1 : -1];
  ;
endmodule
