<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='56' type='unsigned int llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='54'>/// Return the end register initially reserved for the scratch wave offset in
  /// case spilling is needed.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='213' u='c' c='_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1814' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1863' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='134' ll='139' type='unsigned int llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg(const llvm::MachineFunction &amp; MF) const'/>
