# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../AP_5v.srcs/sources_1/new" --include "../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim" \
"sim_tb_top_func_synth.v" \
"../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/wiredly.v" \

sv xil_defaultlib "C:/FPGA/AP_5v_1clk/AP_5v.srcs/sources_1/new/para_def.v" --include "../../../../../AP_5v.srcs/sources_1/new" --include "../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim" \
"../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model.sv" \

verilog xil_defaultlib "C:/FPGA/AP_5v_1clk/AP_5v.srcs/sources_1/new/para_def.v" --include "../../../../../AP_5v.srcs/sources_1/new" --include "../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim" \
"../../../../../AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" \

# Do not sort compile order
nosort
