

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               adda8e58574106fd26e85d273a499eea  /home/pli11/Desktop/re_test/megakv/delete/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/delete/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_deleteP7ielem_sP8bucket_sii : hostFun 0x0x40246f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_deleteP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' : regs=15, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40231f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402225, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmuP7ielem_sP8bucket_sii : hostFun 0x0x402108, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmoP7ielem_sP8bucket_sii : hostFun 0x0x401f95, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmbP7ielem_sP8bucket_sii : hostFun 0x0x401e22, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fc1c38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed2fc1c30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fc1c2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed2fc1c28..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e22 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_delete_nvmbP7ielem_sP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x050 (run.1.sm_70.ptx:37) @%p4 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (run.1.sm_70.ptx:132) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f0 (run.1.sm_70.ptx:60) @%p6 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (run.1.sm_70.ptx:67) mov.u32 %r19, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (run.1.sm_70.ptx:72) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (run.1.sm_70.ptx:90) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (run.1.sm_70.ptx:77) @%p8 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (run.1.sm_70.ptx:90) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (run.1.sm_70.ptx:93) @%p9 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (run.1.sm_70.ptx:126) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x208 (run.1.sm_70.ptx:107) @%p10 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (run.1.sm_70.ptx:126) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x228 (run.1.sm_70.ptx:112) @%p11 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (run.1.sm_70.ptx:126) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x278 (run.1.sm_70.ptx:129) @%p12 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (run.1.sm_70.ptx:132) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_delete_nvmbP7ielem_sP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_delete_nvmbP7ielem_sP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 225465
gpu_sim_insn = 16434862
gpu_ipc =      72.8932
gpu_tot_sim_cycle = 225465
gpu_tot_sim_insn = 16434862
gpu_tot_ipc =      72.8932
gpu_tot_issued_cta = 8
gpu_occupancy = 49.0045% 
gpu_tot_occupancy = 49.0045% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7623
partiton_level_parallism_total  =       1.7623
partiton_level_parallism_util =       2.2646
partiton_level_parallism_util_total  =       2.2646
L2_BW  =      63.8387 GB/Sec
L2_BW_total  =      63.8387 GB/Sec
gpu_total_sim_rate=53708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 43177, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 45571, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 45256, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 50033, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 50604, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 49485, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 45878, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 48958, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 378962
	L1D_total_cache_miss_rate = 0.7709
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 155815
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2704, 2727, 2704, 2704, 2704, 2704, 2727, 2704, 2704, 
gpgpu_n_tot_thrd_icount = 22164416
gpgpu_n_tot_w_icount = 692638
gpgpu_n_stall_shd_mem = 327620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 331808
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11527	W0_Idle:97078	W0_Scoreboard:6133269	W1:180	W2:0	W3:216	W4:196392	W5:0	W6:0	W7:0	W8:234	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:495616
single_issue_nums: WS0:173148	WS1:173125	WS2:173171	WS3:173194	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2654464 {8:331808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13272320 {40:331808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 1092 
max_icnt2mem_latency = 26 
maxmrqlatency = 317 
max_icnt2sh_latency = 53 
averagemflatency = 474 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:111198 	56672 	1164 	1775 	10668 	15477 	5783 	887 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193706 	15982 	187651 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	397344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	367708 	27907 	1650 	65 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	318 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         3         4         3         3         4         4         4         8         9        12         3         3         3         3 
dram[1]:         3         3         3         3         3         5        10         4         5         6         6        14         6         3         3         4 
dram[2]:         4         3         3         3         3         3         4         6         4         8        11         5         3         3         3         3 
dram[3]:         3         6         3         3         3         3         4         3         8         7         9         7         3         3         3         3 
dram[4]:         3         3         3         3         3         3         3         4         6         4         9         9         3         3         3         3 
dram[5]:         3         3         3         3         4         3         4         6         9         5         6         8         3         3         3         3 
dram[6]:         3         3         3         3         3         3         4         4         4        16         8         5         3         3         3         3 
dram[7]:         4         3         3         3         3         3         3         3         6         4        10         6         3         3         3         3 
dram[8]:         3         3         3         3         3         3         4         7         4         8         6         7         3         3         4         3 
dram[9]:         3         3         3         3         3         3         5         5        11         8        10        11         3         3         3         3 
dram[10]:         3         3         3         3         3         3         3        11         6         5         6        13         3         3         3         3 
dram[11]:         3         3         3         3         3         3         4         3         5        10        15        10         3         3         3         3 
dram[12]:         3         3         3         3         3         3         3         7         9         6        16        10         3         3         3         3 
dram[13]:         3         3         3         3         3         3         6         3         6         7         8         4         3         3         3         3 
dram[14]:         3         3         6         3         3         3         4         4         6         5         8         9         3         3         3         4 
dram[15]:         3         3         3         6         3         3         4         4         7         8         5         5         3         3         3         3 
dram[16]:         3         3         3         3         3         3         4         5        12        10         8         8         3         4         3         3 
dram[17]:         3         3         4         3         3         3         4         3         4         8         8         5         3         3         3         3 
dram[18]:         3         3         3         4         3         3         3         5         7         8         5        10         3         4         3         3 
dram[19]:         3         4         3         3         3         3         6         3        10         6        12         6         3         3         3         3 
dram[20]:         3         3         3         3         3         3         7         4         5        13        13         9         3         3         3         3 
dram[21]:         5         3         3         3         3         3         4         5         4         5         7         6         3         3         6         3 
dram[22]:         3         3         3         3         4         4         8         4        12         8         9         5         3         3         3         3 
dram[23]:         3         3         3         3         3         3         4         3         5         6         9        11         3         3         3         3 
dram[24]:         3         3         3         3         3         3         3        12         3         7         8        17         3         3         3         3 
dram[25]:         3         6         3         3         3         3         3         4         4         8        10         7         3         3         3         3 
dram[26]:         5         3         3         3         4         3         5         6         8         5        12        10         3         3         3         3 
dram[27]:         3         3         3         3         3         3         4         3         6         8         6        11         3         3         3         3 
dram[28]:         3         3         3         3         3         4         4         6        11         7        13         7         3         3         3         3 
dram[29]:         3         3         3         3         3         3         7         4         4         5         9        10         3         3         3         3 
dram[30]:         3         3         3         3         3         3         3         5         6        14         7         4         3         3         3         3 
dram[31]:         3         3         3         3         3         3         4         3         8         5        17         8         3         4         3         3 
maximum service time to same row:
dram[0]:      6938      8133     10632      5872      7609      8911      7679     11737      7828      6130      9028      9111      8252      6643      9107      8996 
dram[1]:      7193      5859     10828     11176      7189      6066     10478      7351      8147      8336      5908      8754      7910      7096      6078      8119 
dram[2]:      7246      6234      8059      6893      7494     10928      6809      7863      8761      5846      9494     14143      6421     11802      8344      8932 
dram[3]:     11404      9356      8805      8334      8057      7848      7947      9404     11106      6505      5907      8087      8851     11023     12861     12728 
dram[4]:      6306      5867     10391     10279      8136      6417      8147      5887      8647      9328      6355     12161      7191      9529      8360      9028 
dram[5]:      6645      8821      6347      8035      7435      9005      7335      9981      6474      6484      7555      7692      6269      8992     10632     10928 
dram[6]:      8901      6609      5976      8552      6628      8253      6708      9587      8333      6264      7533      6878      7717      5981      6713      9699 
dram[7]:      8032      8975      8083      6015      8575      9185      7618      8887      5840     10451      8015      6527      8784      9583      6978      8457 
dram[8]:      7140      5925      9377      9555      8240      6990      6174      9116      8096      6662      6825      9987      7692      5888      7820      6274 
dram[9]:      5816     10003      9292      8124      8276      8209      6147      5855      8996      5847      8268      7257      6591      9434     10830     13194 
dram[10]:      5851      5835      6138      8754      8461     10765      9453      7964      8629      7781     10070      7083      7593      9629     10117     11650 
dram[11]:      8878      8143      7720      7722     10035      5856     13192      8178      5846      8381      6198      8507     11717      6828     10267      8090 
dram[12]:      7671      6748      7530     15710      6432      8012      7665      7440      9047      9148      8563     15726      5859      7908      9688     10276 
dram[13]:      7271      7046      8269      8800      7441      6125      7700     10369      5943      8750      7583      6595      7558      9701      5844      7297 
dram[14]:      8170      7983      8375      9900      7350     10640      5863      8411      7524      5871     10819      8276      5835      9562      8414      9469 
dram[15]:      5891      6369      7734      9218      7758      5940      8304      6493      6098      7422      8294      5843      7744      9506      7333     10466 
dram[16]:      8125      6692     10607      9850     11441      6998      5827      8025      6146      5852      6118     10723      5891      6922      7623      6588 
dram[17]:     10900      7956     12175     17413      7044      8317     15368      8268      7200      5890      5880      8140      6402      6887      7336      5811 
dram[18]:      8660      9550      8657      8077      9050      7987      9766      8764      7334      7884     12072      9092      6177      8059      7862      8445 
dram[19]:      7306      8513     13607     10677      7280      9739      8390      6303     10514      5843     10740      5976     11457      5831      5851      8821 
dram[20]:      6492      8336      8903      9983      8627      8221      6231      6898      7372      8119      6103      7627      8720      8400      7305      5896 
dram[21]:     12915      6788      5816      6310      5882     11125      6663      6611      8452     16759      9983      7563      6940     10342      9183      7350 
dram[22]:     10733      6382      6435      8126      9220     13247      9818      6448      7402      5935      6483      9296      7197     10856      7250      8722 
dram[23]:      8875      8702     10929      5931     12119      7342      7525      7242      9204      8003      5976      5891      5862      5963     11796      9364 
dram[24]:      6605     10940      7482     11041     11310      9452      8412      8143      8961      9508      7894     11500     15162     10507      5984      6792 
dram[25]:     12171      6038      8429     12283      6379      5856     10904      8221     11096     10277      8106      6458      5866      8838      8264      8168 
dram[26]:      6816      6003      9302      7142     10108      7646     10708      5859      8595      9525      7641     11480      7498     12123      9323      6143 
dram[27]:      6567      6571      6768      7446      6556     14961      9272      9636      7736      6419      7371     10102     11741     17456     10573      8920 
dram[28]:      6910      5928      7158     10750      6521     10043      7861      7081      5839      8405      6756      8536      5908      8160      6347      6891 
dram[29]:      7607     12564      8186     12352      7973      5874      5876      8343      8685      8964      5988      6543      8061      5985      6797      8217 
dram[30]:      8905      6681      7277      8005      6616      6393      8274     11731      6874     11916      6766     10600      7356      5884     10477      8562 
dram[31]:      6069      9834      7490      5892     10414     10529      8063      8539      7089     11168      7313      6451      5943      6382      8705      9153 
average row accesses per activate:
dram[0]:  1.155425  1.158333  1.205882  1.120000  1.120219  1.133531  1.141333  1.142857  1.195266  1.256493  1.221311  1.289720  1.140260  1.104000  1.239382  1.177606 
dram[1]:  1.111922  1.119186  1.168712  1.143662  1.120787  1.108635  1.223827  1.130542  1.184573  1.179625  1.148402  1.231928  1.149425  1.124590  1.202206  1.129032 
dram[2]:  1.142857  1.193309  1.086076  1.173410  1.167235  1.098462  1.227119  1.154040  1.188406  1.209770  1.242991  1.197531  1.068433  1.172881  1.131054  1.126801 
dram[3]:  1.123418  1.141210  1.149701  1.191919  1.152299  1.188088  1.111628  1.126801  1.176812  1.168831  1.238220  1.180451  1.164179  1.174757  1.145015  1.130952 
dram[4]:  1.132948  1.150273  1.146497  1.163498  1.171975  1.153846  1.190769  1.220641  1.169231  1.248344  1.302671  1.315217  1.238434  1.195122  1.197917  1.098315 
dram[5]:  1.168937  1.115819  1.123116  1.145833  1.130653  1.128205  1.198795  1.190751  1.195929  1.205056  1.158986  1.251592  1.087404  1.082500  1.186335  1.148410 
dram[6]:  1.201987  1.131148  1.176136  1.218045  1.120787  1.198582  1.127500  1.216117  1.287313  1.167920  1.282958  1.195251  1.166113  1.081967  1.190000  1.093151 
dram[7]:  1.205387  1.164474  1.156522  1.128767  1.148459  1.200000  1.164740  1.174847  1.205047  1.176471  1.236527  1.266667  1.175258  1.166667  1.140449  1.182796 
dram[8]:  1.138138  1.111399  1.172804  1.138462  1.170659  1.145349  1.167598  1.185897  1.219512  1.238372  1.181176  1.241379  1.094872  1.187919  1.174757  1.144970 
dram[9]:  1.126100  1.114973  1.095109  1.116477  1.114504  1.240157  1.187135  1.140584  1.205521  1.163683  1.227979  1.217033  1.155172  1.178571  1.175627  1.200000 
dram[10]:  1.147309  1.183230  1.152493  1.082725  1.110236  1.114441  1.224719  1.186186  1.230769  1.189911  1.148438  1.278788  1.240143  1.153374  1.176282  1.139394 
dram[11]:  1.191638  1.125000  1.230216  1.150470  1.107817  1.091864  1.235294  1.174312  1.154856  1.200565  1.203209  1.285211  1.197368  1.156522  1.160000  1.156352 
dram[12]:  1.121813  1.109920  1.116809  1.139932  1.126761  1.135447  1.165625  1.183674  1.155340  1.179221  1.250000  1.279743  1.116162  1.147059  1.123563  1.186567 
dram[13]:  1.134503  1.160279  1.164038  1.141509  1.146789  1.185811  1.229730  1.158940  1.197943  1.241722  1.179803  1.175711  1.156695  1.151976  1.126027  1.199357 
dram[14]:  1.151335  1.154088  1.120321  1.158416  1.179739  1.141566  1.116883  1.175000  1.219512  1.145882  1.236311  1.194301  1.123684  1.149813  1.185668  1.152174 
dram[15]:  1.165289  1.157895  1.146789  1.193662  1.121827  1.142857  1.163743  1.254125  1.269795  1.162371  1.217910  1.143193  1.150442  1.150160  1.184211  1.130435 
dram[16]:  1.108504  1.104000  1.147309  1.195652  1.157556  1.121739  1.111628  1.204334  1.209945  1.181159  1.255952  1.162095  1.153846  1.138728  1.153153  1.168919 
dram[17]:  1.197880  1.109375  1.191781  1.133106  1.127717  1.159639  1.222603  1.113158  1.210826  1.153034  1.213699  1.170115  1.108571  1.143617  1.166667  1.105392 
dram[18]:  1.167939  1.165217  1.169811  1.219858  1.167702  1.152174  1.171521  1.246479  1.239482  1.187328  1.176781  1.222222  1.160656  1.187702  1.167173  1.112994 
dram[19]:  1.162500  1.151007  1.142857  1.175182  1.127027  1.152318  1.162242  1.173410  1.182320  1.176617  1.224868  1.244186  1.142442  1.142091  1.140496  1.196078 
dram[20]:  1.117302  1.133333  1.253012  1.131902  1.125000  1.122616  1.170588  1.207668  1.200000  1.297872  1.237960  1.270270  1.166102  1.138138  1.137097  1.159544 
dram[21]:  1.253061  1.134670  1.121884  1.134048  1.170088  1.169329  1.116162  1.169761  1.192201  1.204678  1.229050  1.223433  1.148867  1.140575  1.164179  1.144022 
dram[22]:  1.167203  1.224490  1.196141  1.130194  1.130000  1.113350  1.179710  1.095012  1.172749  1.192737  1.218750  1.248503  1.096104  1.123457  1.151613  1.149068 
dram[23]:  1.180064  1.119891  1.101639  1.125000  1.111111  1.186885  1.139785  1.156977  1.250814  1.228669  1.201511  1.222528  1.123153  1.158385  1.160819  1.119534 
dram[24]:  1.142857  1.128947  1.188854  1.177778  1.176895  1.173077  1.174342  1.228477  1.223270  1.246201  1.229774  1.202857  1.160656  1.095368  1.077889  1.138504 
dram[25]:  1.159091  1.191419  1.154799  1.096515  1.116618  1.173252  1.115090  1.196970  1.157609  1.244681  1.229974  1.177986  1.114504  1.134969  1.221818  1.117994 
dram[26]:  1.187279  1.124668  1.148368  1.184713  1.125731  1.183946  1.210000  1.116705  1.243750  1.178667  1.246106  1.222528  1.165663  1.133523  1.133531  1.124668 
dram[27]:  1.097938  1.181538  1.250000  1.096447  1.176966  1.154839  1.128947  1.158358  1.204918  1.189504  1.142857  1.247761  1.218254  1.177258  1.119444  1.120482 
dram[28]:  1.207921  1.191419  1.235294  1.220779  1.106061  1.222615  1.157738  1.169279  1.312704  1.203438  1.218905  1.218667  1.104878  1.107895  1.097368  1.094595 
dram[29]:  1.093525  1.103858  1.122951  1.210145  1.142857  1.148352  1.188791  1.162162  1.201149  1.135870  1.178192  1.261765  1.184127  1.133880  1.145897  1.144543 
dram[30]:  1.166667  1.145401  1.090487  1.119318  1.175000  1.122667  1.161094  1.085714  1.195592  1.276316  1.225641  1.197943  1.098701  1.131514  1.104816  1.184466 
dram[31]:  1.116279  1.110170  1.126722  1.148688  1.129310  1.113497  1.154286  1.148571  1.207692  1.232836  1.197917  1.252174  1.135734  1.191489  1.161616  1.232143 
average row locality = 203633/174677 = 1.165769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       272       254       292       294       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       310       300       304       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       308       284       292       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       328       266       284       314       336       334       208       242       252       252 
dram[4]:       260       280       240       204       244       230       262       232       316       262       312       256       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       280       330       300       354       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       238       326       286       320       234       308       238       266 
dram[7]:       238       236       266       274       272       240       274       256       262       308       294       286       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       300       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       314       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       292       280       308       302       230       250       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       286       294       260       260       212 
dram[13]:       258       222       246       242       250       234       248       240       328       262       338       322       270       252       274       248 
dram[14]:       258       244       278       234       240       254       292       258       280       336       304       326       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       260       306       316       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       324       266       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       220       276       258       242       286       294       306       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       242       244       264       298       316       336       236       244       256       262 
dram[19]:       248       228       236       214       278       232       272       274       300       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       270       258       292       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       300       302       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       280       314       336       300       306       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       288       274       268       251       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       240       254       272       288       272       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       270       300       246       336       354       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       332       278       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       280       238       294       270       308       278       330       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       266       254       286       296       348       326       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       276       250       258 
dram[30]:       252       257       312       262       250       282       258       308       304       274       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       274       272       330       290       326       308       272       260       230       230 
total dram reads = 138097
bank skew: 360/202 = 1.78
chip skew: 4526/4048 = 1.12
number of total write accesses:
dram[0]:       132       139       110       150       138       128       136       138       124       117       129       118       147       138       107       103 
dram[1]:       153       129       127       136       133       134       107       149       130       136       147       115       134       115       109       140 
dram[2]:       120       107       143       136       114       119       114       149       126       129       115       143       162       116       133       131 
dram[3]:       119       132       128       118       131       127       150       125       122       136       137       137       104       121       127       128 
dram[4]:       132       141       120       102       124       115       125       111       140       115       127       107       116       115       115       131 
dram[5]:       143       133       149       129       148       132       126       132       140       129       149       111       141       145       128       109 
dram[6]:       121       140       138       108       133       112       145       108       107       140       113       133       117       154       119       133 
dram[7]:       120       118       133       138       138       120       129       127       120       132       119       113       114       133       136       110 
dram[8]:       127       143       138       124       131       132       134       118       120       126       148       112       143       118       121       129 
dram[9]:       128       139       135       131       146       105       128       138       119       141       138       129       134       134       110       122 
dram[10]:       135       127       131       149       141       137       105       125       124       121       133       120       116       126       123       126 
dram[11]:       114       132       114       123       137       138       101       124       136       127       132       107       122       133       127       119 
dram[12]:       132       138       132       112       132       132       119       130       144       142       124       112       148       130       131       106 
dram[13]:       130       111       123       121       125       117       116       110       138       113       141       133       136       127       137       125 
dram[14]:       130       123       141       117       121       125       138       118       120       151       125       135       143       103       122       125 
dram[15]:       141       118       125       113       148       126       130       120       127       135       116       145       132       120       120       122 
dram[16]:       126       138       135       110       120       129       154       123       130       147       122       137       135       132       128       116 
dram[17]:       113       142       116       112       139       127       115       137       131       131       129       149       130       144       119       151 
dram[18]:       102       134       124       116       124       123       120       110       119       133       130       137       118       123       128       132 
dram[19]:       124       115       116       108       139       116       122       132       128       143       135       124       131       142       138       103 
dram[20]:       127       136       104       123       129       138       128       120       128       106       127       121       116       127       141       137 
dram[21]:       103       132       135       141       133       122       142       139       130       124       128       129       119       119       130       141 
dram[22]:       121       120       124       136       148       148       127       147       146       127       123       121       142       122       119       124 
dram[23]:       123       137       112       141       130       118       136       124       116       109       141       129       152       125       133       128 
dram[24]:       134       143       128       125       110       122       117       117       117       122       108       123       118       134       143       137 
dram[25]:       119       121       125       137       127       128       140       125       126       105       140       149       146       124       112       127 
dram[26]:       112       142       129       124       127       118       117       156       120       128       116       127       129       133       128       142 
dram[27]:       142       128       109       144       139       120       135       125       133       130       142       118       103       118       135       124 
dram[28]:       122       121       119       126       146       114       123       119       117       124       142       131       151       141       139       162 
dram[29]:       152       124       137       112       120       138       125       123       124       128       129       123       125       139       127       130 
dram[30]:       126       129       158       132       126       139       124       148       130       114       138       134       141       152       130       122 
dram[31]:       128       131       137       132       131       121       130       130       141       123       134       124       138       132       115       115 
total dram writes = 65536
bank skew: 162/101 = 1.60
chip skew: 2144/1936 = 1.11
average mf latency per bank:
dram[0]:        937       930       973       955       955       966       946       954       946       951       911       947       863       862       838       832
dram[1]:        926       947       954       954       951       954       981       956       928       943       913       918       852       841       838       849
dram[2]:        938       965       952       955       985       975       974       951       955       934       922       902       851       866       842       859
dram[3]:        941       944       977       984       963       986       946       950       929       927       905       912       836       846       848       851
dram[4]:        950       928       957       968       977       970       969       978       930       949       925       938       844       851       850       852
dram[5]:        920       934       936       957       939       957       954       958       925       926       901       925       851       840       827       849
dram[6]:        954       947       957       988       957       992       960       999       976       916       911       914       849       848       849       840
dram[7]:        956       958       950       952       960       967       957       986       966       935       917       923       842       841       849       851
dram[8]:        944       939       960       982       964       965       949       973       951       929       905       929       851       848       839       843
dram[9]:        933       941       960       970       948       981       971       966       967       938       910       926       840       857       850       852
dram[10]:        944       946       978       966       949       969       983       960       928       926       921       908       839       850       840       841
dram[11]:        957       942       974       972       952       942      1004       984       937       926       909       919       836       842       832       846
dram[12]:        943       949       976       989       959       965       981       953       928       946       911       928       853       848       852       840
dram[13]:        937       968       967       966       968       961       974       962       936       953       917       914       847       859       867       848
dram[14]:        957       962       973       978       984       961       961       953       939       927       921       926       848       844       858       853
dram[15]:        942       966       961       993       949       975       969       965       930       943       924       919       855       824       850       842
dram[16]:        939       941       952       970       965       963       945       951       926       906       930       918       852       840       840       845
dram[17]:        955       952       979       975       945       979       985       970       934       927       911       908       856       851       846       847
dram[18]:        962       948       944       974       951       962       968       951       957       938       914       914       854       847       842       864
dram[19]:        943       969       968       976       950      1002       957       977       948       924       910       928       847       852       857       857
dram[20]:        950       952       971       950       965       960       967       978       937       938       929       926       861       861       850       861
dram[21]:        965       931       946       933       952       982       953       958       939       934       916       920       865       852       861       866
dram[22]:        943       959       979       950       936       951       956       955       942       929       920       928       857       850       848       853
dram[23]:        945       955       981       931       967       975       958       975       934       943       917       917       850       847       842       843
dram[24]:        926       944       959       975       988       975       990       974       945       919       930       935       846       850       848       844
dram[25]:        941       961       971       955       959       951       973       966       931       958       919       916       853       845       842       849
dram[26]:        964       940       980       970       962       984       961       947       941       924       935       906       847       833       847       841
dram[27]:        937       954      1000       955       960       974       969       970       948       959       914       924       856       847       852       844
dram[28]:        932       964       980       961       962       981       953       972       940       937       917       908       850       852       857       846
dram[29]:        915       948       965       989       972       957       952       973       951       946       927       924       860       851       854       847
dram[30]:        939       944       946       970       973       955       975       967       925       947       907       918       846       848       849       842
dram[31]:        943       962       984       989       972       986       981       973       929       956       926       929       864       856       856       852
maximum mf latency per bank:
dram[0]:        934       934       891       929       926       906       925       957       937       888       949       923       924       963       878       904
dram[1]:        983       976       913       880       892       887       897       970       894       875       990       895       884       919       894       906
dram[2]:        911       895       919       961       910       887       912       934       929       918       934       937       896       908       898       890
dram[3]:        930       920       919       901       935       881       944       892       897       989       919       895       888       902       891       894
dram[4]:        933       914       911       883       893       889       921       918       905       991       902       894       900       908       895       902
dram[5]:        948       896       941       889       933       924       913       918       973       932       941       892       917       895       925       993
dram[6]:        899       895       907       938       892       901       908       890       886       910       893       916       925       886       901       928
dram[7]:        909       961       962       903       956       913       887       922       937       936       943       891       925       886       894       972
dram[8]:        920       917       921       950       916       954       923       914       889       917       937       906       915       891       913       913
dram[9]:        905       906       906       972       894       898       895       920       903       898       942       953       895       918       877       914
dram[10]:        891       985       947       942       958       919       889       926       951       929       918       905       916       921       889      1006
dram[11]:        901       909       924       929       911       901       920       931       891       930       992       884       910       885       882       939
dram[12]:        936      1028       919       880       925       916       887       907       888       945       904       908       894       884       907       890
dram[13]:        883       883       894       906       899       923       885       891       909       952       903       928       893       927       937       887
dram[14]:        895       923       913       912       930       912       910       919       895       892       918       911       934       899       981       932
dram[15]:        902       916       976       931       916       940       908       902       964       886       900       909       928       887       901       902
dram[16]:        891       909       887       891       890       895       901       909       884       922       945       902       896       925       913       928
dram[17]:        901       932       938       918       919       900       983       943       913       905       916       917       904       905       894       928
dram[18]:        939       940       897       883       900       917       882       911       901       899       964       912       916       903       952       922
dram[19]:        922       874       889       930       921       922       949       959       903       930       904       929       895       946       900       893
dram[20]:        903       935       889       892       885       932       912       894       882       894       899       904       922       888       924       904
dram[21]:        901       910       885       924       953       958       911       981       912       933       911       920       921       910       904       915
dram[22]:        943       928       911      1009       939       943       924       936       910       931       903       967       916       936       892       897
dram[23]:        887       960       913       902       914       924       925       923       932       940       955       908       963       964       917       889
dram[24]:        891       939       889       955       876       898       876       921       909       927       885       914       895       888       936       935
dram[25]:        895       935       902       920       889       932       893       961       897       882       894       946       977       931       894       891
dram[26]:        895       929       896       914       933       911       895       935       918       941       901       952       886       931       946       903
dram[27]:        918       935       898      1092       924       892       903       926       897       889       922       894       887       888       921       914
dram[28]:        879       902       894       936       946       888       933       957       893       908       911       938       919       922       970       912
dram[29]:        902       939       892       940       902       926       910       893       927       889       895       937       892       916       902       902
dram[30]:        909       984       908       887       906       895       895       914      1055       911       897       956       992       938       885       896
dram[31]:        935       928       899       913       897       892       895       904       895       924       943       906       923       913       917       903
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153034 n_act=5440 n_pre=5424 n_ref_event=0 n_req=6370 n_rd=4316 n_rd_L2_A=0 n_write=2054 n_wr_bk=0 bw_util=0.03763
n_activity=92923 dram_eff=0.06855
bk0: 262a 159387i bk1: 278a 158703i bk2: 218a 161278i bk3: 298a 157860i bk4: 272a 158915i bk5: 254a 159573i bk6: 292a 158443i bk7: 294a 158493i bk8: 280a 159343i bk9: 270a 160419i bk10: 318a 158496i bk11: 296a 159997i bk12: 292a 158156i bk13: 276a 158410i bk14: 214a 162090i bk15: 202a 162086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145997
Row_Buffer_Locality_read = 0.139018
Row_Buffer_Locality_write = 0.160662
Bank_Level_Parallism = 2.460516
Bank_Level_Parallism_Col = 1.687149
Bank_Level_Parallism_Ready = 1.031711
write_to_read_ratio_blp_rw_average = 0.352895
GrpLevelPara = 1.490222 

BW Util details:
bwutil = 0.037626 
total_CMD = 169298 
util_bw = 6370 
Wasted_Col = 34596 
Wasted_Row = 25479 
Idle = 102853 

BW Util Bottlenecks: 
RCDc_limit = 38478 
RCDWRc_limit = 14881 
WTRc_limit = 8853 
RTWc_limit = 5717 
CCDLc_limit = 1591 
rwq = 0 
CCDLc_limit_alone = 1119 
WTRc_limit_alone = 8508 
RTWc_limit_alone = 5590 

Commands details: 
total_CMD = 169298 
n_nop = 153034 
Read = 4316 
Write = 2054 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5440 
n_pre = 5424 
n_ref = 0 
n_req = 6370 
total_req = 6370 

Dual Bus Interface Util: 
issued_total_row = 10864 
issued_total_col = 6370 
Row_Bus_Util =  0.064171 
CoL_Bus_Util = 0.037626 
Either_Row_CoL_Bus_Util = 0.096067 
Issued_on_Two_Bus_Simul_Util = 0.005730 
issued_two_Eff = 0.059641 
queue_avg = 0.202672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.202672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152641 n_act=5637 n_pre=5621 n_ref_event=0 n_req=6496 n_rd=4402 n_rd_L2_A=0 n_write=2094 n_wr_bk=0 bw_util=0.03837
n_activity=93136 dram_eff=0.06975
bk0: 304a 157282i bk1: 256a 159393i bk2: 254a 159572i bk3: 270a 159272i bk4: 266a 159061i bk5: 264a 159078i bk6: 232a 161233i bk7: 310a 157352i bk8: 300a 158713i bk9: 304a 158502i bk10: 356a 156398i bk11: 294a 159554i bk12: 266a 159252i bk13: 228a 160440i bk14: 218a 161522i bk15: 280a 158635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132235
Row_Buffer_Locality_read = 0.127442
Row_Buffer_Locality_write = 0.142311
Bank_Level_Parallism = 2.542549
Bank_Level_Parallism_Col = 1.699346
Bank_Level_Parallism_Ready = 1.027709
write_to_read_ratio_blp_rw_average = 0.352169
GrpLevelPara = 1.499366 

BW Util details:
bwutil = 0.038370 
total_CMD = 169298 
util_bw = 6496 
Wasted_Col = 35066 
Wasted_Row = 25302 
Idle = 102434 

BW Util Bottlenecks: 
RCDc_limit = 39475 
RCDWRc_limit = 15529 
WTRc_limit = 9308 
RTWc_limit = 5284 
CCDLc_limit = 1657 
rwq = 0 
CCDLc_limit_alone = 1219 
WTRc_limit_alone = 8969 
RTWc_limit_alone = 5185 

Commands details: 
total_CMD = 169298 
n_nop = 152641 
Read = 4402 
Write = 2094 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5637 
n_pre = 5621 
n_ref = 0 
n_req = 6496 
total_req = 6496 

Dual Bus Interface Util: 
issued_total_row = 11258 
issued_total_col = 6496 
Row_Bus_Util =  0.066498 
CoL_Bus_Util = 0.038370 
Either_Row_CoL_Bus_Util = 0.098389 
Issued_on_Two_Bus_Simul_Util = 0.006480 
issued_two_Eff = 0.065858 
queue_avg = 0.213936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.213936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152969 n_act=5499 n_pre=5483 n_ref_event=0 n_req=6367 n_rd=4310 n_rd_L2_A=0 n_write=2057 n_wr_bk=0 bw_util=0.03761
n_activity=93761 dram_eff=0.06791
bk0: 240a 159977i bk1: 214a 161766i bk2: 286a 157792i bk3: 270a 159221i bk4: 228a 160829i bk5: 238a 159921i bk6: 248a 160653i bk7: 308a 157910i bk8: 284a 159451i bk9: 292a 159321i bk10: 284a 160022i bk11: 342a 157264i bk12: 322a 156164i bk13: 230a 160895i bk14: 264a 159128i bk15: 260a 159242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136328
Row_Buffer_Locality_read = 0.130858
Row_Buffer_Locality_write = 0.147788
Bank_Level_Parallism = 2.501836
Bank_Level_Parallism_Col = 1.696244
Bank_Level_Parallism_Ready = 1.026072
write_to_read_ratio_blp_rw_average = 0.356702
GrpLevelPara = 1.503704 

BW Util details:
bwutil = 0.037608 
total_CMD = 169298 
util_bw = 6367 
Wasted_Col = 34345 
Wasted_Row = 25471 
Idle = 103115 

BW Util Bottlenecks: 
RCDc_limit = 38544 
RCDWRc_limit = 15136 
WTRc_limit = 8868 
RTWc_limit = 5081 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1134 
WTRc_limit_alone = 8526 
RTWc_limit_alone = 4977 

Commands details: 
total_CMD = 169298 
n_nop = 152969 
Read = 4310 
Write = 2057 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5499 
n_pre = 5483 
n_ref = 0 
n_req = 6367 
total_req = 6367 

Dual Bus Interface Util: 
issued_total_row = 10982 
issued_total_col = 6367 
Row_Bus_Util =  0.064868 
CoL_Bus_Util = 0.037608 
Either_Row_CoL_Bus_Util = 0.096451 
Issued_on_Two_Bus_Simul_Util = 0.006025 
issued_two_Eff = 0.062466 
queue_avg = 0.221757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.221757
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152926 n_act=5493 n_pre=5477 n_ref_event=0 n_req=6372 n_rd=4330 n_rd_L2_A=0 n_write=2042 n_wr_bk=0 bw_util=0.03764
n_activity=92550 dram_eff=0.06885
bk0: 236a 160104i bk1: 264a 158914i bk2: 256a 159469i bk3: 236a 160650i bk4: 270a 159137i bk5: 252a 159962i bk6: 328a 156810i bk7: 266a 159113i bk8: 284a 159167i bk9: 314a 157958i bk10: 336a 157882i bk11: 334a 157831i bk12: 208a 161660i bk13: 242a 160401i bk14: 252a 159864i bk15: 252a 159449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137947
Row_Buffer_Locality_read = 0.130947
Row_Buffer_Locality_write = 0.152791
Bank_Level_Parallism = 2.505619
Bank_Level_Parallism_Col = 1.686736
Bank_Level_Parallism_Ready = 1.028719
write_to_read_ratio_blp_rw_average = 0.355767
GrpLevelPara = 1.500626 

BW Util details:
bwutil = 0.037638 
total_CMD = 169298 
util_bw = 6372 
Wasted_Col = 34892 
Wasted_Row = 25294 
Idle = 102740 

BW Util Bottlenecks: 
RCDc_limit = 38856 
RCDWRc_limit = 14954 
WTRc_limit = 8628 
RTWc_limit = 5750 
CCDLc_limit = 1631 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 8290 
RTWc_limit_alone = 5628 

Commands details: 
total_CMD = 169298 
n_nop = 152926 
Read = 4330 
Write = 2042 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5493 
n_pre = 5477 
n_ref = 0 
n_req = 6372 
total_req = 6372 

Dual Bus Interface Util: 
issued_total_row = 10970 
issued_total_col = 6372 
Row_Bus_Util =  0.064797 
CoL_Bus_Util = 0.037638 
Either_Row_CoL_Bus_Util = 0.096705 
Issued_on_Two_Bus_Simul_Util = 0.005730 
issued_two_Eff = 0.059247 
queue_avg = 0.219630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.21963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=154172 n_act=5025 n_pre=5009 n_ref_event=0 n_req=5984 n_rd=4048 n_rd_L2_A=0 n_write=1936 n_wr_bk=0 bw_util=0.03535
n_activity=87928 dram_eff=0.06806
bk0: 260a 159293i bk1: 280a 158835i bk2: 240a 160323i bk3: 204a 162045i bk4: 244a 160308i bk5: 230a 160668i bk6: 262a 159867i bk7: 232a 161262i bk8: 316a 157973i bk9: 262a 160514i bk10: 312a 159309i bk11: 256a 161342i bk12: 232a 161024i bk13: 228a 161104i bk14: 230a 160825i bk15: 260a 158769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.160261
Row_Buffer_Locality_read = 0.152421
Row_Buffer_Locality_write = 0.176653
Bank_Level_Parallism = 2.441398
Bank_Level_Parallism_Col = 1.667984
Bank_Level_Parallism_Ready = 1.030247
write_to_read_ratio_blp_rw_average = 0.345426
GrpLevelPara = 1.484200 

BW Util details:
bwutil = 0.035346 
total_CMD = 169298 
util_bw = 5984 
Wasted_Col = 31910 
Wasted_Row = 24075 
Idle = 107329 

BW Util Bottlenecks: 
RCDc_limit = 35488 
RCDWRc_limit = 13788 
WTRc_limit = 8380 
RTWc_limit = 4573 
CCDLc_limit = 1389 
rwq = 0 
CCDLc_limit_alone = 997 
WTRc_limit_alone = 8073 
RTWc_limit_alone = 4488 

Commands details: 
total_CMD = 169298 
n_nop = 154172 
Read = 4048 
Write = 1936 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5025 
n_pre = 5009 
n_ref = 0 
n_req = 5984 
total_req = 5984 

Dual Bus Interface Util: 
issued_total_row = 10034 
issued_total_col = 5984 
Row_Bus_Util =  0.059268 
CoL_Bus_Util = 0.035346 
Either_Row_CoL_Bus_Util = 0.089345 
Issued_on_Two_Bus_Simul_Util = 0.005269 
issued_two_Eff = 0.058971 
queue_avg = 0.197279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.197279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152211 n_act=5773 n_pre=5757 n_ref_event=0 n_req=6670 n_rd=4526 n_rd_L2_A=0 n_write=2144 n_wr_bk=0 bw_util=0.0394
n_activity=94328 dram_eff=0.07071
bk0: 286a 158573i bk1: 262a 158899i bk2: 298a 157893i bk3: 256a 159938i bk4: 302a 157706i bk5: 264a 159194i bk6: 272a 159458i bk7: 280a 158931i bk8: 330a 157736i bk9: 300a 158825i bk10: 354a 156335i bk11: 282a 160271i bk12: 282a 157959i bk13: 288a 157767i bk14: 254a 159910i bk15: 216a 161172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134483
Row_Buffer_Locality_read = 0.137207
Row_Buffer_Locality_write = 0.128731
Bank_Level_Parallism = 2.557865
Bank_Level_Parallism_Col = 1.705243
Bank_Level_Parallism_Ready = 1.031034
write_to_read_ratio_blp_rw_average = 0.354997
GrpLevelPara = 1.501974 

BW Util details:
bwutil = 0.039398 
total_CMD = 169298 
util_bw = 6670 
Wasted_Col = 35764 
Wasted_Row = 25932 
Idle = 100932 

BW Util Bottlenecks: 
RCDc_limit = 40105 
RCDWRc_limit = 16082 
WTRc_limit = 9100 
RTWc_limit = 5498 
CCDLc_limit = 1766 
rwq = 0 
CCDLc_limit_alone = 1284 
WTRc_limit_alone = 8729 
RTWc_limit_alone = 5387 

Commands details: 
total_CMD = 169298 
n_nop = 152211 
Read = 4526 
Write = 2144 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5773 
n_pre = 5757 
n_ref = 0 
n_req = 6670 
total_req = 6670 

Dual Bus Interface Util: 
issued_total_row = 11530 
issued_total_col = 6670 
Row_Bus_Util =  0.068105 
CoL_Bus_Util = 0.039398 
Either_Row_CoL_Bus_Util = 0.100929 
Issued_on_Two_Bus_Simul_Util = 0.006574 
issued_two_Eff = 0.065137 
queue_avg = 0.235762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.235762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153336 n_act=5347 n_pre=5331 n_ref_event=0 n_req=6267 n_rd=4246 n_rd_L2_A=0 n_write=2021 n_wr_bk=0 bw_util=0.03702
n_activity=91211 dram_eff=0.06871
bk0: 242a 160527i bk1: 274a 158700i bk2: 276a 159086i bk3: 216a 161541i bk4: 266a 159021i bk5: 226a 161191i bk6: 306a 157587i bk7: 224a 161593i bk8: 238a 161538i bk9: 326a 157645i bk10: 286a 160212i bk11: 320a 158157i bk12: 234a 160543i bk13: 308a 157156i bk14: 238a 160532i bk15: 266a 158766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146801
Row_Buffer_Locality_read = 0.141074
Row_Buffer_Locality_write = 0.158832
Bank_Level_Parallism = 2.492002
Bank_Level_Parallism_Col = 1.689035
Bank_Level_Parallism_Ready = 1.029520
write_to_read_ratio_blp_rw_average = 0.355782
GrpLevelPara = 1.490880 

BW Util details:
bwutil = 0.037018 
total_CMD = 169298 
util_bw = 6267 
Wasted_Col = 33743 
Wasted_Row = 24693 
Idle = 104595 

BW Util Bottlenecks: 
RCDc_limit = 37523 
RCDWRc_limit = 14691 
WTRc_limit = 8905 
RTWc_limit = 5277 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 8545 
RTWc_limit_alone = 5167 

Commands details: 
total_CMD = 169298 
n_nop = 153336 
Read = 4246 
Write = 2021 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5347 
n_pre = 5331 
n_ref = 0 
n_req = 6267 
total_req = 6267 

Dual Bus Interface Util: 
issued_total_row = 10678 
issued_total_col = 6267 
Row_Bus_Util =  0.063072 
CoL_Bus_Util = 0.037018 
Either_Row_CoL_Bus_Util = 0.094283 
Issued_on_Two_Bus_Simul_Util = 0.005806 
issued_two_Eff = 0.061584 
queue_avg = 0.198614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.198614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153597 n_act=5248 n_pre=5232 n_ref_event=0 n_req=6190 n_rd=4190 n_rd_L2_A=0 n_write=2000 n_wr_bk=0 bw_util=0.03656
n_activity=88813 dram_eff=0.0697
bk0: 238a 160815i bk1: 236a 160428i bk2: 266a 159248i bk3: 274a 158813i bk4: 272a 158897i bk5: 240a 160680i bk6: 274a 159295i bk7: 256a 159889i bk8: 262a 160044i bk9: 308a 158365i bk10: 294a 159388i bk11: 286a 160066i bk12: 228a 160907i bk13: 266a 159846i bk14: 270a 159007i bk15: 220a 161032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152181
Row_Buffer_Locality_read = 0.145823
Row_Buffer_Locality_write = 0.165500
Bank_Level_Parallism = 2.530917
Bank_Level_Parallism_Col = 1.711920
Bank_Level_Parallism_Ready = 1.026171
write_to_read_ratio_blp_rw_average = 0.356675
GrpLevelPara = 1.518501 

BW Util details:
bwutil = 0.036563 
total_CMD = 169298 
util_bw = 6190 
Wasted_Col = 32676 
Wasted_Row = 23656 
Idle = 106776 

BW Util Bottlenecks: 
RCDc_limit = 36816 
RCDWRc_limit = 14436 
WTRc_limit = 8619 
RTWc_limit = 5455 
CCDLc_limit = 1515 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 8321 
RTWc_limit_alone = 5332 

Commands details: 
total_CMD = 169298 
n_nop = 153597 
Read = 4190 
Write = 2000 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5248 
n_pre = 5232 
n_ref = 0 
n_req = 6190 
total_req = 6190 

Dual Bus Interface Util: 
issued_total_row = 10480 
issued_total_col = 6190 
Row_Bus_Util =  0.061903 
CoL_Bus_Util = 0.036563 
Either_Row_CoL_Bus_Util = 0.092742 
Issued_on_Two_Bus_Simul_Util = 0.005724 
issued_two_Eff = 0.061716 
queue_avg = 0.185938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.185938
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152912 n_act=5496 n_pre=5480 n_ref_event=0 n_req=6420 n_rd=4356 n_rd_L2_A=0 n_write=2064 n_wr_bk=0 bw_util=0.03792
n_activity=92547 dram_eff=0.06937
bk0: 252a 159615i bk1: 286a 157872i bk2: 276a 158638i bk3: 246a 160101i bk4: 260a 159645i bk5: 262a 159331i bk6: 284a 158926i bk7: 252a 160400i bk8: 280a 159870i bk9: 300a 159447i bk10: 354a 156796i bk11: 284a 159939i bk12: 284a 157821i bk13: 236a 160869i bk14: 242a 160476i bk15: 258a 159694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143925
Row_Buffer_Locality_read = 0.140037
Row_Buffer_Locality_write = 0.152132
Bank_Level_Parallism = 2.523569
Bank_Level_Parallism_Col = 1.712884
Bank_Level_Parallism_Ready = 1.031776
write_to_read_ratio_blp_rw_average = 0.353184
GrpLevelPara = 1.509277 

BW Util details:
bwutil = 0.037921 
total_CMD = 169298 
util_bw = 6420 
Wasted_Col = 34077 
Wasted_Row = 25183 
Idle = 103618 

BW Util Bottlenecks: 
RCDc_limit = 38458 
RCDWRc_limit = 15126 
WTRc_limit = 9328 
RTWc_limit = 5517 
CCDLc_limit = 1656 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 8981 
RTWc_limit_alone = 5416 

Commands details: 
total_CMD = 169298 
n_nop = 152912 
Read = 4356 
Write = 2064 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5496 
n_pre = 5480 
n_ref = 0 
n_req = 6420 
total_req = 6420 

Dual Bus Interface Util: 
issued_total_row = 10976 
issued_total_col = 6420 
Row_Bus_Util =  0.064832 
CoL_Bus_Util = 0.037921 
Either_Row_CoL_Bus_Util = 0.096788 
Issued_on_Two_Bus_Simul_Util = 0.005966 
issued_two_Eff = 0.061638 
queue_avg = 0.202625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.202625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152842 n_act=5536 n_pre=5520 n_ref_event=0 n_req=6443 n_rd=4366 n_rd_L2_A=0 n_write=2077 n_wr_bk=0 bw_util=0.03806
n_activity=92252 dram_eff=0.06984
bk0: 256a 159464i bk1: 278a 158603i bk2: 268a 158867i bk3: 262a 159008i bk4: 292a 157670i bk5: 210a 162220i bk6: 278a 159585i bk7: 292a 158354i bk8: 274a 159757i bk9: 314a 158279i bk10: 336a 157984i bk11: 314a 158512i bk12: 268a 159080i bk13: 262a 159423i bk14: 218a 161363i bk15: 244a 160468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140773
Row_Buffer_Locality_read = 0.136280
Row_Buffer_Locality_write = 0.150217
Bank_Level_Parallism = 2.530789
Bank_Level_Parallism_Col = 1.703468
Bank_Level_Parallism_Ready = 1.029179
write_to_read_ratio_blp_rw_average = 0.355124
GrpLevelPara = 1.500911 

BW Util details:
bwutil = 0.038057 
total_CMD = 169298 
util_bw = 6443 
Wasted_Col = 34605 
Wasted_Row = 24771 
Idle = 103479 

BW Util Bottlenecks: 
RCDc_limit = 38748 
RCDWRc_limit = 15251 
WTRc_limit = 9164 
RTWc_limit = 5681 
CCDLc_limit = 1675 
rwq = 0 
CCDLc_limit_alone = 1185 
WTRc_limit_alone = 8805 
RTWc_limit_alone = 5550 

Commands details: 
total_CMD = 169298 
n_nop = 152842 
Read = 4366 
Write = 2077 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5536 
n_pre = 5520 
n_ref = 0 
n_req = 6443 
total_req = 6443 

Dual Bus Interface Util: 
issued_total_row = 11056 
issued_total_col = 6443 
Row_Bus_Util =  0.065305 
CoL_Bus_Util = 0.038057 
Either_Row_CoL_Bus_Util = 0.097201 
Issued_on_Two_Bus_Simul_Util = 0.006161 
issued_two_Eff = 0.063381 
queue_avg = 0.195336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.195336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153208 n_act=5411 n_pre=5395 n_ref_event=0 n_req=6323 n_rd=4284 n_rd_L2_A=0 n_write=2039 n_wr_bk=0 bw_util=0.03735
n_activity=90145 dram_eff=0.07014
bk0: 270a 159056i bk1: 254a 159795i bk2: 262a 159332i bk3: 296a 157335i bk4: 282a 158136i bk5: 272a 158583i bk6: 222a 161656i bk7: 270a 159458i bk8: 292a 159272i bk9: 280a 159606i bk10: 308a 158008i bk11: 302a 159754i bk12: 230a 160960i bk13: 250a 159930i bk14: 244a 160262i bk15: 250a 159460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144235
Row_Buffer_Locality_read = 0.134921
Row_Buffer_Locality_write = 0.163806
Bank_Level_Parallism = 2.550953
Bank_Level_Parallism_Col = 1.695703
Bank_Level_Parallism_Ready = 1.032579
write_to_read_ratio_blp_rw_average = 0.354070
GrpLevelPara = 1.503926 

BW Util details:
bwutil = 0.037348 
total_CMD = 169298 
util_bw = 6323 
Wasted_Col = 34029 
Wasted_Row = 24129 
Idle = 104817 

BW Util Bottlenecks: 
RCDc_limit = 38120 
RCDWRc_limit = 14701 
WTRc_limit = 8451 
RTWc_limit = 5468 
CCDLc_limit = 1553 
rwq = 0 
CCDLc_limit_alone = 1145 
WTRc_limit_alone = 8150 
RTWc_limit_alone = 5361 

Commands details: 
total_CMD = 169298 
n_nop = 153208 
Read = 4284 
Write = 2039 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5411 
n_pre = 5395 
n_ref = 0 
n_req = 6323 
total_req = 6323 

Dual Bus Interface Util: 
issued_total_row = 10806 
issued_total_col = 6323 
Row_Bus_Util =  0.063828 
CoL_Bus_Util = 0.037348 
Either_Row_CoL_Bus_Util = 0.095040 
Issued_on_Two_Bus_Simul_Util = 0.006137 
issued_two_Eff = 0.064574 
queue_avg = 0.228709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.228709
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153680 n_act=5244 n_pre=5228 n_ref_event=0 n_req=6148 n_rd=4162 n_rd_L2_A=0 n_write=1986 n_wr_bk=0 bw_util=0.03631
n_activity=86630 dram_eff=0.07097
bk0: 228a 161112i bk1: 264a 158931i bk2: 228a 161116i bk3: 244a 160217i bk4: 274a 158654i bk5: 278a 158498i bk6: 214a 161867i bk7: 260a 159659i bk8: 304a 158444i bk9: 298a 158836i bk10: 318a 158260i bk11: 258a 161182i bk12: 242a 160346i bk13: 266a 159580i bk14: 250a 160124i bk15: 236a 160360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.147040
Row_Buffer_Locality_read = 0.137914
Row_Buffer_Locality_write = 0.166163
Bank_Level_Parallism = 2.563257
Bank_Level_Parallism_Col = 1.699867
Bank_Level_Parallism_Ready = 1.029766
write_to_read_ratio_blp_rw_average = 0.347639
GrpLevelPara = 1.498843 

BW Util details:
bwutil = 0.036315 
total_CMD = 169298 
util_bw = 6148 
Wasted_Col = 32585 
Wasted_Row = 22802 
Idle = 107763 

BW Util Bottlenecks: 
RCDc_limit = 36897 
RCDWRc_limit = 14282 
WTRc_limit = 8353 
RTWc_limit = 4766 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 1144 
WTRc_limit_alone = 8069 
RTWc_limit_alone = 4666 

Commands details: 
total_CMD = 169298 
n_nop = 153680 
Read = 4162 
Write = 1986 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5244 
n_pre = 5228 
n_ref = 0 
n_req = 6148 
total_req = 6148 

Dual Bus Interface Util: 
issued_total_row = 10472 
issued_total_col = 6148 
Row_Bus_Util =  0.061855 
CoL_Bus_Util = 0.036315 
Either_Row_CoL_Bus_Util = 0.092252 
Issued_on_Two_Bus_Simul_Util = 0.005919 
issued_two_Eff = 0.064157 
queue_avg = 0.187923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.187923
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152855 n_act=5539 n_pre=5523 n_ref_event=0 n_req=6408 n_rd=4344 n_rd_L2_A=0 n_write=2064 n_wr_bk=0 bw_util=0.03785
n_activity=92951 dram_eff=0.06894
bk0: 264a 159095i bk1: 276a 158598i bk2: 260a 159226i bk3: 222a 161138i bk4: 268a 159014i bk5: 262a 159299i bk6: 254a 160149i bk7: 276a 159446i bk8: 332a 157328i bk9: 312a 157874i bk10: 306a 159072i bk11: 286a 160297i bk12: 294a 157479i bk13: 260a 159672i bk14: 260a 159433i bk15: 212a 161729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135612
Row_Buffer_Locality_read = 0.131215
Row_Buffer_Locality_write = 0.144864
Bank_Level_Parallism = 2.514924
Bank_Level_Parallism_Col = 1.709639
Bank_Level_Parallism_Ready = 1.032615
write_to_read_ratio_blp_rw_average = 0.354737
GrpLevelPara = 1.504027 

BW Util details:
bwutil = 0.037850 
total_CMD = 169298 
util_bw = 6408 
Wasted_Col = 34421 
Wasted_Row = 25307 
Idle = 103162 

BW Util Bottlenecks: 
RCDc_limit = 38781 
RCDWRc_limit = 15263 
WTRc_limit = 9251 
RTWc_limit = 5517 
CCDLc_limit = 1682 
rwq = 0 
CCDLc_limit_alone = 1187 
WTRc_limit_alone = 8879 
RTWc_limit_alone = 5394 

Commands details: 
total_CMD = 169298 
n_nop = 152855 
Read = 4344 
Write = 2064 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5539 
n_pre = 5523 
n_ref = 0 
n_req = 6408 
total_req = 6408 

Dual Bus Interface Util: 
issued_total_row = 11062 
issued_total_col = 6408 
Row_Bus_Util =  0.065340 
CoL_Bus_Util = 0.037850 
Either_Row_CoL_Bus_Util = 0.097125 
Issued_on_Two_Bus_Simul_Util = 0.006066 
issued_two_Eff = 0.062458 
queue_avg = 0.202200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.2022
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153378 n_act=5325 n_pre=5309 n_ref_event=0 n_req=6237 n_rd=4234 n_rd_L2_A=0 n_write=2003 n_wr_bk=0 bw_util=0.03684
n_activity=90736 dram_eff=0.06874
bk0: 258a 159496i bk1: 222a 161345i bk2: 246a 160272i bk3: 242a 160269i bk4: 250a 159913i bk5: 234a 160729i bk6: 248a 160874i bk7: 240a 160694i bk8: 328a 158105i bk9: 262a 160502i bk10: 338a 157495i bk11: 322a 157887i bk12: 270a 159316i bk13: 252a 159927i bk14: 274a 158587i bk15: 248a 160317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146224
Row_Buffer_Locality_read = 0.141474
Row_Buffer_Locality_write = 0.156266
Bank_Level_Parallism = 2.475436
Bank_Level_Parallism_Col = 1.689291
Bank_Level_Parallism_Ready = 1.030784
write_to_read_ratio_blp_rw_average = 0.353126
GrpLevelPara = 1.504201 

BW Util details:
bwutil = 0.036840 
total_CMD = 169298 
util_bw = 6237 
Wasted_Col = 33434 
Wasted_Row = 24672 
Idle = 104955 

BW Util Bottlenecks: 
RCDc_limit = 37432 
RCDWRc_limit = 14630 
WTRc_limit = 8893 
RTWc_limit = 5057 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1089 
WTRc_limit_alone = 8555 
RTWc_limit_alone = 4954 

Commands details: 
total_CMD = 169298 
n_nop = 153378 
Read = 4234 
Write = 2003 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5325 
n_pre = 5309 
n_ref = 0 
n_req = 6237 
total_req = 6237 

Dual Bus Interface Util: 
issued_total_row = 10634 
issued_total_col = 6237 
Row_Bus_Util =  0.062812 
CoL_Bus_Util = 0.036840 
Either_Row_CoL_Bus_Util = 0.094035 
Issued_on_Two_Bus_Simul_Util = 0.005617 
issued_two_Eff = 0.059736 
queue_avg = 0.190498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.190498
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153110 n_act=5437 n_pre=5421 n_ref_event=0 n_req=6317 n_rd=4280 n_rd_L2_A=0 n_write=2037 n_wr_bk=0 bw_util=0.03731
n_activity=92009 dram_eff=0.06866
bk0: 258a 159750i bk1: 244a 160118i bk2: 278a 158525i bk3: 234a 160583i bk4: 240a 160336i bk5: 254a 159736i bk6: 292a 158297i bk7: 258a 160044i bk8: 280a 159798i bk9: 336a 156989i bk10: 304a 159071i bk11: 326a 158078i bk12: 284a 158327i bk13: 204a 161714i bk14: 242a 160352i bk15: 246a 159725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139307
Row_Buffer_Locality_read = 0.131075
Row_Buffer_Locality_write = 0.156603
Bank_Level_Parallism = 2.500642
Bank_Level_Parallism_Col = 1.694357
Bank_Level_Parallism_Ready = 1.032135
write_to_read_ratio_blp_rw_average = 0.354319
GrpLevelPara = 1.500325 

BW Util details:
bwutil = 0.037313 
total_CMD = 169298 
util_bw = 6317 
Wasted_Col = 34202 
Wasted_Row = 24921 
Idle = 103858 

BW Util Bottlenecks: 
RCDc_limit = 38293 
RCDWRc_limit = 14892 
WTRc_limit = 9319 
RTWc_limit = 5408 
CCDLc_limit = 1574 
rwq = 0 
CCDLc_limit_alone = 1100 
WTRc_limit_alone = 8961 
RTWc_limit_alone = 5292 

Commands details: 
total_CMD = 169298 
n_nop = 153110 
Read = 4280 
Write = 2037 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5437 
n_pre = 5421 
n_ref = 0 
n_req = 6317 
total_req = 6317 

Dual Bus Interface Util: 
issued_total_row = 10858 
issued_total_col = 6317 
Row_Bus_Util =  0.064135 
CoL_Bus_Util = 0.037313 
Either_Row_CoL_Bus_Util = 0.095618 
Issued_on_Two_Bus_Simul_Util = 0.005830 
issued_two_Eff = 0.060971 
queue_avg = 0.208071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.208071
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153180 n_act=5414 n_pre=5398 n_ref_event=0 n_req=6338 n_rd=4300 n_rd_L2_A=0 n_write=2038 n_wr_bk=0 bw_util=0.03744
n_activity=89702 dram_eff=0.07066
bk0: 282a 158929i bk1: 234a 160651i bk2: 250a 159869i bk3: 226a 161120i bk4: 294a 158121i bk5: 250a 159771i bk6: 268a 159424i bk7: 260a 160607i bk8: 306a 159255i bk9: 316a 158035i bk10: 292a 159229i bk11: 342a 156751i bk12: 258a 159525i bk13: 240a 160269i bk14: 240a 160443i bk15: 242a 159979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145787
Row_Buffer_Locality_read = 0.139535
Row_Buffer_Locality_write = 0.158979
Bank_Level_Parallism = 2.546368
Bank_Level_Parallism_Col = 1.705228
Bank_Level_Parallism_Ready = 1.029031
write_to_read_ratio_blp_rw_average = 0.353907
GrpLevelPara = 1.509379 

BW Util details:
bwutil = 0.037437 
total_CMD = 169298 
util_bw = 6338 
Wasted_Col = 33699 
Wasted_Row = 24026 
Idle = 105235 

BW Util Bottlenecks: 
RCDc_limit = 37889 
RCDWRc_limit = 14806 
WTRc_limit = 8988 
RTWc_limit = 5337 
CCDLc_limit = 1615 
rwq = 0 
CCDLc_limit_alone = 1161 
WTRc_limit_alone = 8627 
RTWc_limit_alone = 5244 

Commands details: 
total_CMD = 169298 
n_nop = 153180 
Read = 4300 
Write = 2038 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 6338 
total_req = 6338 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 6338 
Row_Bus_Util =  0.063864 
CoL_Bus_Util = 0.037437 
Either_Row_CoL_Bus_Util = 0.095205 
Issued_on_Two_Bus_Simul_Util = 0.006096 
issued_two_Eff = 0.064028 
queue_avg = 0.205442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.205442
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152672 n_act=5593 n_pre=5577 n_ref_event=0 n_req=6485 n_rd=4403 n_rd_L2_A=0 n_write=2082 n_wr_bk=0 bw_util=0.03831
n_activity=93448 dram_eff=0.0694
bk0: 252a 159463i bk1: 276a 158421i bk2: 270a 159091i bk3: 220a 161406i bk4: 240a 160109i bk5: 258a 159479i bk6: 324a 156705i bk7: 266a 159634i bk8: 308a 158984i bk9: 342a 157342i bk10: 300a 159422i bk11: 329a 157545i bk12: 270a 159119i bk13: 262a 158947i bk14: 256a 159317i bk15: 230a 160958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137548
Row_Buffer_Locality_read = 0.131501
Row_Buffer_Locality_write = 0.150336
Bank_Level_Parallism = 2.517486
Bank_Level_Parallism_Col = 1.687904
Bank_Level_Parallism_Ready = 1.026368
write_to_read_ratio_blp_rw_average = 0.353292
GrpLevelPara = 1.492339 

BW Util details:
bwutil = 0.038305 
total_CMD = 169298 
util_bw = 6485 
Wasted_Col = 35251 
Wasted_Row = 25518 
Idle = 102044 

BW Util Bottlenecks: 
RCDc_limit = 39366 
RCDWRc_limit = 15327 
WTRc_limit = 8930 
RTWc_limit = 5353 
CCDLc_limit = 1615 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 8603 
RTWc_limit_alone = 5229 

Commands details: 
total_CMD = 169298 
n_nop = 152672 
Read = 4403 
Write = 2082 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5593 
n_pre = 5577 
n_ref = 0 
n_req = 6485 
total_req = 6485 

Dual Bus Interface Util: 
issued_total_row = 11170 
issued_total_col = 6485 
Row_Bus_Util =  0.065978 
CoL_Bus_Util = 0.038305 
Either_Row_CoL_Bus_Util = 0.098206 
Issued_on_Two_Bus_Simul_Util = 0.006078 
issued_two_Eff = 0.061891 
queue_avg = 0.224120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.22412
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152704 n_act=5594 n_pre=5578 n_ref_event=0 n_req=6465 n_rd=4380 n_rd_L2_A=0 n_write=2085 n_wr_bk=0 bw_util=0.03819
n_activity=93258 dram_eff=0.06932
bk0: 226a 161124i bk1: 284a 158249i bk2: 232a 160731i bk3: 220a 160677i bk4: 276a 158724i bk5: 258a 159779i bk6: 242a 160899i bk7: 286a 158468i bk8: 294a 159003i bk9: 306a 158355i bk10: 314a 158620i bk11: 360a 156568i bk12: 258a 159243i bk13: 286a 158458i bk14: 238a 160460i bk15: 300a 157437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134725
Row_Buffer_Locality_read = 0.131735
Row_Buffer_Locality_write = 0.141007
Bank_Level_Parallism = 2.533055
Bank_Level_Parallism_Col = 1.708187
Bank_Level_Parallism_Ready = 1.032173
write_to_read_ratio_blp_rw_average = 0.356856
GrpLevelPara = 1.504466 

BW Util details:
bwutil = 0.038187 
total_CMD = 169298 
util_bw = 6465 
Wasted_Col = 34731 
Wasted_Row = 25300 
Idle = 102802 

BW Util Bottlenecks: 
RCDc_limit = 39032 
RCDWRc_limit = 15492 
WTRc_limit = 9393 
RTWc_limit = 5375 
CCDLc_limit = 1669 
rwq = 0 
CCDLc_limit_alone = 1186 
WTRc_limit_alone = 9038 
RTWc_limit_alone = 5247 

Commands details: 
total_CMD = 169298 
n_nop = 152704 
Read = 4380 
Write = 2085 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5594 
n_pre = 5578 
n_ref = 0 
n_req = 6465 
total_req = 6465 

Dual Bus Interface Util: 
issued_total_row = 11172 
issued_total_col = 6465 
Row_Bus_Util =  0.065990 
CoL_Bus_Util = 0.038187 
Either_Row_CoL_Bus_Util = 0.098017 
Issued_on_Two_Bus_Simul_Util = 0.006161 
issued_two_Eff = 0.062854 
queue_avg = 0.209140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.20914
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153773 n_act=5179 n_pre=5163 n_ref_event=0 n_req=6119 n_rd=4146 n_rd_L2_A=0 n_write=1973 n_wr_bk=0 bw_util=0.03614
n_activity=89644 dram_eff=0.06826
bk0: 204a 161816i bk1: 268a 159287i bk2: 248a 160116i bk3: 228a 161447i bk4: 252a 159905i bk5: 248a 159842i bk6: 242a 160466i bk7: 244a 161111i bk8: 264a 160227i bk9: 298a 158795i bk10: 316a 158269i bk11: 336a 158075i bk12: 236a 160385i bk13: 244a 160406i bk14: 256a 160025i bk15: 262a 158917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153620
Row_Buffer_Locality_read = 0.147130
Row_Buffer_Locality_write = 0.167258
Bank_Level_Parallism = 2.470435
Bank_Level_Parallism_Col = 1.689423
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.348914
GrpLevelPara = 1.495955 

BW Util details:
bwutil = 0.036143 
total_CMD = 169298 
util_bw = 6119 
Wasted_Col = 32499 
Wasted_Row = 24447 
Idle = 106233 

BW Util Bottlenecks: 
RCDc_limit = 36440 
RCDWRc_limit = 14214 
WTRc_limit = 8302 
RTWc_limit = 4639 
CCDLc_limit = 1483 
rwq = 0 
CCDLc_limit_alone = 1067 
WTRc_limit_alone = 7984 
RTWc_limit_alone = 4541 

Commands details: 
total_CMD = 169298 
n_nop = 153773 
Read = 4146 
Write = 1973 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5179 
n_pre = 5163 
n_ref = 0 
n_req = 6119 
total_req = 6119 

Dual Bus Interface Util: 
issued_total_row = 10342 
issued_total_col = 6119 
Row_Bus_Util =  0.061088 
CoL_Bus_Util = 0.036143 
Either_Row_CoL_Bus_Util = 0.091702 
Issued_on_Two_Bus_Simul_Util = 0.005529 
issued_two_Eff = 0.060290 
queue_avg = 0.198348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.198348
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153213 n_act=5378 n_pre=5362 n_ref_event=0 n_req=6284 n_rd=4268 n_rd_L2_A=0 n_write=2016 n_wr_bk=0 bw_util=0.03712
n_activity=91152 dram_eff=0.06894
bk0: 248a 160097i bk1: 228a 160698i bk2: 236a 160454i bk3: 214a 161444i bk4: 278a 158617i bk5: 232a 160510i bk6: 272a 159600i bk7: 274a 159501i bk8: 300a 158786i bk9: 330a 157747i bk10: 328a 158551i bk11: 304a 159303i bk12: 262a 159377i bk13: 284a 158432i bk14: 276a 158551i bk15: 202a 161984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144176
Row_Buffer_Locality_read = 0.138472
Row_Buffer_Locality_write = 0.156250
Bank_Level_Parallism = 2.488705
Bank_Level_Parallism_Col = 1.690052
Bank_Level_Parallism_Ready = 1.028485
write_to_read_ratio_blp_rw_average = 0.349327
GrpLevelPara = 1.491874 

BW Util details:
bwutil = 0.037118 
total_CMD = 169298 
util_bw = 6284 
Wasted_Col = 33838 
Wasted_Row = 24731 
Idle = 104445 

BW Util Bottlenecks: 
RCDc_limit = 37894 
RCDWRc_limit = 14718 
WTRc_limit = 9237 
RTWc_limit = 5401 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 8878 
RTWc_limit_alone = 5290 

Commands details: 
total_CMD = 169298 
n_nop = 153213 
Read = 4268 
Write = 2016 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5378 
n_pre = 5362 
n_ref = 0 
n_req = 6284 
total_req = 6284 

Dual Bus Interface Util: 
issued_total_row = 10740 
issued_total_col = 6284 
Row_Bus_Util =  0.063438 
CoL_Bus_Util = 0.037118 
Either_Row_CoL_Bus_Util = 0.095010 
Issued_on_Two_Bus_Simul_Util = 0.005546 
issued_two_Eff = 0.058377 
queue_avg = 0.197646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.197646
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153427 n_act=5309 n_pre=5293 n_ref_event=0 n_req=6244 n_rd=4236 n_rd_L2_A=0 n_write=2008 n_wr_bk=0 bw_util=0.03688
n_activity=90010 dram_eff=0.06937
bk0: 254a 159496i bk1: 272a 158774i bk2: 208a 162269i bk3: 246a 160067i bk4: 258a 159523i bk5: 274a 158913i bk6: 270a 159454i bk7: 258a 160321i bk8: 292a 159336i bk9: 260a 161161i bk10: 310a 159233i bk11: 302a 159124i bk12: 228a 160668i bk13: 252a 159955i bk14: 282a 158676i bk15: 270a 159038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149744
Row_Buffer_Locality_read = 0.143768
Row_Buffer_Locality_write = 0.162351
Bank_Level_Parallism = 2.502857
Bank_Level_Parallism_Col = 1.684374
Bank_Level_Parallism_Ready = 1.025785
write_to_read_ratio_blp_rw_average = 0.345729
GrpLevelPara = 1.494302 

BW Util details:
bwutil = 0.036882 
total_CMD = 169298 
util_bw = 6244 
Wasted_Col = 33065 
Wasted_Row = 24220 
Idle = 105769 

BW Util Bottlenecks: 
RCDc_limit = 37284 
RCDWRc_limit = 14552 
WTRc_limit = 9166 
RTWc_limit = 4472 
CCDLc_limit = 1525 
rwq = 0 
CCDLc_limit_alone = 1104 
WTRc_limit_alone = 8820 
RTWc_limit_alone = 4397 

Commands details: 
total_CMD = 169298 
n_nop = 153427 
Read = 4236 
Write = 2008 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5309 
n_pre = 5293 
n_ref = 0 
n_req = 6244 
total_req = 6244 

Dual Bus Interface Util: 
issued_total_row = 10602 
issued_total_col = 6244 
Row_Bus_Util =  0.062623 
CoL_Bus_Util = 0.036882 
Either_Row_CoL_Bus_Util = 0.093746 
Issued_on_Two_Bus_Simul_Util = 0.005759 
issued_two_Eff = 0.061433 
queue_avg = 0.197486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.197486
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152885 n_act=5506 n_pre=5490 n_ref_event=0 n_req=6431 n_rd=4364 n_rd_L2_A=0 n_write=2067 n_wr_bk=0 bw_util=0.03799
n_activity=91962 dram_eff=0.06993
bk0: 204a 162370i bk1: 264a 159330i bk2: 270a 159093i bk3: 282a 158297i bk4: 266a 159346i bk5: 244a 159980i bk6: 300a 157833i bk7: 302a 158147i bk8: 298a 158804i bk9: 288a 159246i bk10: 312a 158762i bk11: 320a 158508i bk12: 236a 160281i bk13: 238a 160143i bk14: 260a 159649i bk15: 280a 158461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143835
Row_Buffer_Locality_read = 0.140697
Row_Buffer_Locality_write = 0.150460
Bank_Level_Parallism = 2.527003
Bank_Level_Parallism_Col = 1.686833
Bank_Level_Parallism_Ready = 1.026124
write_to_read_ratio_blp_rw_average = 0.354286
GrpLevelPara = 1.493820 

BW Util details:
bwutil = 0.037986 
total_CMD = 169298 
util_bw = 6431 
Wasted_Col = 34824 
Wasted_Row = 24811 
Idle = 103232 

BW Util Bottlenecks: 
RCDc_limit = 38651 
RCDWRc_limit = 15159 
WTRc_limit = 9260 
RTWc_limit = 5961 
CCDLc_limit = 1604 
rwq = 0 
CCDLc_limit_alone = 1155 
WTRc_limit_alone = 8928 
RTWc_limit_alone = 5844 

Commands details: 
total_CMD = 169298 
n_nop = 152885 
Read = 4364 
Write = 2067 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5506 
n_pre = 5490 
n_ref = 0 
n_req = 6431 
total_req = 6431 

Dual Bus Interface Util: 
issued_total_row = 10996 
issued_total_col = 6431 
Row_Bus_Util =  0.064951 
CoL_Bus_Util = 0.037986 
Either_Row_CoL_Bus_Util = 0.096947 
Issued_on_Two_Bus_Simul_Util = 0.005989 
issued_two_Eff = 0.061780 
queue_avg = 0.218278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.218278
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152545 n_act=5636 n_pre=5620 n_ref_event=0 n_req=6533 n_rd=4438 n_rd_L2_A=0 n_write=2095 n_wr_bk=0 bw_util=0.03859
n_activity=92983 dram_eff=0.07026
bk0: 242a 160297i bk1: 240a 160806i bk2: 248a 160252i bk3: 272a 158794i bk4: 304a 157359i bk5: 294a 157656i bk6: 280a 159141i bk7: 314a 156940i bk8: 336a 157204i bk9: 300a 159104i bk10: 306a 158908i bk11: 296a 159522i bk12: 280a 157966i bk13: 242a 159816i bk14: 238a 160520i bk15: 246a 160300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137303
Row_Buffer_Locality_read = 0.135872
Row_Buffer_Locality_write = 0.140334
Bank_Level_Parallism = 2.548989
Bank_Level_Parallism_Col = 1.715387
Bank_Level_Parallism_Ready = 1.029542
write_to_read_ratio_blp_rw_average = 0.364190
GrpLevelPara = 1.511584 

BW Util details:
bwutil = 0.038589 
total_CMD = 169298 
util_bw = 6533 
Wasted_Col = 35008 
Wasted_Row = 25433 
Idle = 102324 

BW Util Bottlenecks: 
RCDc_limit = 39238 
RCDWRc_limit = 15555 
WTRc_limit = 9257 
RTWc_limit = 5795 
CCDLc_limit = 1710 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 8903 
RTWc_limit_alone = 5687 

Commands details: 
total_CMD = 169298 
n_nop = 152545 
Read = 4438 
Write = 2095 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5636 
n_pre = 5620 
n_ref = 0 
n_req = 6533 
total_req = 6533 

Dual Bus Interface Util: 
issued_total_row = 11256 
issued_total_col = 6533 
Row_Bus_Util =  0.066486 
CoL_Bus_Util = 0.038589 
Either_Row_CoL_Bus_Util = 0.098956 
Issued_on_Two_Bus_Simul_Util = 0.006119 
issued_two_Eff = 0.061840 
queue_avg = 0.225325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.225325
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152929 n_act=5505 n_pre=5489 n_ref_event=0 n_req=6387 n_rd=4333 n_rd_L2_A=0 n_write=2054 n_wr_bk=0 bw_util=0.03773
n_activity=92625 dram_eff=0.06896
bk0: 244a 160242i bk1: 274a 158541i bk2: 224a 160416i bk3: 282a 158282i bk4: 260a 159098i bk5: 244a 160665i bk6: 288a 158620i bk7: 274a 159382i bk8: 268a 160412i bk9: 251a 160762i bk10: 336a 157595i bk11: 316a 158569i bk12: 304a 157424i bk13: 248a 160243i bk14: 264a 159260i bk15: 256a 159503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138093
Row_Buffer_Locality_read = 0.130625
Row_Buffer_Locality_write = 0.153846
Bank_Level_Parallism = 2.509190
Bank_Level_Parallism_Col = 1.697016
Bank_Level_Parallism_Ready = 1.030218
write_to_read_ratio_blp_rw_average = 0.349811
GrpLevelPara = 1.502124 

BW Util details:
bwutil = 0.037726 
total_CMD = 169298 
util_bw = 6387 
Wasted_Col = 34539 
Wasted_Row = 25287 
Idle = 103085 

BW Util Bottlenecks: 
RCDc_limit = 38791 
RCDWRc_limit = 15015 
WTRc_limit = 9131 
RTWc_limit = 5367 
CCDLc_limit = 1617 
rwq = 0 
CCDLc_limit_alone = 1184 
WTRc_limit_alone = 8797 
RTWc_limit_alone = 5268 

Commands details: 
total_CMD = 169298 
n_nop = 152929 
Read = 4333 
Write = 2054 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5505 
n_pre = 5489 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 10994 
issued_total_col = 6387 
Row_Bus_Util =  0.064939 
CoL_Bus_Util = 0.037726 
Either_Row_CoL_Bus_Util = 0.096687 
Issued_on_Two_Bus_Simul_Util = 0.005978 
issued_two_Eff = 0.061824 
queue_avg = 0.219495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.219495
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153463 n_act=5300 n_pre=5284 n_ref_event=0 n_req=6200 n_rd=4202 n_rd_L2_A=0 n_write=1998 n_wr_bk=0 bw_util=0.03662
n_activity=90692 dram_eff=0.06836
bk0: 266a 159314i bk1: 286a 158354i bk2: 256a 160019i bk3: 246a 160226i bk4: 216a 161477i bk5: 244a 160449i bk6: 240a 160599i bk7: 254a 160591i bk8: 272a 159967i bk9: 288a 159701i bk10: 272a 160419i bk11: 298a 159169i bk12: 236a 160623i bk13: 268a 158645i bk14: 286a 157768i bk15: 274a 158876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145161
Row_Buffer_Locality_read = 0.135174
Row_Buffer_Locality_write = 0.166166
Bank_Level_Parallism = 2.482543
Bank_Level_Parallism_Col = 1.696305
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.349698
GrpLevelPara = 1.499557 

BW Util details:
bwutil = 0.036622 
total_CMD = 169298 
util_bw = 6200 
Wasted_Col = 33128 
Wasted_Row = 24627 
Idle = 105343 

BW Util Bottlenecks: 
RCDc_limit = 37416 
RCDWRc_limit = 14436 
WTRc_limit = 9158 
RTWc_limit = 5037 
CCDLc_limit = 1565 
rwq = 0 
CCDLc_limit_alone = 1118 
WTRc_limit_alone = 8810 
RTWc_limit_alone = 4938 

Commands details: 
total_CMD = 169298 
n_nop = 153463 
Read = 4202 
Write = 1998 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5300 
n_pre = 5284 
n_ref = 0 
n_req = 6200 
total_req = 6200 

Dual Bus Interface Util: 
issued_total_row = 10584 
issued_total_col = 6200 
Row_Bus_Util =  0.062517 
CoL_Bus_Util = 0.036622 
Either_Row_CoL_Bus_Util = 0.093533 
Issued_on_Two_Bus_Simul_Util = 0.005606 
issued_two_Eff = 0.059931 
queue_avg = 0.189482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.189482
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152976 n_act=5497 n_pre=5481 n_ref_event=0 n_req=6379 n_rd=4328 n_rd_L2_A=0 n_write=2051 n_wr_bk=0 bw_util=0.03768
n_activity=90294 dram_eff=0.07065
bk0: 238a 160537i bk1: 240a 160737i bk2: 248a 160021i bk3: 272a 158566i bk4: 256a 159429i bk5: 258a 159682i bk6: 296a 157971i bk7: 270a 159745i bk8: 300a 158692i bk9: 246a 161099i bk10: 336a 157880i bk11: 354a 156926i bk12: 292a 157934i bk13: 246a 159904i bk14: 224a 161290i bk15: 252a 159700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.138266
Row_Buffer_Locality_read = 0.136784
Row_Buffer_Locality_write = 0.141394
Bank_Level_Parallism = 2.558032
Bank_Level_Parallism_Col = 1.712593
Bank_Level_Parallism_Ready = 1.029158
write_to_read_ratio_blp_rw_average = 0.355452
GrpLevelPara = 1.518285 

BW Util details:
bwutil = 0.037679 
total_CMD = 169298 
util_bw = 6379 
Wasted_Col = 33894 
Wasted_Row = 24243 
Idle = 104782 

BW Util Bottlenecks: 
RCDc_limit = 38320 
RCDWRc_limit = 15185 
WTRc_limit = 9241 
RTWc_limit = 5445 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 1127 
WTRc_limit_alone = 8877 
RTWc_limit_alone = 5343 

Commands details: 
total_CMD = 169298 
n_nop = 152976 
Read = 4328 
Write = 2051 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5497 
n_pre = 5481 
n_ref = 0 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 10978 
issued_total_col = 6379 
Row_Bus_Util =  0.064844 
CoL_Bus_Util = 0.037679 
Either_Row_CoL_Bus_Util = 0.096410 
Issued_on_Two_Bus_Simul_Util = 0.006113 
issued_two_Eff = 0.063411 
queue_avg = 0.189400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.1894
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153038 n_act=5467 n_pre=5451 n_ref_event=0 n_req=6386 n_rd=4338 n_rd_L2_A=0 n_write=2048 n_wr_bk=0 bw_util=0.03772
n_activity=90373 dram_eff=0.07066
bk0: 224a 161206i bk1: 282a 158377i bk2: 258a 159527i bk3: 248a 160027i bk4: 258a 159209i bk5: 236a 160540i bk6: 246a 160670i bk7: 332a 156305i bk8: 278a 160021i bk9: 314a 158467i bk10: 284a 160106i bk11: 318a 158376i bk12: 258a 159735i bk13: 266a 159163i bk14: 254a 159152i bk15: 282a 158060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143909
Row_Buffer_Locality_read = 0.134624
Row_Buffer_Locality_write = 0.163574
Bank_Level_Parallism = 2.566996
Bank_Level_Parallism_Col = 1.709928
Bank_Level_Parallism_Ready = 1.028187
write_to_read_ratio_blp_rw_average = 0.352182
GrpLevelPara = 1.507914 

BW Util details:
bwutil = 0.037720 
total_CMD = 169298 
util_bw = 6386 
Wasted_Col = 33870 
Wasted_Row = 24494 
Idle = 104548 

BW Util Bottlenecks: 
RCDc_limit = 38573 
RCDWRc_limit = 14778 
WTRc_limit = 8457 
RTWc_limit = 5248 
CCDLc_limit = 1657 
rwq = 0 
CCDLc_limit_alone = 1214 
WTRc_limit_alone = 8140 
RTWc_limit_alone = 5122 

Commands details: 
total_CMD = 169298 
n_nop = 153038 
Read = 4338 
Write = 2048 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5467 
n_pre = 5451 
n_ref = 0 
n_req = 6386 
total_req = 6386 

Dual Bus Interface Util: 
issued_total_row = 10918 
issued_total_col = 6386 
Row_Bus_Util =  0.064490 
CoL_Bus_Util = 0.037720 
Either_Row_CoL_Bus_Util = 0.096044 
Issued_on_Two_Bus_Simul_Util = 0.006167 
issued_two_Eff = 0.064207 
queue_avg = 0.230824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.230824
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=153043 n_act=5454 n_pre=5438 n_ref_event=0 n_req=6341 n_rd=4296 n_rd_L2_A=0 n_write=2045 n_wr_bk=0 bw_util=0.03745
n_activity=93348 dram_eff=0.06793
bk0: 284a 158235i bk1: 256a 160063i bk2: 216a 162126i bk3: 288a 157796i bk4: 280a 159083i bk5: 238a 160489i bk6: 294a 158380i bk7: 270a 159236i bk8: 308a 158833i bk9: 278a 159559i bk10: 330a 157412i bk11: 300a 159304i bk12: 204a 161986i bk13: 234a 161012i bk14: 268a 159021i bk15: 248a 159582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139883
Row_Buffer_Locality_read = 0.132914
Row_Buffer_Locality_write = 0.154523
Bank_Level_Parallism = 2.466773
Bank_Level_Parallism_Col = 1.691128
Bank_Level_Parallism_Ready = 1.028860
write_to_read_ratio_blp_rw_average = 0.348295
GrpLevelPara = 1.501290 

BW Util details:
bwutil = 0.037455 
total_CMD = 169298 
util_bw = 6341 
Wasted_Col = 34131 
Wasted_Row = 25603 
Idle = 103223 

BW Util Bottlenecks: 
RCDc_limit = 38385 
RCDWRc_limit = 14989 
WTRc_limit = 9241 
RTWc_limit = 5001 
CCDLc_limit = 1545 
rwq = 0 
CCDLc_limit_alone = 1109 
WTRc_limit_alone = 8895 
RTWc_limit_alone = 4911 

Commands details: 
total_CMD = 169298 
n_nop = 153043 
Read = 4296 
Write = 2045 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5454 
n_pre = 5438 
n_ref = 0 
n_req = 6341 
total_req = 6341 

Dual Bus Interface Util: 
issued_total_row = 10892 
issued_total_col = 6341 
Row_Bus_Util =  0.064336 
CoL_Bus_Util = 0.037455 
Either_Row_CoL_Bus_Util = 0.096014 
Issued_on_Two_Bus_Simul_Util = 0.005777 
issued_two_Eff = 0.060166 
queue_avg = 0.196565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.196565
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152625 n_act=5584 n_pre=5568 n_ref_event=0 n_req=6553 n_rd=4456 n_rd_L2_A=0 n_write=2097 n_wr_bk=0 bw_util=0.03871
n_activity=93481 dram_eff=0.0701
bk0: 244a 160755i bk1: 240a 160574i bk2: 238a 161155i bk3: 250a 160364i bk4: 292a 157675i bk5: 232a 161228i bk6: 266a 159573i bk7: 254a 160127i bk8: 286a 160500i bk9: 296a 159316i bk10: 348a 157582i bk11: 326a 158356i bk12: 302a 157500i bk13: 280a 158187i bk14: 278a 158105i bk15: 324a 156113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.147871
Row_Buffer_Locality_read = 0.148339
Row_Buffer_Locality_write = 0.146876
Bank_Level_Parallism = 2.526222
Bank_Level_Parallism_Col = 1.707922
Bank_Level_Parallism_Ready = 1.034488
write_to_read_ratio_blp_rw_average = 0.355365
GrpLevelPara = 1.512897 

BW Util details:
bwutil = 0.038707 
total_CMD = 169298 
util_bw = 6553 
Wasted_Col = 34739 
Wasted_Row = 25294 
Idle = 102712 

BW Util Bottlenecks: 
RCDc_limit = 38937 
RCDWRc_limit = 15429 
WTRc_limit = 9164 
RTWc_limit = 5495 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1183 
WTRc_limit_alone = 8801 
RTWc_limit_alone = 5381 

Commands details: 
total_CMD = 169298 
n_nop = 152625 
Read = 4456 
Write = 2097 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5584 
n_pre = 5568 
n_ref = 0 
n_req = 6553 
total_req = 6553 

Dual Bus Interface Util: 
issued_total_row = 11152 
issued_total_col = 6553 
Row_Bus_Util =  0.065872 
CoL_Bus_Util = 0.038707 
Either_Row_CoL_Bus_Util = 0.098483 
Issued_on_Two_Bus_Simul_Util = 0.006096 
issued_two_Eff = 0.061896 
queue_avg = 0.207226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.207226
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152914 n_act=5528 n_pre=5512 n_ref_event=0 n_req=6402 n_rd=4346 n_rd_L2_A=0 n_write=2056 n_wr_bk=0 bw_util=0.03781
n_activity=91468 dram_eff=0.06999
bk0: 304a 157053i bk1: 248a 159819i bk2: 274a 158722i bk3: 222a 161388i bk4: 240a 160355i bk5: 280a 158761i bk6: 278a 159376i bk7: 264a 159572i bk8: 294a 159263i bk9: 290a 158768i bk10: 314a 158406i bk11: 306a 159212i bk12: 248a 160014i bk13: 276a 158736i bk14: 250a 159687i bk15: 258a 159654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136520
Row_Buffer_Locality_read = 0.132766
Row_Buffer_Locality_write = 0.144455
Bank_Level_Parallism = 2.557039
Bank_Level_Parallism_Col = 1.707418
Bank_Level_Parallism_Ready = 1.031553
write_to_read_ratio_blp_rw_average = 0.353791
GrpLevelPara = 1.507756 

BW Util details:
bwutil = 0.037815 
total_CMD = 169298 
util_bw = 6402 
Wasted_Col = 34165 
Wasted_Row = 24502 
Idle = 104229 

BW Util Bottlenecks: 
RCDc_limit = 38563 
RCDWRc_limit = 15241 
WTRc_limit = 9255 
RTWc_limit = 5152 
CCDLc_limit = 1606 
rwq = 0 
CCDLc_limit_alone = 1181 
WTRc_limit_alone = 8922 
RTWc_limit_alone = 5060 

Commands details: 
total_CMD = 169298 
n_nop = 152914 
Read = 4346 
Write = 2056 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5528 
n_pre = 5512 
n_ref = 0 
n_req = 6402 
total_req = 6402 

Dual Bus Interface Util: 
issued_total_row = 11040 
issued_total_col = 6402 
Row_Bus_Util =  0.065210 
CoL_Bus_Util = 0.037815 
Either_Row_CoL_Bus_Util = 0.096776 
Issued_on_Two_Bus_Simul_Util = 0.006249 
issued_two_Eff = 0.064575 
queue_avg = 0.210552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.210552
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152220 n_act=5784 n_pre=5768 n_ref_event=0 n_req=6664 n_rd=4521 n_rd_L2_A=0 n_write=2143 n_wr_bk=0 bw_util=0.03936
n_activity=94224 dram_eff=0.07073
bk0: 252a 159945i bk1: 257a 159608i bk2: 312a 156663i bk3: 262a 158915i bk4: 250a 159916i bk5: 282a 158196i bk6: 258a 159728i bk7: 308a 156761i bk8: 304a 158716i bk9: 274a 160324i bk10: 340a 158198i bk11: 332a 157506i bk12: 282a 158177i bk13: 304a 157331i bk14: 260a 159156i bk15: 244a 160529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132053
Row_Buffer_Locality_read = 0.129617
Row_Buffer_Locality_write = 0.137191
Bank_Level_Parallism = 2.578834
Bank_Level_Parallism_Col = 1.713290
Bank_Level_Parallism_Ready = 1.030762
write_to_read_ratio_blp_rw_average = 0.355647
GrpLevelPara = 1.517567 

BW Util details:
bwutil = 0.039363 
total_CMD = 169298 
util_bw = 6664 
Wasted_Col = 35775 
Wasted_Row = 25717 
Idle = 101142 

BW Util Bottlenecks: 
RCDc_limit = 40332 
RCDWRc_limit = 15941 
WTRc_limit = 9302 
RTWc_limit = 5676 
CCDLc_limit = 1673 
rwq = 0 
CCDLc_limit_alone = 1218 
WTRc_limit_alone = 8972 
RTWc_limit_alone = 5551 

Commands details: 
total_CMD = 169298 
n_nop = 152220 
Read = 4521 
Write = 2143 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5784 
n_pre = 5768 
n_ref = 0 
n_req = 6664 
total_req = 6664 

Dual Bus Interface Util: 
issued_total_row = 11552 
issued_total_col = 6664 
Row_Bus_Util =  0.068235 
CoL_Bus_Util = 0.039363 
Either_Row_CoL_Bus_Util = 0.100875 
Issued_on_Two_Bus_Simul_Util = 0.006722 
issued_two_Eff = 0.066635 
queue_avg = 0.242407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.242407
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169298 n_nop=152899 n_act=5499 n_pre=5483 n_ref_event=0 n_req=6410 n_rd=4348 n_rd_L2_A=0 n_write=2062 n_wr_bk=0 bw_util=0.03786
n_activity=93490 dram_eff=0.06856
bk0: 256a 159265i bk1: 262a 159040i bk2: 272a 158967i bk3: 262a 159486i bk4: 262a 159160i bk5: 242a 160099i bk6: 274a 159572i bk7: 272a 159108i bk8: 330a 157864i bk9: 290a 159689i bk10: 326a 158261i bk11: 308a 159342i bk12: 272a 158951i bk13: 260a 159612i bk14: 230a 160389i bk15: 230a 161143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.142122
Row_Buffer_Locality_read = 0.137534
Row_Buffer_Locality_write = 0.151794
Bank_Level_Parallism = 2.482571
Bank_Level_Parallism_Col = 1.675576
Bank_Level_Parallism_Ready = 1.024961
write_to_read_ratio_blp_rw_average = 0.354910
GrpLevelPara = 1.482905 

BW Util details:
bwutil = 0.037862 
total_CMD = 169298 
util_bw = 6410 
Wasted_Col = 34852 
Wasted_Row = 25294 
Idle = 102742 

BW Util Bottlenecks: 
RCDc_limit = 38677 
RCDWRc_limit = 15158 
WTRc_limit = 9403 
RTWc_limit = 5317 
CCDLc_limit = 1589 
rwq = 0 
CCDLc_limit_alone = 1110 
WTRc_limit_alone = 9030 
RTWc_limit_alone = 5211 

Commands details: 
total_CMD = 169298 
n_nop = 152899 
Read = 4348 
Write = 2062 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5499 
n_pre = 5483 
n_ref = 0 
n_req = 6410 
total_req = 6410 

Dual Bus Interface Util: 
issued_total_row = 10982 
issued_total_col = 6410 
Row_Bus_Util =  0.064868 
CoL_Bus_Util = 0.037862 
Either_Row_CoL_Bus_Util = 0.096865 
Issued_on_Two_Bus_Simul_Util = 0.005865 
issued_two_Eff = 0.060552 
queue_avg = 0.198715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.198715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6118, Miss = 2148, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6199, Miss = 2168, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6180, Miss = 2196, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6301, Miss = 2206, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6147, Miss = 2156, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6192, Miss = 2154, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6177, Miss = 2170, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6239, Miss = 2160, Miss_rate = 0.346, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 6064, Miss = 2096, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5761, Miss = 1952, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6579, Miss = 2378, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6155, Miss = 2148, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6086, Miss = 2086, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6264, Miss = 2160, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6124, Miss = 2104, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6042, Miss = 2086, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6384, Miss = 2232, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6117, Miss = 2124, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6261, Miss = 2190, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6316, Miss = 2176, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6174, Miss = 2110, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6261, Miss = 2174, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6115, Miss = 2058, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6177, Miss = 2104, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6389, Miss = 2238, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6131, Miss = 2106, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6355, Miss = 2212, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5930, Miss = 2022, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6332, Miss = 2178, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6081, Miss = 2102, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6349, Miss = 2190, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6176, Miss = 2110, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6244, Miss = 2220, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6199, Miss = 2183, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5974, Miss = 2080, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6502, Miss = 2300, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5854, Miss = 2018, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6136, Miss = 2128, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 6263, Miss = 2200, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6081, Miss = 2068, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6074, Miss = 2102, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6107, Miss = 2134, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6143, Miss = 2146, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6300, Miss = 2218, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6316, Miss = 2234, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6266, Miss = 2204, Miss_rate = 0.352, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6254, Miss = 2188, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6136, Miss = 2145, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5950, Miss = 2044, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6198, Miss = 2158, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6244, Miss = 2190, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6162, Miss = 2138, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6004, Miss = 2060, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6447, Miss = 2278, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6404, Miss = 2184, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6208, Miss = 2112, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6384, Miss = 2254, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6287, Miss = 2202, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6305, Miss = 2202, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6231, Miss = 2144, Miss_rate = 0.344, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 6390, Miss = 2258, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6450, Miss = 2263, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6438, Miss = 2222, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6217, Miss = 2126, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 397344
L2_total_cache_misses = 138097
L2_total_cache_miss_rate = 0.3476
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71028
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 331808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=397344
icnt_total_pkts_simt_to_mem=397344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 397344
Req_Network_cycles = 225465
Req_Network_injected_packets_per_cycle =       1.7623 
Req_Network_conflicts_per_cycle =       0.0278
Req_Network_conflicts_per_cycle_util =       0.0357
Req_Bank_Level_Parallism =       2.2646
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0275

Reply_Network_injected_packets_num = 397344
Reply_Network_cycles = 225465
Reply_Network_injected_packets_per_cycle =        1.7623
Reply_Network_conflicts_per_cycle =        0.5407
Reply_Network_conflicts_per_cycle_util =       0.6856
Reply_Bank_Level_Parallism =       2.2344
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0094
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0220
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 6 sec (306 sec)
gpgpu_simulation_rate = 53708 (inst/sec)
gpgpu_simulation_rate = 736 (cycle/sec)
gpgpu_silicon_slowdown = 1538043x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 253226747 us


gen_hists: 1 laps, 253226747.000000 us/lap, 31653343.375000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
