
build/app_blinky.elf:     file format elf32-littlearm
build/app_blinky.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080001c1

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00001564 memsz 0x00001564 flags rwx
    LOAD off    0x00020400 vaddr 0x20000400 paddr 0x08001564 align 2**16
         filesz 0x00000000 memsz 0x00000348 flags rw-
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00020000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000200  20000000  20000000  00020000  2**0
                  ALLOC
  1 .pstack       00000200  20000200  20000200  00020000  2**0
                  ALLOC
  2 .vectors      000001c0  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         000012b4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000000f0  08001474  08001474  00011474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000000  20000400  20000400  00011564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000348  20000400  08001564  00020400  2**3
                  ALLOC
  7 .ram0_init    00000000  20000748  20000748  00011564  2**2
                  CONTENTS
  8 .ram0         00000000  20000748  20000748  00011564  2**2
                  CONTENTS
  9 .ram1_init    00000000  20000000  20000000  00011564  2**2
                  CONTENTS
 10 .ram1         00000000  20000000  20000000  00011564  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00011564  2**2
                  CONTENTS
 23 .heap         0001f8b8  20000748  20000748  00020000  2**0
                  ALLOC
 24 .ARM.attributes 0000002b  00000000  00000000  00011564  2**0
                  CONTENTS, READONLY
 25 .comment      0000002b  00000000  00000000  0001158f  2**0
                  CONTENTS, READONLY
 26 .debug_info   00004d7b  00000000  00000000  000115ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 00000653  00000000  00000000  00016335  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00002055  00000000  00000000  00016988  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000148  00000000  00000000  000189dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000b08  00000000  00000000  00018b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00001341  00000000  00000000  0001962d  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    00001299  00000000  00000000  0001a96e  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  000003e8  00000000  00000000  0001bc08  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000200 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
080001c0 l    d  .text	00000000 .text
08001474 l    d  .rodata	00000000 .rodata
20000400 l    d  .data	00000000 .data
20000400 l    d  .bss	00000000 .bss
20000748 l    d  .ram0_init	00000000 .ram0_init
20000748 l    d  .ram0	00000000 .ram0
20000000 l    d  .ram1_init	00000000 .ram1_init
20000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000748 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
080002c0 l     F .text	0000000c chTMStartMeasurementX.constprop.18
080002d0 l     F .text	00000040 chCoreAllocAligned
08000310 l     F .text	00000010 notify2
08000320 l     F .text	00000050 _port_irq_epilogue
08000370 l     F .text	00000098 VectorB0
08000410 l     F .text	00000012 SVC_Handler
08000430 l     F .text	00000044 chTMStopMeasurementX
08000480 l     F .text	00000060 wakeup
080004e0 l     F .text	00000024 chSchReadyI
08000510 l     F .text	00000074 chEvtBroadcastFlagsI.constprop.13
08000590 l     F .text	000001c0 VectorD8
08000750 l     F .text	00000002 _idle_thread
08000760 l     F .text	00000002 _unhandled_exception
08000760 l     F .text	00000002 BusFault_Handler
08000760 l     F .text	00000002 UsageFault_Handler
08000760 l     F .text	00000002 Vector1C
08000760 l     F .text	00000002 Vector20
08000760 l     F .text	00000002 Vector24
08000760 l     F .text	00000002 Vector28
08000760 l     F .text	00000002 MemManage_Handler
08000760 l     F .text	00000002 DebugMon_Handler
08000760 l     F .text	00000002 Vector34
08000760 l     F .text	00000002 PendSV_Handler
08000760 l     F .text	00000002 SysTick_Handler
08000760 l     F .text	00000002 Vector40
08000760 l     F .text	00000002 Vector44
08000760 l     F .text	00000002 Vector48
08000760 l     F .text	00000002 Vector4C
08000760 l     F .text	00000002 Vector50
08000760 l     F .text	00000002 Vector54
08000760 l     F .text	00000002 Vector58
08000760 l     F .text	00000002 Vector5C
08000760 l     F .text	00000002 Vector60
08000760 l     F .text	00000002 Vector64
08000760 l     F .text	00000002 Vector68
08000760 l     F .text	00000002 Vector6C
08000760 l     F .text	00000002 Vector70
08000760 l     F .text	00000002 Vector74
08000760 l     F .text	00000002 Vector78
08000760 l     F .text	00000002 Vector7C
08000760 l     F .text	00000002 Vector80
08000760 l     F .text	00000002 Vector84
08000760 l     F .text	00000002 Vector88
08000760 l     F .text	00000002 Vector8C
08000760 l     F .text	00000002 Vector90
08000760 l     F .text	00000002 Vector94
08000760 l     F .text	00000002 Vector98
08000760 l     F .text	00000002 Vector9C
08000760 l     F .text	00000002 VectorA0
08000760 l     F .text	00000002 VectorA4
08000760 l     F .text	00000002 VectorA8
08000760 l     F .text	00000002 VectorAC
08000760 l     F .text	00000002 HardFault_Handler
08000760 l     F .text	00000002 VectorB4
08000760 l     F .text	00000002 VectorB8
08000760 l     F .text	00000002 VectorBC
08000760 l     F .text	00000002 VectorC0
08000760 l     F .text	00000002 VectorC4
08000760 l     F .text	00000002 VectorC8
08000760 l     F .text	00000002 VectorCC
08000760 l     F .text	00000002 VectorD0
08000760 l     F .text	00000002 VectorD4
08000760 l     F .text	00000002 NMI_Handler
08000760 l     F .text	00000002 VectorDC
08000760 l     F .text	00000002 VectorE0
08000760 l     F .text	00000002 VectorE4
08000760 l     F .text	00000002 VectorE8
08000760 l     F .text	00000002 VectorEC
08000760 l     F .text	00000002 VectorF0
08000760 l     F .text	00000002 VectorF4
08000760 l     F .text	00000002 VectorF8
08000760 l     F .text	00000002 VectorFC
08000760 l     F .text	00000002 Vector100
08000760 l     F .text	00000002 Vector104
08000760 l     F .text	00000002 Vector108
08000760 l     F .text	00000002 Vector10C
08000760 l     F .text	00000002 Vector110
08000760 l     F .text	00000002 Vector114
08000760 l     F .text	00000002 Vector118
08000760 l     F .text	00000002 Vector11C
08000760 l     F .text	00000002 Vector120
08000760 l     F .text	00000002 Vector124
08000760 l     F .text	00000002 Vector128
08000760 l     F .text	00000002 Vector12C
08000760 l     F .text	00000002 Vector130
08000760 l     F .text	00000002 Vector134
08000760 l     F .text	00000002 Vector138
08000760 l     F .text	00000002 Vector13C
08000760 l     F .text	00000002 Vector140
08000760 l     F .text	00000002 Vector144
08000760 l     F .text	00000002 Vector148
08000760 l     F .text	00000002 Vector14C
08000760 l     F .text	00000002 Vector150
08000760 l     F .text	00000002 Vector154
08000760 l     F .text	00000002 Vector158
08000760 l     F .text	00000002 Vector15C
08000760 l     F .text	00000002 Vector160
08000760 l     F .text	00000002 Vector164
08000760 l     F .text	00000002 Vector168
08000760 l     F .text	00000002 Vector16C
08000760 l     F .text	00000002 Vector170
08000760 l     F .text	00000002 Vector174
08000760 l     F .text	00000002 Vector178
08000760 l     F .text	00000002 Vector17C
08000760 l     F .text	00000002 Vector180
08000760 l     F .text	00000002 Vector184
08000760 l     F .text	00000002 Vector188
08000760 l     F .text	00000002 Vector18C
08000760 l     F .text	00000002 Vector190
08000760 l     F .text	00000002 Vector194
08000760 l     F .text	00000002 Vector198
08000760 l     F .text	00000002 Vector19C
08000760 l     F .text	00000002 Vector1A0
08000760 l     F .text	00000002 Vector1A4
08000760 l     F .text	00000002 Vector1A8
08000760 l     F .text	00000002 Vector1AC
08000760 l     F .text	00000002 Vector1B0
08000760 l     F .text	00000002 Vector1B4
08000760 l     F .text	00000002 Vector1B8
08000760 l     F .text	00000002 Vector1BC
08000770 l     F .text	00000054 chSchWakeupS.constprop.23
080007d0 l     F .text	00000024 chSchGoSleepS
08000800 l     F .text	00000120 chSchGoSleepTimeoutS
08000920 l     F .text	0000001c chThdSleep.constprop.15
08000940 l     F .text	00000034 Thread1
08000980 l     F .text	00000028 chThdEnqueueTimeoutS
080009b0 l     F .text	000000c4 oqWriteTimeout
08000a80 l     F .text	0000000a _writet
08000a90 l     F .text	0000000e _write
08000aa0 l     F .text	00000058 oqPutTimeout
08000b00 l     F .text	0000000a _putt
08000b10 l     F .text	0000000e _put
08000b20 l     F .text	000000c4 iqReadTimeout
08000bf0 l     F .text	0000000a _readt
08000c00 l     F .text	0000000e _read
08000c10 l     F .text	00000054 iqGetTimeout
08000c70 l     F .text	0000000a _gett
08000c80 l     F .text	0000000e _get
08001494 l     O .rodata	00000016 ch_debug
20000400 l     O .bss	00000004 endmem
20000408 l     O .bss	00000148 waThread1
20000550 l     O .bss	0000007c SD2
200005cc l     O .bss	00000078 ch
080014c4 l     O .rodata	00000080 ram_areas
20000648 l     O .bss	000000d8 ch_idle_thread_wa
20000720 l     O .bss	00000004 nextmem
08001544 l     O .rodata	00000020 vmt
20000728 l     O .bss	00000020 default_heap
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
080001ee l       .text	00000000 msloop
080001fc l       .text	00000000 psloop
0800020c l       .text	00000000 dloop
08000220 l       .text	00000000 bloop
08000236 l       .text	00000000 initloop
08000242 l       .text	00000000 endinitloop
0800024a l       .text	00000000 finiloop
08000256 l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
08001360 g     F .text	0000004c chThdExit
00000000 g       .rodata	00000000 __ram4_start__
00000000 g       .ram5	00000000 __ram5_clear__
20000748 g       .ram0_init	00000000 __ram0_init__
20000000 g       .ram1	00000000 __ram1_free__
00000000 g       .rodata	00000000 __ram6_start__
08000000 g     O .vectors	000001c0 _vectors
08001564 g       .rodata	00000000 __exidx_end
20000748 g       .ram0	00000000 __ram0_free__
20000748 g       .heap	00000000 __heap_base__
08001564 g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
080001c0 g       .vectors	00000000 __fini_array_end
20000400 g       .pstack	00000000 __main_thread_stack_end__
08001564 g       .rodata	00000000 __rodata_end__
20000400 g       .bss	00000000 _bss_start
20020000 g       .heap	00000000 __heap_end__
0001c000 g       *ABS*	00000000 __ram1_size__
20000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
2001c000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08001564 g       .rodata	00000000 __exidx_start
08001564 g       *ABS*	00000000 __ram0_init_text__
08001564 g       *ABS*	00000000 __ram1_init_text__
00020000 g       *ABS*	00000000 __ram0_size__
08001564 g       *ABS*	00000000 __ram5_init_text__
20000748 g       .bss	00000000 _bss_end
080001c0 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08001564 g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
08001450 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
080013b0 g     F .text	0000003c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000400 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000294 g     F .text	00000000 _port_switch
08001470 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08001460 g     F .text	00000002 __late_init
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20000400 g       .data	00000000 _data_end
00000000 g       *ABS*	00000000 __ram3_size__
080001c0 g       .vectors	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00004000 g       *ABS*	00000000 __ram2_size__
20000000 g       .rodata	00000000 __ram1_start__
08001474 g       .rodata	00000000 __rodata_base__
08000c90 g     F .text	0000053c main
00000000 g       *ABS*	00000000 __ram6_size__
08001564 g       *ABS*	00000000 __ram2_init_text__
00000000 g       .ram3	00000000 __ram3_free__
080001c0 g       .vectors	00000000 __init_array_end
08001564 g       *ABS*	00000000 __ram4_init_text__
20000000 g       .ram1	00000000 __ram1_noinit__
080002a4 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00004000 g       *ABS*	00000000 __ram2_end__
20000200 g       .pstack	00000000 __process_stack_base__
20000748 g       .ram0	00000000 __ram0_clear__
00000000 g       .ram3	00000000 __ram3_noinit__
20000748 g       .ram0	00000000 __ram0_noinit__
080013f0 g     F .text	00000060 __init_ram_areas
00000000 g       .rodata	00000000 __ram2_start__
080002b4 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000200 g       .mstack	00000000 __main_stack_end__
00000000 g       .ram5_init	00000000 __ram5_init__
20000200 g       .pstack	00000000 __main_thread_stack_base__
08001564 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       .rodata	00000000 __ram0_start__
080002b8 g       .text	00000000 _port_exit_from_isr
20000000 g       .ram1_init	00000000 __ram1_init__
080001c0 g       .vectors	00000000 __init_array_start
08001564 g       *ABS*	00000000 _textdata_start
00000000 g       .rodata	00000000 __ram5_start__
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20020000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000200 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000400 g       .pstack	00000000 __process_stack_end__
080011d0 g     F .text	00000184 __early_init
00000000 g       .rodata	00000000 __ram3_start__
00000200 g       *ABS*	00000000 __process_stack_size__


