strict digraph "" {
	node [label="\N"];
	"2784:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6932490>",
		fillcolor=springgreen,
		label="2784:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69324d0>",
		fillcolor=springgreen,
		label="2786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2784:IF" -> "2786:IF"	 [cond="['go_rx_ack', 'go_error_frame']",
		label="!((go_rx_ack | go_error_frame))",
		lineno=2784];
	"2785:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932750>",
		fillcolor=firebrick,
		label="2785:NS
rx_crc_lim <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2784:IF" -> "2785:NS"	 [cond="['go_rx_ack', 'go_error_frame']",
		label="(go_rx_ack | go_error_frame)",
		lineno=2784];
	"2787:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932510>",
		fillcolor=firebrick,
		label="2787:NS
rx_crc_lim <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2786:IF" -> "2787:NS"	 [cond="['go_rx_crc_lim']",
		label=go_rx_crc_lim,
		lineno=2786];
	"2781:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6932a10>",
		fillcolor=turquoise,
		label="2781:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2782:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6932a50>",
		fillcolor=springgreen,
		label="2782:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2781:BL" -> "2782:IF"	 [cond="[]",
		lineno=None];
	"Leaf_2780:AL"	 [def_var="['rx_crc_lim']",
		label="Leaf_2780:AL"];
	"2785:NS" -> "Leaf_2780:AL"	 [cond="[]",
		lineno=None];
	"2782:IF" -> "2784:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2782];
	"2783:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932a90>",
		fillcolor=firebrick,
		label="2783:NS
rx_crc_lim <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6932a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2782:IF" -> "2783:NS"	 [cond="['rst']",
		label=rst,
		lineno=2782];
	"2780:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6932c10>",
		clk_sens=True,
		fillcolor=gold,
		label="2780:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_ack', 'go_error_frame', 'go_rx_crc_lim']"];
	"2780:AL" -> "2781:BL"	 [cond="[]",
		lineno=None];
	"2787:NS" -> "Leaf_2780:AL"	 [cond="[]",
		lineno=None];
	"2783:NS" -> "Leaf_2780:AL"	 [cond="[]",
		lineno=None];
}
