INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/test/test.srcs/sim_1/new/test_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_2
