--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Oexp02_IO.twx Oexp02_IO.ncd -o Oexp02_IO.twr Oexp02_IO.pcf
-ucf SOC-Sword.ucf

Design file:              Oexp02_IO.ncd
Physical constraint file: Oexp02_IO.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.872ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/sh_clk (SLICE_X43Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.283ns (Levels of Logic = 0)
  Clock Path Skew:      -0.554ns (0.997 - 1.551)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.BQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X43Y106.SR     net (fanout=243)      3.812   rst
    SLICE_X43Y106.CLK    Trck                  0.212   U6/M2/sh_clk
                                                       U6/M2/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (0.471ns logic, 3.812ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_28 (SLICE_X32Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.382ns (0.997 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.BQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X32Y86.SR      net (fanout=243)      3.622   rst
    SLICE_X32Y86.CLK     Trck                  0.212   U8/clkdiv<31>
                                                       U8/clkdiv_28
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.471ns logic, 3.622ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point U8/clkdiv_29 (SLICE_X32Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U8/clkdiv_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.382ns (0.997 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U8/clkdiv_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.BQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X32Y86.SR      net (fanout=243)      3.622   rst
    SLICE_X32Y86.CLK     Trck                  0.212   U8/clkdiv<31>
                                                       U8/clkdiv_29
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.471ns logic, 3.622ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/sh_clk_1 (SLICE_X29Y77.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/Go_1 (FF)
  Destination:          U6/M2/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/Go_1 to U6/M2/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.BQ      Tcko                  0.100   U6/M2/Go<1>
                                                       U6/M2/Go_1
    SLICE_X29Y77.A4      net (fanout=4)        0.123   U6/M2/Go<1>
    SLICE_X29Y77.CLK     Tah         (-Th)     0.032   U6/M2/sh_clk_1
                                                       U6/M2/state[1]_GND_1_o_Select_19_o1
                                                       U6/M2/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.068ns logic, 0.123ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/S_0_1 (SLICE_X28Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.316 - 0.288)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd1
                                                       U6/M2/state_FSM_FFd1
    SLICE_X28Y74.A6      net (fanout=5)        0.140   U6/M2/state_FSM_FFd1
    SLICE_X28Y74.CLK     Tah         (-Th)     0.032   SEGEN_OBUF
                                                       U6/M2/state[1]_PWR_1_o_select_17_OUT<0>1
                                                       U6/M2/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.068ns logic, 0.140ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/sh_clk_1 (SLICE_X29Y77.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/sh_clk_1 (FF)
  Destination:          U6/M2/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/sh_clk_1 to U6/M2/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y77.AQ      Tcko                  0.100   U6/M2/sh_clk_1
                                                       U6/M2/sh_clk_1
    SLICE_X29Y77.A3      net (fanout=1)        0.129   U6/M2/sh_clk_1
    SLICE_X29Y77.CLK     Tah         (-Th)     0.032   U6/M2/sh_clk_1
                                                       U6/M2/state[1]_GND_1_o_Select_19_o1
                                                       U6/M2/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (0.068ns logic, 0.129ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_0/SR
  Location pin: SLICE_X32Y79.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_1/SR
  Location pin: SLICE_X32Y79.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.872|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 650 connections

Design statistics:
   Minimum period:   4.872ns{1}   (Maximum frequency: 205.255MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 23 19:15:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 823 MB



