Signals and their clock domains:
  0x55573e52d4d0 read                                               @(edge clk or posedge reset)
  0x55573e52d4d0 read {POST}                                        @([settle])
  0x55573e52d4d0 read {PRE}                                         @([settle])
  0x55573e52fdf0 reset                                              @(*)
  0x55573e52fdf0 reset {POST}                                       @(*)
  0x55573e52fdf0 reset {PRE}                                        @(*)
  0x55573e5334a0 waitrequest                                        @(*)
  0x55573e5334a0 waitrequest {POST}                                 @(*)
  0x55573e5334a0 waitrequest {PRE}                                  @(*)
  0x55573e533f90 byteenable                                         @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e533f90 byteenable {POST}                                  @([settle])
  0x55573e5357f0 active                                             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5357f0 active {POST}                                      @([settle])
  0x55573e535b90 address                                            @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e535b90 address {POST}                                     @([settle])
  0x55573e535f30 register_v0                                        @(*)
  0x55573e535f30 register_v0 {POST}                                 @([settle])
  0x55573e537510 clk                                                @(*)
  0x55573e537510 clk {POST}                                         @(*)
  0x55573e537510 clk {PRE}                                          @(*)
  0x55573e53b620 writedata                                          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e53b620 writedata {POST}                                   @([settle])
  0x55573e541630 readdata                                           @(*)
  0x55573e541630 readdata {POST}                                    @(*)
  0x55573e541630 readdata {PRE}                                     @(*)
  0x55573e544210 write                                              @(edge clk or posedge reset)
  0x55573e544210 write {POST}                                       @([settle])
  0x55573e544210 write {PRE}                                        @([settle])
  0x55573e548a90 mips_cpu_bus.internal_clk                          @(*)
  0x55573e548a90 mips_cpu_bus.internal_clk {POST}                   @(*)
  0x55573e548a90 mips_cpu_bus.internal_clk {PRE}                    @(*)
  0x55573e548c50 mips_cpu_bus.instr_address                         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548c50 mips_cpu_bus.instr_address {POST}                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548c50 mips_cpu_bus.instr_address {PRE}                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548e10 mips_cpu_bus.program_counter_mux_1_out             @(edge clk or edge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548e10 mips_cpu_bus.program_counter_mux_1_out {POST}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548e10 mips_cpu_bus.program_counter_mux_1_out {PRE}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548ef0 mips_cpu_bus.HALT_fetch                            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548ef0 mips_cpu_bus.HALT_fetch {POST}                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548ef0 mips_cpu_bus.HALT_fetch {PRE}                      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548fd0 mips_cpu_bus.program_counter_src_decode            @(edge clk or edge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548fd0 mips_cpu_bus.program_counter_src_decode {POST}     @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e548fd0 mips_cpu_bus.program_counter_src_decode {PRE}      @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5490b0 mips_cpu_bus.register_write_decode                 @(edge clk or posedge reset)
  0x55573e5490b0 mips_cpu_bus.register_write_decode {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5490b0 mips_cpu_bus.register_write_decode {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549190 mips_cpu_bus.memory_to_register_decode             @(edge clk or posedge reset)
  0x55573e549190 mips_cpu_bus.memory_to_register_decode {POST}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549190 mips_cpu_bus.memory_to_register_decode {PRE}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549270 mips_cpu_bus.memory_write_decode                   @(edge clk or posedge reset)
  0x55573e549270 mips_cpu_bus.memory_write_decode {POST}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549270 mips_cpu_bus.memory_write_decode {PRE}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549350 mips_cpu_bus.ALU_src_B_decode                      @(edge clk or posedge reset)
  0x55573e549350 mips_cpu_bus.ALU_src_B_decode {POST}               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549350 mips_cpu_bus.ALU_src_B_decode {PRE}                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549430 mips_cpu_bus.register_destination_decode           @(edge clk or posedge reset)
  0x55573e549430 mips_cpu_bus.register_destination_decode {POST}    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549430 mips_cpu_bus.register_destination_decode {PRE}     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549510 mips_cpu_bus.branch_decode                         @(edge clk or posedge reset)
  0x55573e549510 mips_cpu_bus.branch_decode {POST}                  @([settle])
  0x55573e5496d0 mips_cpu_bus.ALU_function_decode                   @(edge clk or posedge reset)
  0x55573e5496d0 mips_cpu_bus.ALU_function_decode {POST}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5496d0 mips_cpu_bus.ALU_function_decode {PRE}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5497b0 mips_cpu_bus.program_counter_multiplexer_jump_decode @(edge clk or posedge reset)
  0x55573e5497b0 mips_cpu_bus.program_counter_multiplexer_jump_decode {POST} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5497b0 mips_cpu_bus.program_counter_multiplexer_jump_decode {PRE} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549890 mips_cpu_bus.using_HI_LO_decode                    @(edge clk or posedge reset)
  0x55573e549890 mips_cpu_bus.using_HI_LO_decode {POST}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549890 mips_cpu_bus.using_HI_LO_decode {PRE}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549970 mips_cpu_bus.j_instruction_decode                  @(edge clk or posedge reset)
  0x55573e549970 mips_cpu_bus.j_instruction_decode {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549970 mips_cpu_bus.j_instruction_decode {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549a50 mips_cpu_bus.HI_register_write_decode              @(edge clk or posedge reset)
  0x55573e549a50 mips_cpu_bus.HI_register_write_decode {POST}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549a50 mips_cpu_bus.HI_register_write_decode {PRE}        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549b30 mips_cpu_bus.LO_register_write_decode              @(edge clk or posedge reset)
  0x55573e549b30 mips_cpu_bus.LO_register_write_decode {POST}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549b30 mips_cpu_bus.LO_register_write_decode {PRE}        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549c10 mips_cpu_bus.HALT_decode                           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549c10 mips_cpu_bus.HALT_decode {POST}                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549c10 mips_cpu_bus.HALT_decode {PRE}                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549dd0 mips_cpu_bus.instruction_decode                    @(edge clk or posedge reset)
  0x55573e549dd0 mips_cpu_bus.instruction_decode {POST}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549dd0 mips_cpu_bus.instruction_decode {PRE}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549eb0 mips_cpu_bus.program_counter_plus_four_decode      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549eb0 mips_cpu_bus.program_counter_plus_four_decode {POST} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e549eb0 mips_cpu_bus.program_counter_plus_four_decode {PRE} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54deb0 mips_cpu_bus.register_file_output_A_decode         @(edge clk or negedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54deb0 mips_cpu_bus.register_file_output_A_decode {POST}  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54deb0 mips_cpu_bus.register_file_output_A_decode {PRE}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54df90 mips_cpu_bus.register_file_output_B_decode         @(edge clk or negedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54df90 mips_cpu_bus.register_file_output_B_decode {POST}  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54df90 mips_cpu_bus.register_file_output_B_decode {PRE}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e230 mips_cpu_bus.sign_imm_decode                       @(edge clk or posedge reset)
  0x55573e54e230 mips_cpu_bus.sign_imm_decode {POST}                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e230 mips_cpu_bus.sign_imm_decode {PRE}                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e310 mips_cpu_bus.comparator_1                          @(edge clk or edge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e310 mips_cpu_bus.comparator_1 {POST}                   @([settle])
  0x55573e54e3f0 mips_cpu_bus.comparator_2                          @(edge clk or edge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e3f0 mips_cpu_bus.comparator_2 {POST}                   @([settle])
  0x55573e54e5b0 mips_cpu_bus.register_destination_execute          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e5b0 mips_cpu_bus.register_destination_execute {POST}   @([settle])
  0x55573e54e5b0 mips_cpu_bus.register_destination_execute {PRE}    @([settle])
  0x55573e54e690 mips_cpu_bus.memory_to_register_execute            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e690 mips_cpu_bus.memory_to_register_execute {POST}     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e690 mips_cpu_bus.memory_to_register_execute {PRE}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e770 mips_cpu_bus.memory_write_execute                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e770 mips_cpu_bus.memory_write_execute {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e770 mips_cpu_bus.memory_write_execute {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e850 mips_cpu_bus.write_register_execute                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e850 mips_cpu_bus.write_register_execute {POST}         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e850 mips_cpu_bus.write_register_execute {PRE}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e930 mips_cpu_bus.ALU_src_B_execute                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54e930 mips_cpu_bus.ALU_src_B_execute {POST}              @([settle])
  0x55573e54e930 mips_cpu_bus.ALU_src_B_execute {PRE}               @([settle])
  0x55573e54ea10 mips_cpu_bus.ALU_function_execute                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ea10 mips_cpu_bus.ALU_function_execute {POST}           @([settle])
  0x55573e54ea10 mips_cpu_bus.ALU_function_execute {PRE}            @([settle])
  0x55573e54eaf0 mips_cpu_bus.HI_register_write_execute             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54eaf0 mips_cpu_bus.HI_register_write_execute {POST}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54eaf0 mips_cpu_bus.HI_register_write_execute {PRE}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ebd0 mips_cpu_bus.LO_register_write_execute             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ebd0 mips_cpu_bus.LO_register_write_execute {POST}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ebd0 mips_cpu_bus.LO_register_write_execute {PRE}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ecb0 mips_cpu_bus.register_write_execute                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ecb0 mips_cpu_bus.register_write_execute {POST}         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ecb0 mips_cpu_bus.register_write_execute {PRE}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ed90 mips_cpu_bus.program_counter_multiplexer_jump_execute @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ed90 mips_cpu_bus.program_counter_multiplexer_jump_execute {POST} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ed90 mips_cpu_bus.program_counter_multiplexer_jump_execute {PRE} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ee70 mips_cpu_bus.j_instruction_execute                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ee70 mips_cpu_bus.j_instruction_execute {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ee70 mips_cpu_bus.j_instruction_execute {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ef50 mips_cpu_bus.using_HI_LO_execute                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ef50 mips_cpu_bus.using_HI_LO_execute {POST}            @([settle])
  0x55573e54ef50 mips_cpu_bus.using_HI_LO_execute {PRE}             @([settle])
  0x55573e54f030 mips_cpu_bus.HALT_execute                          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f030 mips_cpu_bus.HALT_execute {POST}                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f030 mips_cpu_bus.HALT_execute {PRE}                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f110 mips_cpu_bus.op_execute                            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f110 mips_cpu_bus.op_execute {POST}                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f110 mips_cpu_bus.op_execute {PRE}                      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f1f0 mips_cpu_bus.src_A_execute                         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f1f0 mips_cpu_bus.src_A_execute {POST}                  @([settle])
  0x55573e54f1f0 mips_cpu_bus.src_A_execute {PRE}                   @([settle])
  0x55573e54f2d0 mips_cpu_bus.src_B_execute                         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f2d0 mips_cpu_bus.src_B_execute {POST}                  @([settle])
  0x55573e54f2d0 mips_cpu_bus.src_B_execute {PRE}                   @([settle])
  0x55573e54f3b0 mips_cpu_bus.src_A_ALU_execute                     @(*)
  0x55573e54f3b0 mips_cpu_bus.src_A_ALU_execute {POST}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f3b0 mips_cpu_bus.src_A_ALU_execute {PRE}               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f490 mips_cpu_bus.src_B_ALU_execute                     @(*)
  0x55573e54f490 mips_cpu_bus.src_B_ALU_execute {POST}              @([settle])
  0x55573e54f570 mips_cpu_bus.write_data_execute                    @(*)
  0x55573e54f570 mips_cpu_bus.write_data_execute {POST}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f570 mips_cpu_bus.write_data_execute {PRE}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f650 mips_cpu_bus.ALU_output_execute                    @(*)
  0x55573e54f650 mips_cpu_bus.ALU_output_execute {POST}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f650 mips_cpu_bus.ALU_output_execute {PRE}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f730 mips_cpu_bus.ALU_HI_output_execute                 @(*)
  0x55573e54f730 mips_cpu_bus.ALU_HI_output_execute {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f730 mips_cpu_bus.ALU_HI_output_execute {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f810 mips_cpu_bus.ALU_LO_output_execute                 @(*)
  0x55573e54f810 mips_cpu_bus.ALU_LO_output_execute {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f810 mips_cpu_bus.ALU_LO_output_execute {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f8f0 mips_cpu_bus.Rs_execute                            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f8f0 mips_cpu_bus.Rs_execute {POST}                     @([settle])
  0x55573e54f8f0 mips_cpu_bus.Rs_execute {PRE}                      @([settle])
  0x55573e54f9d0 mips_cpu_bus.Rt_execute                            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54f9d0 mips_cpu_bus.Rt_execute {POST}                     @([settle])
  0x55573e54f9d0 mips_cpu_bus.Rt_execute {PRE}                      @([settle])
  0x55573e54fab0 mips_cpu_bus.Rd_execute                            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fab0 mips_cpu_bus.Rd_execute {POST}                     @([settle])
  0x55573e54fab0 mips_cpu_bus.Rd_execute {PRE}                      @([settle])
  0x55573e54fb90 mips_cpu_bus.sign_imm_execute                      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fb90 mips_cpu_bus.sign_imm_execute {POST}               @([settle])
  0x55573e54fb90 mips_cpu_bus.sign_imm_execute {PRE}                @([settle])
  0x55573e54fd50 mips_cpu_bus.program_counter_plus_four_execute     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fd50 mips_cpu_bus.program_counter_plus_four_execute {POST} @([settle])
  0x55573e54fd50 mips_cpu_bus.program_counter_plus_four_execute {PRE} @([settle])
  0x55573e54fe30 mips_cpu_bus.j_program_counter_execute             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fe30 mips_cpu_bus.j_program_counter_execute {POST}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fe30 mips_cpu_bus.j_program_counter_execute {PRE}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ff10 mips_cpu_bus.register_write_memory                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ff10 mips_cpu_bus.register_write_memory {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54ff10 mips_cpu_bus.register_write_memory {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fff0 mips_cpu_bus.write_register_memory                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fff0 mips_cpu_bus.write_register_memory {POST}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e54fff0 mips_cpu_bus.write_register_memory {PRE}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5500d0 mips_cpu_bus.memory_to_register_memory             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5500d0 mips_cpu_bus.memory_to_register_memory {POST}      @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5500d0 mips_cpu_bus.memory_to_register_memory {PRE}       @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5501b0 mips_cpu_bus.memory_write_memory                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5501b0 mips_cpu_bus.memory_write_memory {POST}            @(edge clk or posedge reset)
  0x55573e5501b0 mips_cpu_bus.memory_write_memory {PRE}             @(edge clk or posedge reset)
  0x55573e550290 mips_cpu_bus.HI_register_write_memory              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550290 mips_cpu_bus.HI_register_write_memory {POST}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550290 mips_cpu_bus.HI_register_write_memory {PRE}        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550370 mips_cpu_bus.LO_register_write_memory              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550370 mips_cpu_bus.LO_register_write_memory {POST}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550370 mips_cpu_bus.LO_register_write_memory {PRE}        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550450 mips_cpu_bus.program_counter_multiplexer_jump_memory @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550450 mips_cpu_bus.program_counter_multiplexer_jump_memory {POST} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550450 mips_cpu_bus.program_counter_multiplexer_jump_memory {PRE} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550530 mips_cpu_bus.j_instruction_memory                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550530 mips_cpu_bus.j_instruction_memory {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550530 mips_cpu_bus.j_instruction_memory {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550610 mips_cpu_bus.HALT_memory                           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550610 mips_cpu_bus.HALT_memory {POST}                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550610 mips_cpu_bus.HALT_memory {PRE}                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5506f0 mips_cpu_bus.op_memory                             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5506f0 mips_cpu_bus.op_memory {POST}                      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5506f0 mips_cpu_bus.op_memory {PRE}                       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5507d0 mips_cpu_bus.byteenable_memory                     @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5507d0 mips_cpu_bus.byteenable_memory {POST}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5507d0 mips_cpu_bus.byteenable_memory {PRE}               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5508b0 mips_cpu_bus.ALU_output_memory                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5508b0 mips_cpu_bus.ALU_output_memory {POST}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5508b0 mips_cpu_bus.ALU_output_memory {PRE}               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550990 mips_cpu_bus.ALU_HI_output_memory                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550990 mips_cpu_bus.ALU_HI_output_memory {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550990 mips_cpu_bus.ALU_HI_output_memory {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550a70 mips_cpu_bus.ALU_LO_output_memory                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550a70 mips_cpu_bus.ALU_LO_output_memory {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550a70 mips_cpu_bus.ALU_LO_output_memory {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550b50 mips_cpu_bus.write_data_memory                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550b50 mips_cpu_bus.write_data_memory {POST}              @([settle])
  0x55573e550b50 mips_cpu_bus.write_data_memory {PRE}               @([settle])
  0x55573e550d10 mips_cpu_bus.j_program_counter_memory              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550d10 mips_cpu_bus.j_program_counter_memory {POST}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550d10 mips_cpu_bus.j_program_counter_memory {PRE}        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550df0 mips_cpu_bus.src_A_ALU_memory                      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550df0 mips_cpu_bus.src_A_ALU_memory {POST}               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550df0 mips_cpu_bus.src_A_ALU_memory {PRE}                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550ed0 mips_cpu_bus.register_write_writeback              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550ed0 mips_cpu_bus.register_write_writeback {POST}       @(negedge mips_cpu_bus.internal_clk)
  0x55573e550ed0 mips_cpu_bus.register_write_writeback {PRE}        @(negedge mips_cpu_bus.internal_clk)
  0x55573e550fb0 mips_cpu_bus.HI_register_write_writeback           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e550fb0 mips_cpu_bus.HI_register_write_writeback {POST}    @(negedge mips_cpu_bus.internal_clk)
  0x55573e550fb0 mips_cpu_bus.HI_register_write_writeback {PRE}     @(negedge mips_cpu_bus.internal_clk)
  0x55573e551090 mips_cpu_bus.LO_register_write_writeback           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551090 mips_cpu_bus.LO_register_write_writeback {POST}    @(negedge mips_cpu_bus.internal_clk)
  0x55573e551090 mips_cpu_bus.LO_register_write_writeback {PRE}     @(negedge mips_cpu_bus.internal_clk)
  0x55573e551170 mips_cpu_bus.memory_to_register_writeback          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551170 mips_cpu_bus.memory_to_register_writeback {POST}   @([settle])
  0x55573e551170 mips_cpu_bus.memory_to_register_writeback {PRE}    @([settle])
  0x55573e551250 mips_cpu_bus.HALT_writeback                        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551250 mips_cpu_bus.HALT_writeback {POST}                 @([settle])
  0x55573e551250 mips_cpu_bus.HALT_writeback {PRE}                  @([settle])
  0x55573e551330 mips_cpu_bus.op_writeback                          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551330 mips_cpu_bus.op_writeback {POST}                   @([settle])
  0x55573e551330 mips_cpu_bus.op_writeback {PRE}                    @([settle])
  0x55573e551410 mips_cpu_bus.byteenable_writeback                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551410 mips_cpu_bus.byteenable_writeback {POST}           @([settle])
  0x55573e551410 mips_cpu_bus.byteenable_writeback {PRE}            @([settle])
  0x55573e5514f0 mips_cpu_bus.src_A_ALU_writeback                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5514f0 mips_cpu_bus.src_A_ALU_writeback {POST}            @([settle])
  0x55573e5514f0 mips_cpu_bus.src_A_ALU_writeback {PRE}             @([settle])
  0x55573e5515d0 mips_cpu_bus.write_register_writeback              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5515d0 mips_cpu_bus.write_register_writeback {POST}       @(negedge mips_cpu_bus.internal_clk)
  0x55573e5515d0 mips_cpu_bus.write_register_writeback {PRE}        @(negedge mips_cpu_bus.internal_clk)
  0x55573e5516b0 mips_cpu_bus.result_writeback                      @(*)
  0x55573e5516b0 mips_cpu_bus.result_writeback {POST}               @(negedge mips_cpu_bus.internal_clk)
  0x55573e5516b0 mips_cpu_bus.result_writeback {PRE}                @(negedge mips_cpu_bus.internal_clk)
  0x55573e551790 mips_cpu_bus.ALU_HI_output_writeback               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551790 mips_cpu_bus.ALU_HI_output_writeback {POST}        @(negedge mips_cpu_bus.internal_clk)
  0x55573e551790 mips_cpu_bus.ALU_HI_output_writeback {PRE}         @(negedge mips_cpu_bus.internal_clk)
  0x55573e551870 mips_cpu_bus.ALU_LO_output_writeback               @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551870 mips_cpu_bus.ALU_LO_output_writeback {POST}        @(negedge mips_cpu_bus.internal_clk)
  0x55573e551870 mips_cpu_bus.ALU_LO_output_writeback {PRE}         @(negedge mips_cpu_bus.internal_clk)
  0x55573e551950 mips_cpu_bus.ALU_output_writeback                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551950 mips_cpu_bus.ALU_output_writeback {POST}           @([settle])
  0x55573e551950 mips_cpu_bus.ALU_output_writeback {PRE}            @([settle])
  0x55573e551a30 mips_cpu_bus.read_data_writeback                   @(edge clk or posedge reset)
  0x55573e551a30 mips_cpu_bus.read_data_writeback {POST}            @([settle])
  0x55573e551a30 mips_cpu_bus.read_data_writeback {PRE}             @([settle])
  0x55573e551b10 mips_cpu_bus.read_data_writeback_filtered          @(*)
  0x55573e551b10 mips_cpu_bus.read_data_writeback_filtered {POST}   @([settle])
  0x55573e551bf0 mips_cpu_bus.stall_fetch                           @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551bf0 mips_cpu_bus.stall_fetch {POST}                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551bf0 mips_cpu_bus.stall_fetch {PRE}                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551cd0 mips_cpu_bus.stall_decode                          @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551cd0 mips_cpu_bus.stall_decode {POST}                   @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551cd0 mips_cpu_bus.stall_decode {PRE}                    @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551f70 mips_cpu_bus.flush_execute_register                @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551f70 mips_cpu_bus.flush_execute_register {POST}         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e551f70 mips_cpu_bus.flush_execute_register {PRE}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e552050 mips_cpu_bus.forward_A_execute                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e552050 mips_cpu_bus.forward_A_execute {POST}              @([settle])
  0x55573e552130 mips_cpu_bus.forward_B_execute                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e552130 mips_cpu_bus.forward_B_execute {POST}              @([settle])
  0x55573e568740 mips_cpu_bus.fetch_state                           @(edge clk or posedge reset)
  0x55573e568740 mips_cpu_bus.fetch_state {POST}                    @(edge clk or posedge reset)
  0x55573e568740 mips_cpu_bus.fetch_state {PRE}                     @(edge clk or posedge reset)
  0x55573e575830 mips_cpu_bus.register_file.registers               @(negedge mips_cpu_bus.internal_clk)
  0x55573e575830 mips_cpu_bus.register_file.registers {POST}        @([settle])
  0x55573e575910 mips_cpu_bus.register_file.HI_reg                  @(negedge mips_cpu_bus.internal_clk)
  0x55573e575910 mips_cpu_bus.register_file.HI_reg {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e575910 mips_cpu_bus.register_file.HI_reg {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5759f0 mips_cpu_bus.register_file.LO_reg                  @(negedge mips_cpu_bus.internal_clk)
  0x55573e5759f0 mips_cpu_bus.register_file.LO_reg {POST}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e5759f0 mips_cpu_bus.register_file.LO_reg {PRE}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e586290 mips_cpu_bus.control_unit.op                       @(edge clk or posedge reset)
  0x55573e586290 mips_cpu_bus.control_unit.op {POST}                @([settle])
  0x55573e5863b0 mips_cpu_bus.control_unit.rt                       @(edge clk or posedge reset)
  0x55573e5863b0 mips_cpu_bus.control_unit.rt {POST}                @([settle])
  0x55573e5864d0 mips_cpu_bus.control_unit.funct                    @(edge clk or posedge reset)
  0x55573e5864d0 mips_cpu_bus.control_unit.funct {POST}             @([settle])
  0x55573e5f19f0 mips_cpu_bus.alu_input_mux.src_mux_input_0         @(*)
  0x55573e5f19f0 mips_cpu_bus.alu_input_mux.src_mux_input_0 {POST}  @([settle])
  0x55573e5fa6e0 mips_cpu_bus.alu.ALU_HI_LO_output                  @(*)
  0x55573e5fa6e0 mips_cpu_bus.alu.ALU_HI_LO_output {POST}           @([settle])
  0x55573e625840 mips_cpu_bus.memory_filter.temp_filtered           @(*)
  0x55573e625840 mips_cpu_bus.memory_filter.temp_filtered {POST}    @([settle])
  0x55573e650cf0 mips_cpu_bus.hazard_unit.lwstall                   @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e650cf0 mips_cpu_bus.hazard_unit.lwstall {POST}            @([settle])
  0x55573e650e50 mips_cpu_bus.hazard_unit.branchstall               @(edge clk or posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e650e50 mips_cpu_bus.hazard_unit.branchstall {POST}        @([settle])
  0x55573e90af00 __Vdly__read                                       @(edge clk or posedge reset)
  0x55573e90af00 __Vdly__read {PORD}                                @(edge clk or posedge reset)
  0x55573e90e840 __Vdly__mips_cpu_bus.src_B_execute                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e90e840 __Vdly__mips_cpu_bus.src_B_execute {PORD}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e90f4c0 __Vdly__mips_cpu_bus.HALT_execute                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e90f4c0 __Vdly__mips_cpu_bus.HALT_execute {PORD}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e910140 __Vdly__mips_cpu_bus.write_data_memory             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e910140 __Vdly__mips_cpu_bus.write_data_memory {PORD}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e910a40 __Vdly__mips_cpu_bus.memory_write_execute          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e910a40 __Vdly__mips_cpu_bus.memory_write_execute {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e912760 __Vdly__mips_cpu_bus.ALU_function_execute          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e912760 __Vdly__mips_cpu_bus.ALU_function_execute {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e914c30 __Vdly__mips_cpu_bus.fetch_state                   @(edge clk or posedge reset)
  0x55573e914c30 __Vdly__mips_cpu_bus.fetch_state {PORD}            @(edge clk or posedge reset)
  0x55573e915650 __Vdly__mips_cpu_bus.register_file.HI_reg          @(negedge mips_cpu_bus.internal_clk)
  0x55573e915650 __Vdly__mips_cpu_bus.register_file.HI_reg {PORD}   @(negedge mips_cpu_bus.internal_clk)
  0x55573e915b90 __Vdly__mips_cpu_bus.ALU_src_B_execute             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e915b90 __Vdly__mips_cpu_bus.ALU_src_B_execute {PORD}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e916bd0 __Vdly__mips_cpu_bus.program_counter_plus_four_execute @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e916bd0 __Vdly__mips_cpu_bus.program_counter_plus_four_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e917780 __Vdly__mips_cpu_bus.j_program_counter_execute     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e917780 __Vdly__mips_cpu_bus.j_program_counter_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e917a00 __Vdly__mips_cpu_bus.src_A_execute                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e917a00 __Vdly__mips_cpu_bus.src_A_execute {PORD}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e918910 __Vdly__mips_cpu_bus.internal_clk                  @(edge clk or posedge reset)
  0x55573e918910 __Vdly__mips_cpu_bus.internal_clk {PORD}           @(edge clk or posedge reset)
  0x55573e9196f0 __Vdly__mips_cpu_bus.Rt_execute                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9196f0 __Vdly__mips_cpu_bus.Rt_execute {PORD}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e924470 __Vdly__mips_cpu_bus.read_data_writeback           @(edge clk or posedge reset)
  0x55573e924470 __Vdly__mips_cpu_bus.read_data_writeback {PORD}    @(edge clk or posedge reset)
  0x55573e9257f0 __Vdly__mips_cpu_bus.write_register_memory         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9257f0 __Vdly__mips_cpu_bus.write_register_memory {PORD}  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9264c0 __Vdly__mips_cpu_bus.j_instruction_memory          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9264c0 __Vdly__mips_cpu_bus.j_instruction_memory {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e927170 __Vdly__mips_cpu_bus.j_program_counter_memory      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e927170 __Vdly__mips_cpu_bus.j_program_counter_memory {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e927e10 __Vdly__mips_cpu_bus.HALT_memory                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e927e10 __Vdly__mips_cpu_bus.HALT_memory {PORD}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e928d20 __Vdly__mips_cpu_bus.instruction_decode            @(edge clk or posedge reset)
  0x55573e928d20 __Vdly__mips_cpu_bus.instruction_decode {PORD}     @(edge clk or posedge reset)
  0x55573e92bb50 __Vdly__write                                      @(edge clk or posedge reset)
  0x55573e92bb50 __Vdly__write {PORD}                               @(edge clk or posedge reset)
  0x55573e92c210 __Vdlyvval__mips_cpu_bus.register_file.registers__v0 @(negedge mips_cpu_bus.internal_clk)
  0x55573e92c210 __Vdlyvval__mips_cpu_bus.register_file.registers__v0 {PORD} @([settle])
  0x55573e9326e0 __Vdly__mips_cpu_bus.LO_register_write_memory      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9326e0 __Vdly__mips_cpu_bus.LO_register_write_memory {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9333b0 __Vdly__mips_cpu_bus.register_write_memory         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9333b0 __Vdly__mips_cpu_bus.register_write_memory {PORD}  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e934cc0 __Vdlyvdim0__mips_cpu_bus.register_file.registers__v0 @(negedge mips_cpu_bus.internal_clk)
  0x55573e934cc0 __Vdlyvdim0__mips_cpu_bus.register_file.registers__v0 {PORD} @([settle])
  0x55573e93ce40 __Vdly__mips_cpu_bus.ALU_LO_output_memory          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93ce40 __Vdly__mips_cpu_bus.ALU_LO_output_memory {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93daf0 __Vdly__mips_cpu_bus.ALU_HI_output_memory          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93daf0 __Vdly__mips_cpu_bus.ALU_HI_output_memory {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93e1f0 __Vdly__mips_cpu_bus.program_counter_plus_four_decode @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93e1f0 __Vdly__mips_cpu_bus.program_counter_plus_four_decode {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93ee60 __Vdlyvset__mips_cpu_bus.register_file.registers__v0 @(negedge mips_cpu_bus.internal_clk)
  0x55573e93ee60 __Vdlyvset__mips_cpu_bus.register_file.registers__v0 {PORD} @(negedge mips_cpu_bus.internal_clk)
  0x55573e93f840 __Vdly__mips_cpu_bus.program_counter_multiplexer_jump_execute @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e93f840 __Vdly__mips_cpu_bus.program_counter_multiplexer_jump_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e941370 __Vdly__mips_cpu_bus.j_instruction_execute         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e941370 __Vdly__mips_cpu_bus.j_instruction_execute {PORD}  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e941fe0 __Vdly__mips_cpu_bus.using_HI_LO_execute           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e941fe0 __Vdly__mips_cpu_bus.using_HI_LO_execute {PORD}    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9422b0 __Vdly__mips_cpu_bus.register_file.LO_reg          @(negedge mips_cpu_bus.internal_clk)
  0x55573e9422b0 __Vdly__mips_cpu_bus.register_file.LO_reg {PORD}   @(negedge mips_cpu_bus.internal_clk)
  0x55573e942ad0 __Vdly__mips_cpu_bus.instr_address                 @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e942ad0 __Vdly__mips_cpu_bus.instr_address {PORD}          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e942df0 __Vdly__mips_cpu_bus.HALT_fetch                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e942df0 __Vdly__mips_cpu_bus.HALT_fetch {PORD}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e946670 __Vdly__mips_cpu_bus.Rs_execute                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e946670 __Vdly__mips_cpu_bus.Rs_execute {PORD}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e947250 __Vdly__mips_cpu_bus.sign_imm_execute              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e947250 __Vdly__mips_cpu_bus.sign_imm_execute {PORD}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e949c40 __Vdly__mips_cpu_bus.ALU_output_memory             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e949c40 __Vdly__mips_cpu_bus.ALU_output_memory {PORD}      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94a830 __Vdly__mips_cpu_bus.program_counter_multiplexer_jump_memory @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94a830 __Vdly__mips_cpu_bus.program_counter_multiplexer_jump_memory {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94b290 __Vdly__mips_cpu_bus.ALU_LO_output_writeback       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94b290 __Vdly__mips_cpu_bus.ALU_LO_output_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94bfa0 __Vdly__mips_cpu_bus.ALU_HI_output_writeback       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94bfa0 __Vdly__mips_cpu_bus.ALU_HI_output_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94cc70 __Vdly__mips_cpu_bus.write_register_writeback      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94cc70 __Vdly__mips_cpu_bus.write_register_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94d940 __Vdly__mips_cpu_bus.ALU_output_writeback          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94d940 __Vdly__mips_cpu_bus.ALU_output_writeback {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94e5f0 __Vdly__mips_cpu_bus.register_write_writeback      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94e5f0 __Vdly__mips_cpu_bus.register_write_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94f2c0 __Vdly__mips_cpu_bus.memory_to_register_writeback  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94f2c0 __Vdly__mips_cpu_bus.memory_to_register_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94ff90 __Vdly__mips_cpu_bus.HI_register_write_writeback   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e94ff90 __Vdly__mips_cpu_bus.HI_register_write_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e950c60 __Vdly__mips_cpu_bus.LO_register_write_writeback   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e950c60 __Vdly__mips_cpu_bus.LO_register_write_writeback {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e951930 __Vdly__mips_cpu_bus.byteenable_writeback          @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e951930 __Vdly__mips_cpu_bus.byteenable_writeback {PORD}   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9531b0 __Vdly__mips_cpu_bus.op_execute                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9531b0 __Vdly__mips_cpu_bus.op_execute {PORD}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9551c0 __Vdly__mips_cpu_bus.LO_register_write_execute     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9551c0 __Vdly__mips_cpu_bus.LO_register_write_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e955920 __Vdly__mips_cpu_bus.HI_register_write_execute     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e955920 __Vdly__mips_cpu_bus.HI_register_write_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e955fd0 __Vdly__mips_cpu_bus.register_write_execute        @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e955fd0 __Vdly__mips_cpu_bus.register_write_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e956750 __Vdly__mips_cpu_bus.memory_to_register_memory     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e956750 __Vdly__mips_cpu_bus.memory_to_register_memory {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e957420 __Vdly__mips_cpu_bus.memory_write_memory           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e957420 __Vdly__mips_cpu_bus.memory_write_memory {PORD}    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9580d0 __Vdly__mips_cpu_bus.HI_register_write_memory      @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9580d0 __Vdly__mips_cpu_bus.HI_register_write_memory {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e958b10 __Vdly__mips_cpu_bus.HALT_decode                   @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e958b10 __Vdly__mips_cpu_bus.HALT_decode {PORD}            @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9596c0 __Vdly__mips_cpu_bus.Rd_execute                    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9596c0 __Vdly__mips_cpu_bus.Rd_execute {PORD}             @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95a150 __Vdly__mips_cpu_bus.op_memory                     @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95a150 __Vdly__mips_cpu_bus.op_memory {PORD}              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95add0 __Vdly__mips_cpu_bus.src_A_ALU_memory              @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95add0 __Vdly__mips_cpu_bus.src_A_ALU_memory {PORD}       @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95ba50 __Vdly__mips_cpu_bus.op_writeback                  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95ba50 __Vdly__mips_cpu_bus.op_writeback {PORD}           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95c6d0 __Vdly__mips_cpu_bus.HALT_writeback                @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95c6d0 __Vdly__mips_cpu_bus.HALT_writeback {PORD}         @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95d590 __Vdly__mips_cpu_bus.memory_to_register_execute    @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e95d590 __Vdly__mips_cpu_bus.memory_to_register_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9d9f50 __Vdly__mips_cpu_bus.register_destination_execute  @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9d9f50 __Vdly__mips_cpu_bus.register_destination_execute {PORD} @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9db0c0 __Vdly__mips_cpu_bus.src_A_ALU_writeback           @(posedge mips_cpu_bus.internal_clk or posedge reset)
  0x55573e9db0c0 __Vdly__mips_cpu_bus.src_A_ALU_writeback {PORD}    @(posedge mips_cpu_bus.internal_clk or posedge reset)
