Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct 18 22:39:31 2018
| Host         : IOZ5FB9SCHQZKW2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_system_design_wrapper_control_sets_placed.rpt
| Design       : zynq_system_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |           10 |
|      6 |            5 |
|      8 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           33 |
| Yes          | No                    | No                     |             282 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                               Enable Signal                                                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                      |                1 |              2 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                2 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                      |                2 |              6 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | zynq_system_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              6 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              6 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              6 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                6 |             12 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                      |                4 |             12 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                      |                3 |             12 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                      |                2 |             12 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                      |                4 |             13 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                      |                2 |             14 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                      |                3 |             14 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                      |                3 |             16 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                      |                4 |             19 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                      |                5 |             19 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                      |                6 |             20 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                          |                6 |             20 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                7 |             20 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                6 |             21 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                      |                8 |             32 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                      |                7 |             32 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                      |                7 |             32 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                      |                6 |             32 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | zynq_system_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |             45 |
|  zynq_system_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                      |               56 |            163 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


