{"vcs1":{"timestamp_begin":1730185717.474374605, "rt":1.65, "ut":0.76, "st":0.37}}
{"vcselab":{"timestamp_begin":1730185719.216066253, "rt":1.90, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1730185721.193011232, "rt":0.41, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730185716.657769441}
{"VCS_COMP_START_TIME": 1730185716.657769441}
{"VCS_COMP_END_TIME": 1730185723.324002930}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333636}}
{"stitch_vcselab": {"peak_mem": 231584}}
