{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684328278602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684328278602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 15:57:58 2023 " "Processing started: Wed May 17 15:57:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684328278602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684328278602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684328278602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684328279172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684328279172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/AES.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_tb " "Found entity 1: AES_tb" {  } { { "AES_tb.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/AES_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encyrption.v 1 1 " "Found 1 design units, including 1 entities, in source file encyrption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encyrption " "Found entity 1: Encyrption" {  } { { "Encyrption.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Encyrption.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encyrption_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encyrption_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encyrption_tb " "Found entity 1: Encyrption_tb" {  } { { "Encyrption_tb.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Encyrption_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes_TB " "Found entity 1: SubBytes_TB" {  } { { "SubBytes_TB.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SubBytes_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrow.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRow " "Found entity 1: ShiftRow" {  } { { "ShiftRow.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/ShiftRow.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrow_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrow_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRow_tb " "Found entity 1: ShiftRow_tb" {  } { { "ShiftRow_tb.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/ShiftRow_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversemixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file inversemixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseMixColumns " "Found entity 1: InverseMixColumns" {  } { { "InverseMixColumns.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/InverseMixColumns.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_shiftrow.v 1 1 " "Found 1 design units, including 1 entities, in source file inverse_shiftrow.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse_ShiftRow " "Found entity 1: Inverse_ShiftRow" {  } { { "Inverse_ShiftRow.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Inverse_ShiftRow.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes_DEC " "Found entity 1: SubBytes_DEC" {  } { { "SubBytes_DEC.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SubBytes_DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_shiftrow_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file inverse_shiftrow_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse_ShiftRow_tb " "Found entity 1: Inverse_ShiftRow_tb" {  } { { "Inverse_ShiftRow_tb.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Inverse_ShiftRow_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "MixColumns.v(28) " "Verilog HDL syntax warning at MixColumns.v(28): extra block comment delimiter characters /* within block comment" {  } { { "MixColumns.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/MixColumns.v" 28 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/MixColumns.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBOX " "Found entity 1: SBOX" {  } { { "SBOX.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SBOX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBOX_DEC " "Found entity 1: SBOX_DEC" {  } { { "SBOX_DEC.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SBOX_DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBOX_TB " "Found entity 1: SBOX_TB" {  } { { "SBOX_TB.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SBOX_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_dec_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_dec_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBOX_DEC_TB " "Found entity 1: SBOX_DEC_TB" {  } { { "SBOX_DEC_TB.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SBOX_DEC_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexp.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExp " "Found entity 1: KeyExp" {  } { { "KeyExp.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/KeyExp.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption " "Found entity 1: Decryption" {  } { { "Decryption.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Decryption.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decryption_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption_TB " "Found entity 1: Decryption_TB" {  } { { "Decryption_TB.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Decryption_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_dec_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes_dec_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes_DEC_TB " "Found entity 1: SubBytes_DEC_TB" {  } { { "SubBytes_DEC_TB.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/SubBytes_DEC_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_tb_checks.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_tb_checks.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_tb_Checks " "Found entity 1: AES_tb_Checks" {  } { { "AES_tb_Checks.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/AES_tb_Checks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Wrapper.v(61) " "Verilog HDL information at Wrapper.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Wrapper.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Enc_wrapper " "Found entity 1: Enc_wrapper" {  } { { "Enc_wrapper.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Enc_wrapper.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec_wrapper " "Found entity 1: Dec_wrapper" {  } { { "Dec_wrapper.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Dec_wrapper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Wrapper_192.v(61) " "Verilog HDL information at Wrapper_192.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "Wrapper_192.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper_192.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_192.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_192.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_192 " "Found entity 1: Wrapper_192" {  } { { "Wrapper_192.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper_192.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Wrapper_256.v(65) " "Verilog HDL information at Wrapper_256.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "Wrapper_256.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper_256.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_256.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_256 " "Found entity 1: Wrapper_256" {  } { { "Wrapper_256.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/Wrapper_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 0 0 " "Found 0 design units, including 0 entities, in source file tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_2 " "Found entity 1: TB_2" {  } { { "TB_2.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/TB_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684328285549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684328285549 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "expected_256 TB_2.v(62) " "Verilog HDL Procedural Assignment error at TB_2.v(62): object \"expected_256\" on left-hand side of assignment must have a variable data type" {  } { { "TB_2.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/TB_2.v" 62 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1684328285549 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "expected_256 TB_2.v(75) " "Verilog HDL Procedural Assignment error at TB_2.v(75): object \"expected_256\" on left-hand side of assignment must have a variable data type" {  } { { "TB_2.v" "" { Text "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/TB_2.v" 75 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1684328285549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/output_files/Project.map.smsg " "Generated suppressed messages file D:/MahyDolphin/College_Stuff/Senior1/2nd_sem/logic2/project/project_16_5/Project_Team_A5_Wednesday/AES/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1684328285569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684328285580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 17 15:58:05 2023 " "Processing ended: Wed May 17 15:58:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684328285580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684328285580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684328285580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684328285580 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 2 s " "Quartus Prime Flow was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684328286171 ""}
