# Chip renders

## Chip layout map

![Full chip map](images/shuttle_map.svg){width=15cm}

```{=latex}
\pagebreak
```

## Full chip render

![GDS render](images/full_gds.png){width=17cm}

```{=latex}
\pagebreak
```

## Logic density view

![Logic density (local interconnect layer)](images/logic_density.png){width=17cm}

```{=latex}
\pagebreak
```
