
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 11:56:22
///////////////////////////////////

[EFX-0034 WARNING] Project XML file specified. Source files specified in the command line are ignored.
[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:75)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:75)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:109)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0011 VERI-WARNING] net 'led_reg' does not have a driver (VDB-1002) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 16 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_config_ctrl.v:206)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_config_ctrl.v:208)
[EFX-0012 VERI-INFO] compiling module 'ws2812_data_ctrl' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_data_ctrl.v:99)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:113)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:117)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ws2812_Interface.v:123)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:67)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:77)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_config.a_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:67)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_data.a_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:77)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 85292KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 85292KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 85292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 86988KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 257 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 88516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 88516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 88516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 88516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 88516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 565 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 694 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 108584KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 108584KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 760, ed: 2405, lv: 7, pw: 1474.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 130184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 130184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 130184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 130184KB)
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial_data is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	65
[EFX-0000 INFO] EFX_LUT4        : 	392
[EFX-0000 INFO] EFX_FF          : 	295
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:27:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:108)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:128)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:136)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:137)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:143)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:28:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:108)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:137)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:29:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:55)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:55)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:64)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:65)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:69)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:71)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:75)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:76)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:80)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:82)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:85)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:85)
[EFX-0010 VERI-ERROR] 'RESET' is already declared (VERI-1116) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:89)
[EFX-0012 VERI-INFO] previous declaration of 'RESET' is from here (VERI-1967) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:64)
[EFX-0010 VERI-ERROR] 'DELAY' is already declared (VERI-1116) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:90)
[EFX-0012 VERI-INFO] previous declaration of 'DELAY' is from here (VERI-1967) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:75)
[EFX-0010 VERI-ERROR] 'state' is not a type (VERI-1281) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:56)
[EFX-0010 VERI-ERROR] 'state' is not a type (VERI-1281) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:60)
[EFX-0010 VERI-ERROR] 'data' is not a type (VERI-1281) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:65)
[EFX-0010 VERI-ERROR] 'reset_count' is not a type (VERI-1281) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:66)
[EFX-0010 VERI-ERROR] 'reset_count' is not a constant (VERI-1188) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:68)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:30:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:108)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:137)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:31:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:38:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:39:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:112)
[EFX-0010 VERI-ERROR] 'rgb_bit_counter' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:113)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:40:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:41:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'r_rd_addr' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:41:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] 'post_state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:125)
[EFX-0010 VERI-ERROR] 'READ_WAIT' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:126)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:149)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:151)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:162)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:46:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:147)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:150)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:161)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 12:56:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'r_rd_en' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:124)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:147)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)
[EFX-0010 VERI-ERROR] 'delay_count' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:150)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:161)
