INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/szkep/source/repos/Vivado/parity_generator/project_1.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_sim'
