ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB67:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 3


  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c ****   }
  99:Core/Src/main.c ****   /* USER CODE END 3 */
 100:Core/Src/main.c **** }
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief System Clock Configuration
 104:Core/Src/main.c ****   * @retval None
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** void SystemClock_Config(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 109:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 112:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 116:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 117:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 118:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c ****     Error_Handler();
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 126:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 127:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 128:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 130:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     Error_Handler();
 135:Core/Src/main.c ****   }
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****   * @brief GPIO Initialization Function
 140:Core/Src/main.c ****   * @param None
 141:Core/Src/main.c ****   * @retval None
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c **** static void MX_GPIO_Init(void)
 144:Core/Src/main.c **** {
  26              		.loc 1 144 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 4


  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 145:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 145 3 view .LVU1
  40              		.loc 1 145 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 148:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 148 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 148 3 view .LVU4
  49              		.loc 1 148 3 view .LVU5
  50 000e 0E4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F00402 		orr	r2, r2, #4
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 148 3 view .LVU6
  55 0018 9B69     		ldr	r3, [r3, #24]
  56 001a 03F00403 		and	r3, r3, #4
  57 001e 0193     		str	r3, [sp, #4]
  58              		.loc 1 148 3 view .LVU7
  59 0020 019B     		ldr	r3, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 148 3 view .LVU8
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 151:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
  62              		.loc 1 151 3 view .LVU9
  63 0022 0A4D     		ldr	r5, .L3+4
  64 0024 2246     		mov	r2, r4
  65 0026 0221     		movs	r1, #2
  66 0028 2846     		mov	r0, r5
  67 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL0:
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 154:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
  69              		.loc 1 154 3 view .LVU10
  70              		.loc 1 154 23 is_stmt 0 view .LVU11
  71 002e 0223     		movs	r3, #2
  72 0030 0293     		str	r3, [sp, #8]
 155:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  73              		.loc 1 155 3 is_stmt 1 view .LVU12
  74              		.loc 1 155 24 is_stmt 0 view .LVU13
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 5


  75 0032 0122     		movs	r2, #1
  76 0034 0392     		str	r2, [sp, #12]
 156:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  77              		.loc 1 156 3 is_stmt 1 view .LVU14
  78              		.loc 1 156 24 is_stmt 0 view .LVU15
  79 0036 0494     		str	r4, [sp, #16]
 157:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  80              		.loc 1 157 3 is_stmt 1 view .LVU16
  81              		.loc 1 157 25 is_stmt 0 view .LVU17
  82 0038 0593     		str	r3, [sp, #20]
 158:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  83              		.loc 1 158 3 is_stmt 1 view .LVU18
  84 003a 02A9     		add	r1, sp, #8
  85 003c 2846     		mov	r0, r5
  86 003e FFF7FEFF 		bl	HAL_GPIO_Init
  87              	.LVL1:
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** }
  88              		.loc 1 160 1 is_stmt 0 view .LVU19
  89 0042 07B0     		add	sp, sp, #28
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 12
  92              		@ sp needed
  93 0044 30BD     		pop	{r4, r5, pc}
  94              	.L4:
  95 0046 00BF     		.align	2
  96              	.L3:
  97 0048 00100240 		.word	1073876992
  98 004c 00080140 		.word	1073809408
  99              		.cfi_endproc
 100              	.LFE67:
 102              		.section	.text.Error_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	Error_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	Error_Handler:
 110              	.LFB68:
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /* USER CODE END 4 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 168:Core/Src/main.c ****   * @retval None
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c **** void Error_Handler(void)
 171:Core/Src/main.c **** {
 111              		.loc 1 171 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ Volatile: function does not return.
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 172:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 6


 173:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 174:Core/Src/main.c ****   __disable_irq();
 117              		.loc 1 174 3 view .LVU21
 118              	.LBB5:
 119              	.LBI5:
 120              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 7


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 8


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 121              		.loc 2 140 27 view .LVU22
 122              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 123              		.loc 2 142 3 view .LVU23
 124              		.syntax unified
 125              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 126 0000 72B6     		cpsid i
 127              	@ 0 "" 2
 128              		.thumb
 129              		.syntax unified
 130              	.L6:
 131              	.LBE6:
 132              	.LBE5:
 175:Core/Src/main.c ****   while (1)
 133              		.loc 1 175 3 discriminator 1 view .LVU24
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****   }
 134              		.loc 1 177 3 discriminator 1 view .LVU25
 175:Core/Src/main.c ****   while (1)
 135              		.loc 1 175 9 discriminator 1 view .LVU26
 136 0002 FEE7     		b	.L6
 137              		.cfi_endproc
 138              	.LFE68:
 140              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 9


 141              		.align	1
 142              		.global	SystemClock_Config
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	SystemClock_Config:
 148              	.LFB66:
 107:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 149              		.loc 1 107 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 64
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 91B0     		sub	sp, sp, #68
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 72
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 160              		.loc 1 108 3 view .LVU28
 108:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161              		.loc 1 108 22 is_stmt 0 view .LVU29
 162 0004 2822     		movs	r2, #40
 163 0006 0021     		movs	r1, #0
 164 0008 06A8     		add	r0, sp, #24
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL2:
 109:Core/Src/main.c **** 
 167              		.loc 1 109 3 is_stmt 1 view .LVU30
 109:Core/Src/main.c **** 
 168              		.loc 1 109 22 is_stmt 0 view .LVU31
 169 000e 0023     		movs	r3, #0
 170 0010 0193     		str	r3, [sp, #4]
 171 0012 0293     		str	r3, [sp, #8]
 172 0014 0393     		str	r3, [sp, #12]
 173 0016 0493     		str	r3, [sp, #16]
 174 0018 0593     		str	r3, [sp, #20]
 114:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 175              		.loc 1 114 3 is_stmt 1 view .LVU32
 114:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 176              		.loc 1 114 36 is_stmt 0 view .LVU33
 177 001a 0223     		movs	r3, #2
 178 001c 0693     		str	r3, [sp, #24]
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179              		.loc 1 115 3 is_stmt 1 view .LVU34
 115:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 180              		.loc 1 115 30 is_stmt 0 view .LVU35
 181 001e 0123     		movs	r3, #1
 182 0020 0A93     		str	r3, [sp, #40]
 116:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 183              		.loc 1 116 3 is_stmt 1 view .LVU36
 116:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 184              		.loc 1 116 41 is_stmt 0 view .LVU37
 185 0022 1023     		movs	r3, #16
 186 0024 0B93     		str	r3, [sp, #44]
 117:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 10


 187              		.loc 1 117 3 is_stmt 1 view .LVU38
 118:Core/Src/main.c ****   {
 188              		.loc 1 118 3 view .LVU39
 118:Core/Src/main.c ****   {
 189              		.loc 1 118 7 is_stmt 0 view .LVU40
 190 0026 06A8     		add	r0, sp, #24
 191 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 192              	.LVL3:
 118:Core/Src/main.c ****   {
 193              		.loc 1 118 6 view .LVU41
 194 002c 68B9     		cbnz	r0, .L11
 125:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 195              		.loc 1 125 3 is_stmt 1 view .LVU42
 125:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 196              		.loc 1 125 31 is_stmt 0 view .LVU43
 197 002e 0F23     		movs	r3, #15
 198 0030 0193     		str	r3, [sp, #4]
 127:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 199              		.loc 1 127 3 is_stmt 1 view .LVU44
 127:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 200              		.loc 1 127 34 is_stmt 0 view .LVU45
 201 0032 0021     		movs	r1, #0
 202 0034 0291     		str	r1, [sp, #8]
 128:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 203              		.loc 1 128 3 is_stmt 1 view .LVU46
 128:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 204              		.loc 1 128 35 is_stmt 0 view .LVU47
 205 0036 0391     		str	r1, [sp, #12]
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 206              		.loc 1 129 3 is_stmt 1 view .LVU48
 129:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 207              		.loc 1 129 36 is_stmt 0 view .LVU49
 208 0038 0491     		str	r1, [sp, #16]
 130:Core/Src/main.c **** 
 209              		.loc 1 130 3 is_stmt 1 view .LVU50
 130:Core/Src/main.c **** 
 210              		.loc 1 130 36 is_stmt 0 view .LVU51
 211 003a 0591     		str	r1, [sp, #20]
 132:Core/Src/main.c ****   {
 212              		.loc 1 132 3 is_stmt 1 view .LVU52
 132:Core/Src/main.c ****   {
 213              		.loc 1 132 7 is_stmt 0 view .LVU53
 214 003c 01A8     		add	r0, sp, #4
 215 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 216              	.LVL4:
 132:Core/Src/main.c ****   {
 217              		.loc 1 132 6 view .LVU54
 218 0042 20B9     		cbnz	r0, .L12
 136:Core/Src/main.c **** 
 219              		.loc 1 136 1 view .LVU55
 220 0044 11B0     		add	sp, sp, #68
 221              	.LCFI5:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 4
 224              		@ sp needed
 225 0046 5DF804FB 		ldr	pc, [sp], #4
 226              	.L11:
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 11


 227              	.LCFI6:
 228              		.cfi_restore_state
 120:Core/Src/main.c ****   }
 229              		.loc 1 120 5 is_stmt 1 view .LVU56
 230 004a FFF7FEFF 		bl	Error_Handler
 231              	.LVL5:
 232              	.L12:
 134:Core/Src/main.c ****   }
 233              		.loc 1 134 5 view .LVU57
 234 004e FFF7FEFF 		bl	Error_Handler
 235              	.LVL6:
 236              		.cfi_endproc
 237              	.LFE66:
 239              		.section	.text.main,"ax",%progbits
 240              		.align	1
 241              		.global	main
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	main:
 247              	.LFB65:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 248              		.loc 1 64 1 view -0
 249              		.cfi_startproc
 250              		@ Volatile: function does not return.
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 08B5     		push	{r3, lr}
 254              	.LCFI7:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 258              		.loc 1 72 3 view .LVU59
 259 0002 FFF7FEFF 		bl	HAL_Init
 260              	.LVL7:
  79:Core/Src/main.c **** 
 261              		.loc 1 79 3 view .LVU60
 262 0006 FFF7FEFF 		bl	SystemClock_Config
 263              	.LVL8:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 264              		.loc 1 86 3 view .LVU61
 265 000a FFF7FEFF 		bl	MX_GPIO_Init
 266              	.LVL9:
 267              	.L14:
  93:Core/Src/main.c ****   {
 268              		.loc 1 93 3 discriminator 1 view .LVU62
  98:Core/Src/main.c ****   /* USER CODE END 3 */
 269              		.loc 1 98 3 discriminator 1 view .LVU63
  93:Core/Src/main.c ****   {
 270              		.loc 1 93 9 discriminator 1 view .LVU64
 271 000e FEE7     		b	.L14
 272              		.cfi_endproc
 273              	.LFE65:
 275              		.text
 276              	.Letext0:
 277              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 12


 278              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 279              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 280              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 281              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 282              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 283              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 284              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 285              		.file 11 "<built-in>"
ARM GAS  C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:97     .text.MX_GPIO_Init:00000048 $d
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:103    .text.Error_Handler:00000000 $t
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:109    .text.Error_Handler:00000000 Error_Handler
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:141    .text.SystemClock_Config:00000000 $t
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:147    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:240    .text.main:00000000 $t
C:\Users\SRY19_~1\AppData\Local\Temp\cczIL3QA.s:246    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
