/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LED_1__0__MASK 0x04u
#define LED_1__0__PC CYREG_PRT2_PC2
#define LED_1__0__PORT 2u
#define LED_1__0__SHIFT 2u
#define LED_1__AG CYREG_PRT2_AG
#define LED_1__AMUX CYREG_PRT2_AMUX
#define LED_1__BIE CYREG_PRT2_BIE
#define LED_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_1__BYP CYREG_PRT2_BYP
#define LED_1__CTL CYREG_PRT2_CTL
#define LED_1__DM0 CYREG_PRT2_DM0
#define LED_1__DM1 CYREG_PRT2_DM1
#define LED_1__DM2 CYREG_PRT2_DM2
#define LED_1__DR CYREG_PRT2_DR
#define LED_1__INP_DIS CYREG_PRT2_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT2_LCD_EN
#define LED_1__MASK 0x04u
#define LED_1__PORT 2u
#define LED_1__PRT CYREG_PRT2_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_1__PS CYREG_PRT2_PS
#define LED_1__SHIFT 2u
#define LED_1__SLW CYREG_PRT2_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_2__0__MASK 0x02u
#define LED_2__0__PC CYREG_PRT2_PC1
#define LED_2__0__PORT 2u
#define LED_2__0__SHIFT 1u
#define LED_2__AG CYREG_PRT2_AG
#define LED_2__AMUX CYREG_PRT2_AMUX
#define LED_2__BIE CYREG_PRT2_BIE
#define LED_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_2__BYP CYREG_PRT2_BYP
#define LED_2__CTL CYREG_PRT2_CTL
#define LED_2__DM0 CYREG_PRT2_DM0
#define LED_2__DM1 CYREG_PRT2_DM1
#define LED_2__DM2 CYREG_PRT2_DM2
#define LED_2__DR CYREG_PRT2_DR
#define LED_2__INP_DIS CYREG_PRT2_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT2_LCD_EN
#define LED_2__MASK 0x02u
#define LED_2__PORT 2u
#define LED_2__PRT CYREG_PRT2_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_2__PS CYREG_PRT2_PS
#define LED_2__SHIFT 1u
#define LED_2__SLW CYREG_PRT2_SLW

/* LED_3 */
#define LED_3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LED_3__0__MASK 0x01u
#define LED_3__0__PC CYREG_PRT2_PC0
#define LED_3__0__PORT 2u
#define LED_3__0__SHIFT 0u
#define LED_3__AG CYREG_PRT2_AG
#define LED_3__AMUX CYREG_PRT2_AMUX
#define LED_3__BIE CYREG_PRT2_BIE
#define LED_3__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_3__BYP CYREG_PRT2_BYP
#define LED_3__CTL CYREG_PRT2_CTL
#define LED_3__DM0 CYREG_PRT2_DM0
#define LED_3__DM1 CYREG_PRT2_DM1
#define LED_3__DM2 CYREG_PRT2_DM2
#define LED_3__DR CYREG_PRT2_DR
#define LED_3__INP_DIS CYREG_PRT2_INP_DIS
#define LED_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT2_LCD_EN
#define LED_3__MASK 0x01u
#define LED_3__PORT 2u
#define LED_3__PRT CYREG_PRT2_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_3__PS CYREG_PRT2_PS
#define LED_3__SHIFT 0u
#define LED_3__SLW CYREG_PRT2_SLW

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x04u
#define isr_1__INTC_NUMBER 2u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_0 */
#define Comp_0_ctComp__CLK CYREG_CMP0_CLK
#define Comp_0_ctComp__CMP_MASK 0x01u
#define Comp_0_ctComp__CMP_NUMBER 0u
#define Comp_0_ctComp__CR CYREG_CMP0_CR
#define Comp_0_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_0_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_0_ctComp__LUT__MSK_MASK 0x01u
#define Comp_0_ctComp__LUT__MSK_SHIFT 0u
#define Comp_0_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_0_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_0_ctComp__LUT__SR_MASK 0x01u
#define Comp_0_ctComp__LUT__SR_SHIFT 0u
#define Comp_0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_0_ctComp__PM_ACT_MSK 0x01u
#define Comp_0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_0_ctComp__PM_STBY_MSK 0x01u
#define Comp_0_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_0_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_0_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_0_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_0_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_0_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_0_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_0_ctComp__WRK CYREG_CMP_WRK
#define Comp_0_ctComp__WRK_MASK 0x01u
#define Comp_0_ctComp__WRK_SHIFT 0u

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Comp_2 */
#define Comp_2_ctComp__CLK CYREG_CMP2_CLK
#define Comp_2_ctComp__CMP_MASK 0x04u
#define Comp_2_ctComp__CMP_NUMBER 2u
#define Comp_2_ctComp__CR CYREG_CMP2_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x04u
#define Comp_2_ctComp__LUT__MSK_SHIFT 2u
#define Comp_2_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x04u
#define Comp_2_ctComp__LUT__SR_SHIFT 2u
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x04u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x04u
#define Comp_2_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x04u
#define Comp_2_ctComp__WRK_SHIFT 2u

/* Comp_3 */
#define Comp_3_ctComp__CLK CYREG_CMP1_CLK
#define Comp_3_ctComp__CMP_MASK 0x02u
#define Comp_3_ctComp__CMP_NUMBER 1u
#define Comp_3_ctComp__CR CYREG_CMP1_CR
#define Comp_3_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_3_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_3_ctComp__LUT__MSK_MASK 0x02u
#define Comp_3_ctComp__LUT__MSK_SHIFT 1u
#define Comp_3_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_3_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_3_ctComp__LUT__SR_MASK 0x02u
#define Comp_3_ctComp__LUT__SR_SHIFT 1u
#define Comp_3_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_3_ctComp__PM_ACT_MSK 0x02u
#define Comp_3_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_3_ctComp__PM_STBY_MSK 0x02u
#define Comp_3_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_3_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_3_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_3_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_3_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_3_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_3_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_3_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_3_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_3_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_3_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_3_ctComp__WRK CYREG_CMP_WRK
#define Comp_3_ctComp__WRK_MASK 0x02u
#define Comp_3_ctComp__WRK_SHIFT 1u

/* D1_Left */
#define D1_Left__0__INTTYPE CYREG_PICU15_INTTYPE0
#define D1_Left__0__MASK 0x01u
#define D1_Left__0__PC CYREG_IO_PC_PRT15_PC0
#define D1_Left__0__PORT 15u
#define D1_Left__0__SHIFT 0u
#define D1_Left__AG CYREG_PRT15_AG
#define D1_Left__AMUX CYREG_PRT15_AMUX
#define D1_Left__BIE CYREG_PRT15_BIE
#define D1_Left__BIT_MASK CYREG_PRT15_BIT_MASK
#define D1_Left__BYP CYREG_PRT15_BYP
#define D1_Left__CTL CYREG_PRT15_CTL
#define D1_Left__DM0 CYREG_PRT15_DM0
#define D1_Left__DM1 CYREG_PRT15_DM1
#define D1_Left__DM2 CYREG_PRT15_DM2
#define D1_Left__DR CYREG_PRT15_DR
#define D1_Left__INP_DIS CYREG_PRT15_INP_DIS
#define D1_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define D1_Left__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define D1_Left__LCD_EN CYREG_PRT15_LCD_EN
#define D1_Left__MASK 0x01u
#define D1_Left__PORT 15u
#define D1_Left__PRT CYREG_PRT15_PRT
#define D1_Left__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define D1_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define D1_Left__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define D1_Left__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define D1_Left__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define D1_Left__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define D1_Left__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define D1_Left__PS CYREG_PRT15_PS
#define D1_Left__SHIFT 0u
#define D1_Left__SLW CYREG_PRT15_SLW

/* D2_Left */
#define D2_Left__0__INTTYPE CYREG_PICU15_INTTYPE1
#define D2_Left__0__MASK 0x02u
#define D2_Left__0__PC CYREG_IO_PC_PRT15_PC1
#define D2_Left__0__PORT 15u
#define D2_Left__0__SHIFT 1u
#define D2_Left__AG CYREG_PRT15_AG
#define D2_Left__AMUX CYREG_PRT15_AMUX
#define D2_Left__BIE CYREG_PRT15_BIE
#define D2_Left__BIT_MASK CYREG_PRT15_BIT_MASK
#define D2_Left__BYP CYREG_PRT15_BYP
#define D2_Left__CTL CYREG_PRT15_CTL
#define D2_Left__DM0 CYREG_PRT15_DM0
#define D2_Left__DM1 CYREG_PRT15_DM1
#define D2_Left__DM2 CYREG_PRT15_DM2
#define D2_Left__DR CYREG_PRT15_DR
#define D2_Left__INP_DIS CYREG_PRT15_INP_DIS
#define D2_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define D2_Left__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define D2_Left__LCD_EN CYREG_PRT15_LCD_EN
#define D2_Left__MASK 0x02u
#define D2_Left__PORT 15u
#define D2_Left__PRT CYREG_PRT15_PRT
#define D2_Left__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define D2_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define D2_Left__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define D2_Left__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define D2_Left__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define D2_Left__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define D2_Left__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define D2_Left__PS CYREG_PRT15_PS
#define D2_Left__SHIFT 1u
#define D2_Left__SLW CYREG_PRT15_SLW

/* EN_Left */
#define EN_Left__0__INTTYPE CYREG_PICU15_INTTYPE4
#define EN_Left__0__MASK 0x10u
#define EN_Left__0__PC CYREG_IO_PC_PRT15_PC4
#define EN_Left__0__PORT 15u
#define EN_Left__0__SHIFT 4u
#define EN_Left__AG CYREG_PRT15_AG
#define EN_Left__AMUX CYREG_PRT15_AMUX
#define EN_Left__BIE CYREG_PRT15_BIE
#define EN_Left__BIT_MASK CYREG_PRT15_BIT_MASK
#define EN_Left__BYP CYREG_PRT15_BYP
#define EN_Left__CTL CYREG_PRT15_CTL
#define EN_Left__DM0 CYREG_PRT15_DM0
#define EN_Left__DM1 CYREG_PRT15_DM1
#define EN_Left__DM2 CYREG_PRT15_DM2
#define EN_Left__DR CYREG_PRT15_DR
#define EN_Left__INP_DIS CYREG_PRT15_INP_DIS
#define EN_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define EN_Left__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EN_Left__LCD_EN CYREG_PRT15_LCD_EN
#define EN_Left__MASK 0x10u
#define EN_Left__PORT 15u
#define EN_Left__PRT CYREG_PRT15_PRT
#define EN_Left__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EN_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EN_Left__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EN_Left__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EN_Left__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EN_Left__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EN_Left__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EN_Left__PS CYREG_PRT15_PS
#define EN_Left__SHIFT 4u
#define EN_Left__SLW CYREG_PRT15_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x04u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x04u
#define Timer_1_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR2_SR0

/* D1_Right */
#define D1_Right__0__INTTYPE CYREG_PICU12_INTTYPE1
#define D1_Right__0__MASK 0x02u
#define D1_Right__0__PC CYREG_PRT12_PC1
#define D1_Right__0__PORT 12u
#define D1_Right__0__SHIFT 1u
#define D1_Right__AG CYREG_PRT12_AG
#define D1_Right__BIE CYREG_PRT12_BIE
#define D1_Right__BIT_MASK CYREG_PRT12_BIT_MASK
#define D1_Right__BYP CYREG_PRT12_BYP
#define D1_Right__DM0 CYREG_PRT12_DM0
#define D1_Right__DM1 CYREG_PRT12_DM1
#define D1_Right__DM2 CYREG_PRT12_DM2
#define D1_Right__DR CYREG_PRT12_DR
#define D1_Right__INP_DIS CYREG_PRT12_INP_DIS
#define D1_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D1_Right__MASK 0x02u
#define D1_Right__PORT 12u
#define D1_Right__PRT CYREG_PRT12_PRT
#define D1_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D1_Right__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D1_Right__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D1_Right__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D1_Right__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D1_Right__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D1_Right__PS CYREG_PRT12_PS
#define D1_Right__SHIFT 1u
#define D1_Right__SIO_CFG CYREG_PRT12_SIO_CFG
#define D1_Right__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D1_Right__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D1_Right__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D1_Right__SLW CYREG_PRT12_SLW

/* D2_Right */
#define D2_Right__0__INTTYPE CYREG_PICU12_INTTYPE2
#define D2_Right__0__MASK 0x04u
#define D2_Right__0__PC CYREG_PRT12_PC2
#define D2_Right__0__PORT 12u
#define D2_Right__0__SHIFT 2u
#define D2_Right__AG CYREG_PRT12_AG
#define D2_Right__BIE CYREG_PRT12_BIE
#define D2_Right__BIT_MASK CYREG_PRT12_BIT_MASK
#define D2_Right__BYP CYREG_PRT12_BYP
#define D2_Right__DM0 CYREG_PRT12_DM0
#define D2_Right__DM1 CYREG_PRT12_DM1
#define D2_Right__DM2 CYREG_PRT12_DM2
#define D2_Right__DR CYREG_PRT12_DR
#define D2_Right__INP_DIS CYREG_PRT12_INP_DIS
#define D2_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D2_Right__MASK 0x04u
#define D2_Right__PORT 12u
#define D2_Right__PRT CYREG_PRT12_PRT
#define D2_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D2_Right__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D2_Right__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D2_Right__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D2_Right__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D2_Right__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D2_Right__PS CYREG_PRT12_PS
#define D2_Right__SHIFT 2u
#define D2_Right__SIO_CFG CYREG_PRT12_SIO_CFG
#define D2_Right__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D2_Right__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D2_Right__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D2_Right__SLW CYREG_PRT12_SLW

/* EN_Right */
#define EN_Right__0__INTTYPE CYREG_PICU1_INTTYPE6
#define EN_Right__0__MASK 0x40u
#define EN_Right__0__PC CYREG_PRT1_PC6
#define EN_Right__0__PORT 1u
#define EN_Right__0__SHIFT 6u
#define EN_Right__AG CYREG_PRT1_AG
#define EN_Right__AMUX CYREG_PRT1_AMUX
#define EN_Right__BIE CYREG_PRT1_BIE
#define EN_Right__BIT_MASK CYREG_PRT1_BIT_MASK
#define EN_Right__BYP CYREG_PRT1_BYP
#define EN_Right__CTL CYREG_PRT1_CTL
#define EN_Right__DM0 CYREG_PRT1_DM0
#define EN_Right__DM1 CYREG_PRT1_DM1
#define EN_Right__DM2 CYREG_PRT1_DM2
#define EN_Right__DR CYREG_PRT1_DR
#define EN_Right__INP_DIS CYREG_PRT1_INP_DIS
#define EN_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EN_Right__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EN_Right__LCD_EN CYREG_PRT1_LCD_EN
#define EN_Right__MASK 0x40u
#define EN_Right__PORT 1u
#define EN_Right__PRT CYREG_PRT1_PRT
#define EN_Right__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EN_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EN_Right__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EN_Right__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EN_Right__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EN_Right__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EN_Right__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EN_Right__PS CYREG_PRT1_PS
#define EN_Right__SHIFT 6u
#define EN_Right__SLW CYREG_PRT1_SLW

/* IN1_Left */
#define IN1_Left__0__INTTYPE CYREG_PICU15_INTTYPE2
#define IN1_Left__0__MASK 0x04u
#define IN1_Left__0__PC CYREG_IO_PC_PRT15_PC2
#define IN1_Left__0__PORT 15u
#define IN1_Left__0__SHIFT 2u
#define IN1_Left__AG CYREG_PRT15_AG
#define IN1_Left__AMUX CYREG_PRT15_AMUX
#define IN1_Left__BIE CYREG_PRT15_BIE
#define IN1_Left__BIT_MASK CYREG_PRT15_BIT_MASK
#define IN1_Left__BYP CYREG_PRT15_BYP
#define IN1_Left__CTL CYREG_PRT15_CTL
#define IN1_Left__DM0 CYREG_PRT15_DM0
#define IN1_Left__DM1 CYREG_PRT15_DM1
#define IN1_Left__DM2 CYREG_PRT15_DM2
#define IN1_Left__DR CYREG_PRT15_DR
#define IN1_Left__INP_DIS CYREG_PRT15_INP_DIS
#define IN1_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define IN1_Left__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define IN1_Left__LCD_EN CYREG_PRT15_LCD_EN
#define IN1_Left__MASK 0x04u
#define IN1_Left__PORT 15u
#define IN1_Left__PRT CYREG_PRT15_PRT
#define IN1_Left__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define IN1_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define IN1_Left__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define IN1_Left__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define IN1_Left__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define IN1_Left__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define IN1_Left__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define IN1_Left__PS CYREG_PRT15_PS
#define IN1_Left__SHIFT 2u
#define IN1_Left__SLW CYREG_PRT15_SLW

/* IN2_Left */
#define IN2_Left__0__INTTYPE CYREG_PICU15_INTTYPE3
#define IN2_Left__0__MASK 0x08u
#define IN2_Left__0__PC CYREG_IO_PC_PRT15_PC3
#define IN2_Left__0__PORT 15u
#define IN2_Left__0__SHIFT 3u
#define IN2_Left__AG CYREG_PRT15_AG
#define IN2_Left__AMUX CYREG_PRT15_AMUX
#define IN2_Left__BIE CYREG_PRT15_BIE
#define IN2_Left__BIT_MASK CYREG_PRT15_BIT_MASK
#define IN2_Left__BYP CYREG_PRT15_BYP
#define IN2_Left__CTL CYREG_PRT15_CTL
#define IN2_Left__DM0 CYREG_PRT15_DM0
#define IN2_Left__DM1 CYREG_PRT15_DM1
#define IN2_Left__DM2 CYREG_PRT15_DM2
#define IN2_Left__DR CYREG_PRT15_DR
#define IN2_Left__INP_DIS CYREG_PRT15_INP_DIS
#define IN2_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define IN2_Left__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define IN2_Left__LCD_EN CYREG_PRT15_LCD_EN
#define IN2_Left__MASK 0x08u
#define IN2_Left__PORT 15u
#define IN2_Left__PRT CYREG_PRT15_PRT
#define IN2_Left__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define IN2_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define IN2_Left__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define IN2_Left__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define IN2_Left__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define IN2_Left__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define IN2_Left__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define IN2_Left__PS CYREG_PRT15_PS
#define IN2_Left__SHIFT 3u
#define IN2_Left__SLW CYREG_PRT15_SLW

/* Sin_Left */
#define Sin_Left__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Sin_Left__0__MASK 0x04u
#define Sin_Left__0__PC CYREG_PRT3_PC2
#define Sin_Left__0__PORT 3u
#define Sin_Left__0__SHIFT 2u
#define Sin_Left__AG CYREG_PRT3_AG
#define Sin_Left__AMUX CYREG_PRT3_AMUX
#define Sin_Left__BIE CYREG_PRT3_BIE
#define Sin_Left__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_Left__BYP CYREG_PRT3_BYP
#define Sin_Left__CTL CYREG_PRT3_CTL
#define Sin_Left__DM0 CYREG_PRT3_DM0
#define Sin_Left__DM1 CYREG_PRT3_DM1
#define Sin_Left__DM2 CYREG_PRT3_DM2
#define Sin_Left__DR CYREG_PRT3_DR
#define Sin_Left__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_Left__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_Left__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_Left__MASK 0x04u
#define Sin_Left__PORT 3u
#define Sin_Left__PRT CYREG_PRT3_PRT
#define Sin_Left__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_Left__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_Left__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_Left__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_Left__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_Left__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_Left__PS CYREG_PRT3_PS
#define Sin_Left__SHIFT 2u
#define Sin_Left__SLW CYREG_PRT3_SLW

/* comp_clk */
#define comp_clk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define comp_clk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define comp_clk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define comp_clk__CFG2_SRC_SEL_MASK 0x07u
#define comp_clk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define comp_clk__CFG3_PHASE_DLY_MASK 0x0Fu
#define comp_clk__INDEX 0x00u
#define comp_clk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define comp_clk__PM_ACT_MSK 0x01u
#define comp_clk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define comp_clk__PM_STBY_MSK 0x01u

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x02u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x04u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x04u

/* IN1_Right */
#define IN1_Right__0__INTTYPE CYREG_PICU1_INTTYPE7
#define IN1_Right__0__MASK 0x80u
#define IN1_Right__0__PC CYREG_PRT1_PC7
#define IN1_Right__0__PORT 1u
#define IN1_Right__0__SHIFT 7u
#define IN1_Right__AG CYREG_PRT1_AG
#define IN1_Right__AMUX CYREG_PRT1_AMUX
#define IN1_Right__BIE CYREG_PRT1_BIE
#define IN1_Right__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN1_Right__BYP CYREG_PRT1_BYP
#define IN1_Right__CTL CYREG_PRT1_CTL
#define IN1_Right__DM0 CYREG_PRT1_DM0
#define IN1_Right__DM1 CYREG_PRT1_DM1
#define IN1_Right__DM2 CYREG_PRT1_DM2
#define IN1_Right__DR CYREG_PRT1_DR
#define IN1_Right__INP_DIS CYREG_PRT1_INP_DIS
#define IN1_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN1_Right__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN1_Right__LCD_EN CYREG_PRT1_LCD_EN
#define IN1_Right__MASK 0x80u
#define IN1_Right__PORT 1u
#define IN1_Right__PRT CYREG_PRT1_PRT
#define IN1_Right__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN1_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN1_Right__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN1_Right__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN1_Right__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN1_Right__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN1_Right__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN1_Right__PS CYREG_PRT1_PS
#define IN1_Right__SHIFT 7u
#define IN1_Right__SLW CYREG_PRT1_SLW

/* IN2_Right */
#define IN2_Right__0__INTTYPE CYREG_PICU12_INTTYPE0
#define IN2_Right__0__MASK 0x01u
#define IN2_Right__0__PC CYREG_PRT12_PC0
#define IN2_Right__0__PORT 12u
#define IN2_Right__0__SHIFT 0u
#define IN2_Right__AG CYREG_PRT12_AG
#define IN2_Right__BIE CYREG_PRT12_BIE
#define IN2_Right__BIT_MASK CYREG_PRT12_BIT_MASK
#define IN2_Right__BYP CYREG_PRT12_BYP
#define IN2_Right__DM0 CYREG_PRT12_DM0
#define IN2_Right__DM1 CYREG_PRT12_DM1
#define IN2_Right__DM2 CYREG_PRT12_DM2
#define IN2_Right__DR CYREG_PRT12_DR
#define IN2_Right__INP_DIS CYREG_PRT12_INP_DIS
#define IN2_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IN2_Right__MASK 0x01u
#define IN2_Right__PORT 12u
#define IN2_Right__PRT CYREG_PRT12_PRT
#define IN2_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IN2_Right__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IN2_Right__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IN2_Right__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IN2_Right__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IN2_Right__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IN2_Right__PS CYREG_PRT12_PS
#define IN2_Right__SHIFT 0u
#define IN2_Right__SIO_CFG CYREG_PRT12_SIO_CFG
#define IN2_Right__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IN2_Right__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IN2_Right__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IN2_Right__SLW CYREG_PRT12_SLW

/* Sin_Right */
#define Sin_Right__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Sin_Right__0__MASK 0x08u
#define Sin_Right__0__PC CYREG_PRT3_PC3
#define Sin_Right__0__PORT 3u
#define Sin_Right__0__SHIFT 3u
#define Sin_Right__AG CYREG_PRT3_AG
#define Sin_Right__AMUX CYREG_PRT3_AMUX
#define Sin_Right__BIE CYREG_PRT3_BIE
#define Sin_Right__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_Right__BYP CYREG_PRT3_BYP
#define Sin_Right__CTL CYREG_PRT3_CTL
#define Sin_Right__DM0 CYREG_PRT3_DM0
#define Sin_Right__DM1 CYREG_PRT3_DM1
#define Sin_Right__DM2 CYREG_PRT3_DM2
#define Sin_Right__DR CYREG_PRT3_DR
#define Sin_Right__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_Right__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_Right__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_Right__MASK 0x08u
#define Sin_Right__PORT 3u
#define Sin_Right__PRT CYREG_PRT3_PRT
#define Sin_Right__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_Right__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_Right__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_Right__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_Right__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_Right__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_Right__PS CYREG_PRT3_PS
#define Sin_Right__SHIFT 3u
#define Sin_Right__SLW CYREG_PRT3_SLW

/* Sout_Left */
#define Sout_Left__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Sout_Left__0__MASK 0x04u
#define Sout_Left__0__PC CYREG_PRT0_PC2
#define Sout_Left__0__PORT 0u
#define Sout_Left__0__SHIFT 2u
#define Sout_Left__AG CYREG_PRT0_AG
#define Sout_Left__AMUX CYREG_PRT0_AMUX
#define Sout_Left__BIE CYREG_PRT0_BIE
#define Sout_Left__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sout_Left__BYP CYREG_PRT0_BYP
#define Sout_Left__CTL CYREG_PRT0_CTL
#define Sout_Left__DM0 CYREG_PRT0_DM0
#define Sout_Left__DM1 CYREG_PRT0_DM1
#define Sout_Left__DM2 CYREG_PRT0_DM2
#define Sout_Left__DR CYREG_PRT0_DR
#define Sout_Left__INP_DIS CYREG_PRT0_INP_DIS
#define Sout_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sout_Left__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sout_Left__LCD_EN CYREG_PRT0_LCD_EN
#define Sout_Left__MASK 0x04u
#define Sout_Left__PORT 0u
#define Sout_Left__PRT CYREG_PRT0_PRT
#define Sout_Left__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sout_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sout_Left__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sout_Left__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sout_Left__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sout_Left__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sout_Left__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sout_Left__PS CYREG_PRT0_PS
#define Sout_Left__SHIFT 2u
#define Sout_Left__SLW CYREG_PRT0_SLW

/* Clock_QENC */
#define Clock_QENC__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_QENC__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_QENC__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_QENC__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QENC__INDEX 0x00u
#define Clock_QENC__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QENC__PM_ACT_MSK 0x01u
#define Clock_QENC__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QENC__PM_STBY_MSK 0x01u

/* QuadDec_M1 */
#define QuadDec_M1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_M1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_M1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_M1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_M1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_M1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_M1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_M1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_M1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_M1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_M1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define QuadDec_M1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_M1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_M1_isr__INTC_MASK 0x01u
#define QuadDec_M1_isr__INTC_NUMBER 0u
#define QuadDec_M1_isr__INTC_PRIOR_NUM 7u
#define QuadDec_M1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_M1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_M1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_M2 */
#define QuadDec_M2_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_M2_bQuadDec_Stsreg__0__POS 0
#define QuadDec_M2_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_M2_bQuadDec_Stsreg__1__POS 1
#define QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_M2_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_M2_bQuadDec_Stsreg__2__POS 2
#define QuadDec_M2_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_M2_bQuadDec_Stsreg__3__POS 3
#define QuadDec_M2_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_M2_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_M2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define QuadDec_M2_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_M2_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_M2_isr__INTC_MASK 0x02u
#define QuadDec_M2_isr__INTC_NUMBER 1u
#define QuadDec_M2_isr__INTC_PRIOR_NUM 7u
#define QuadDec_M2_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_M2_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_M2_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Sout_Right */
#define Sout_Right__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Sout_Right__0__MASK 0x08u
#define Sout_Right__0__PC CYREG_PRT0_PC3
#define Sout_Right__0__PORT 0u
#define Sout_Right__0__SHIFT 3u
#define Sout_Right__AG CYREG_PRT0_AG
#define Sout_Right__AMUX CYREG_PRT0_AMUX
#define Sout_Right__BIE CYREG_PRT0_BIE
#define Sout_Right__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sout_Right__BYP CYREG_PRT0_BYP
#define Sout_Right__CTL CYREG_PRT0_CTL
#define Sout_Right__DM0 CYREG_PRT0_DM0
#define Sout_Right__DM1 CYREG_PRT0_DM1
#define Sout_Right__DM2 CYREG_PRT0_DM2
#define Sout_Right__DR CYREG_PRT0_DR
#define Sout_Right__INP_DIS CYREG_PRT0_INP_DIS
#define Sout_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sout_Right__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sout_Right__LCD_EN CYREG_PRT0_LCD_EN
#define Sout_Right__MASK 0x08u
#define Sout_Right__PORT 0u
#define Sout_Right__PRT CYREG_PRT0_PRT
#define Sout_Right__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sout_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sout_Right__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sout_Right__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sout_Right__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sout_Right__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sout_Right__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sout_Right__PS CYREG_PRT0_PS
#define Sout_Right__SHIFT 3u
#define Sout_Right__SLW CYREG_PRT0_SLW

/* Counter_isr */
#define Counter_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Counter_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Counter_isr__INTC_MASK 0x80000u
#define Counter_isr__INTC_NUMBER 19u
#define Counter_isr__INTC_PRIOR_NUM 7u
#define Counter_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define Counter_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Counter_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ENCD_Left_1 */
#define ENCD_Left_1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define ENCD_Left_1__0__MASK 0x40u
#define ENCD_Left_1__0__PC CYREG_PRT3_PC6
#define ENCD_Left_1__0__PORT 3u
#define ENCD_Left_1__0__SHIFT 6u
#define ENCD_Left_1__AG CYREG_PRT3_AG
#define ENCD_Left_1__AMUX CYREG_PRT3_AMUX
#define ENCD_Left_1__BIE CYREG_PRT3_BIE
#define ENCD_Left_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define ENCD_Left_1__BYP CYREG_PRT3_BYP
#define ENCD_Left_1__CTL CYREG_PRT3_CTL
#define ENCD_Left_1__DM0 CYREG_PRT3_DM0
#define ENCD_Left_1__DM1 CYREG_PRT3_DM1
#define ENCD_Left_1__DM2 CYREG_PRT3_DM2
#define ENCD_Left_1__DR CYREG_PRT3_DR
#define ENCD_Left_1__INP_DIS CYREG_PRT3_INP_DIS
#define ENCD_Left_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ENCD_Left_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ENCD_Left_1__LCD_EN CYREG_PRT3_LCD_EN
#define ENCD_Left_1__MASK 0x40u
#define ENCD_Left_1__PORT 3u
#define ENCD_Left_1__PRT CYREG_PRT3_PRT
#define ENCD_Left_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ENCD_Left_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ENCD_Left_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ENCD_Left_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ENCD_Left_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ENCD_Left_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ENCD_Left_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ENCD_Left_1__PS CYREG_PRT3_PS
#define ENCD_Left_1__SHIFT 6u
#define ENCD_Left_1__SLW CYREG_PRT3_SLW

/* ENCD_Left_2 */
#define ENCD_Left_2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define ENCD_Left_2__0__MASK 0x80u
#define ENCD_Left_2__0__PC CYREG_PRT3_PC7
#define ENCD_Left_2__0__PORT 3u
#define ENCD_Left_2__0__SHIFT 7u
#define ENCD_Left_2__AG CYREG_PRT3_AG
#define ENCD_Left_2__AMUX CYREG_PRT3_AMUX
#define ENCD_Left_2__BIE CYREG_PRT3_BIE
#define ENCD_Left_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define ENCD_Left_2__BYP CYREG_PRT3_BYP
#define ENCD_Left_2__CTL CYREG_PRT3_CTL
#define ENCD_Left_2__DM0 CYREG_PRT3_DM0
#define ENCD_Left_2__DM1 CYREG_PRT3_DM1
#define ENCD_Left_2__DM2 CYREG_PRT3_DM2
#define ENCD_Left_2__DR CYREG_PRT3_DR
#define ENCD_Left_2__INP_DIS CYREG_PRT3_INP_DIS
#define ENCD_Left_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ENCD_Left_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ENCD_Left_2__LCD_EN CYREG_PRT3_LCD_EN
#define ENCD_Left_2__MASK 0x80u
#define ENCD_Left_2__PORT 3u
#define ENCD_Left_2__PRT CYREG_PRT3_PRT
#define ENCD_Left_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ENCD_Left_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ENCD_Left_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ENCD_Left_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ENCD_Left_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ENCD_Left_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ENCD_Left_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ENCD_Left_2__PS CYREG_PRT3_PS
#define ENCD_Left_2__SHIFT 7u
#define ENCD_Left_2__SLW CYREG_PRT3_SLW

/* Sin_MidLeft */
#define Sin_MidLeft__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Sin_MidLeft__0__MASK 0x02u
#define Sin_MidLeft__0__PC CYREG_PRT3_PC1
#define Sin_MidLeft__0__PORT 3u
#define Sin_MidLeft__0__SHIFT 1u
#define Sin_MidLeft__AG CYREG_PRT3_AG
#define Sin_MidLeft__AMUX CYREG_PRT3_AMUX
#define Sin_MidLeft__BIE CYREG_PRT3_BIE
#define Sin_MidLeft__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_MidLeft__BYP CYREG_PRT3_BYP
#define Sin_MidLeft__CTL CYREG_PRT3_CTL
#define Sin_MidLeft__DM0 CYREG_PRT3_DM0
#define Sin_MidLeft__DM1 CYREG_PRT3_DM1
#define Sin_MidLeft__DM2 CYREG_PRT3_DM2
#define Sin_MidLeft__DR CYREG_PRT3_DR
#define Sin_MidLeft__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_MidLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_MidLeft__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_MidLeft__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_MidLeft__MASK 0x02u
#define Sin_MidLeft__PORT 3u
#define Sin_MidLeft__PRT CYREG_PRT3_PRT
#define Sin_MidLeft__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_MidLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_MidLeft__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_MidLeft__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_MidLeft__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_MidLeft__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_MidLeft__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_MidLeft__PS CYREG_PRT3_PS
#define Sin_MidLeft__SHIFT 1u
#define Sin_MidLeft__SLW CYREG_PRT3_SLW

/* ENCD_Right_1 */
#define ENCD_Right_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define ENCD_Right_1__0__MASK 0x20u
#define ENCD_Right_1__0__PC CYREG_PRT12_PC5
#define ENCD_Right_1__0__PORT 12u
#define ENCD_Right_1__0__SHIFT 5u
#define ENCD_Right_1__AG CYREG_PRT12_AG
#define ENCD_Right_1__BIE CYREG_PRT12_BIE
#define ENCD_Right_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define ENCD_Right_1__BYP CYREG_PRT12_BYP
#define ENCD_Right_1__DM0 CYREG_PRT12_DM0
#define ENCD_Right_1__DM1 CYREG_PRT12_DM1
#define ENCD_Right_1__DM2 CYREG_PRT12_DM2
#define ENCD_Right_1__DR CYREG_PRT12_DR
#define ENCD_Right_1__INP_DIS CYREG_PRT12_INP_DIS
#define ENCD_Right_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ENCD_Right_1__MASK 0x20u
#define ENCD_Right_1__PORT 12u
#define ENCD_Right_1__PRT CYREG_PRT12_PRT
#define ENCD_Right_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ENCD_Right_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ENCD_Right_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ENCD_Right_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ENCD_Right_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ENCD_Right_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ENCD_Right_1__PS CYREG_PRT12_PS
#define ENCD_Right_1__SHIFT 5u
#define ENCD_Right_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define ENCD_Right_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ENCD_Right_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ENCD_Right_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ENCD_Right_1__SLW CYREG_PRT12_SLW

/* ENCD_Right_2 */
#define ENCD_Right_2__0__INTTYPE CYREG_PICU12_INTTYPE6
#define ENCD_Right_2__0__MASK 0x40u
#define ENCD_Right_2__0__PC CYREG_PRT12_PC6
#define ENCD_Right_2__0__PORT 12u
#define ENCD_Right_2__0__SHIFT 6u
#define ENCD_Right_2__AG CYREG_PRT12_AG
#define ENCD_Right_2__BIE CYREG_PRT12_BIE
#define ENCD_Right_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ENCD_Right_2__BYP CYREG_PRT12_BYP
#define ENCD_Right_2__DM0 CYREG_PRT12_DM0
#define ENCD_Right_2__DM1 CYREG_PRT12_DM1
#define ENCD_Right_2__DM2 CYREG_PRT12_DM2
#define ENCD_Right_2__DR CYREG_PRT12_DR
#define ENCD_Right_2__INP_DIS CYREG_PRT12_INP_DIS
#define ENCD_Right_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ENCD_Right_2__MASK 0x40u
#define ENCD_Right_2__PORT 12u
#define ENCD_Right_2__PRT CYREG_PRT12_PRT
#define ENCD_Right_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ENCD_Right_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ENCD_Right_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ENCD_Right_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ENCD_Right_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ENCD_Right_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ENCD_Right_2__PS CYREG_PRT12_PS
#define ENCD_Right_2__SHIFT 6u
#define ENCD_Right_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ENCD_Right_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ENCD_Right_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ENCD_Right_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ENCD_Right_2__SLW CYREG_PRT12_SLW

/* Sin_MidRight */
#define Sin_MidRight__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Sin_MidRight__0__MASK 0x01u
#define Sin_MidRight__0__PC CYREG_PRT3_PC0
#define Sin_MidRight__0__PORT 3u
#define Sin_MidRight__0__SHIFT 0u
#define Sin_MidRight__AG CYREG_PRT3_AG
#define Sin_MidRight__AMUX CYREG_PRT3_AMUX
#define Sin_MidRight__BIE CYREG_PRT3_BIE
#define Sin_MidRight__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sin_MidRight__BYP CYREG_PRT3_BYP
#define Sin_MidRight__CTL CYREG_PRT3_CTL
#define Sin_MidRight__DM0 CYREG_PRT3_DM0
#define Sin_MidRight__DM1 CYREG_PRT3_DM1
#define Sin_MidRight__DM2 CYREG_PRT3_DM2
#define Sin_MidRight__DR CYREG_PRT3_DR
#define Sin_MidRight__INP_DIS CYREG_PRT3_INP_DIS
#define Sin_MidRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sin_MidRight__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sin_MidRight__LCD_EN CYREG_PRT3_LCD_EN
#define Sin_MidRight__MASK 0x01u
#define Sin_MidRight__PORT 3u
#define Sin_MidRight__PRT CYREG_PRT3_PRT
#define Sin_MidRight__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sin_MidRight__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sin_MidRight__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sin_MidRight__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sin_MidRight__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sin_MidRight__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sin_MidRight__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sin_MidRight__PS CYREG_PRT3_PS
#define Sin_MidRight__SHIFT 0u
#define Sin_MidRight__SLW CYREG_PRT3_SLW

/* Sout_MidLeft */
#define Sout_MidLeft__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Sout_MidLeft__0__MASK 0x02u
#define Sout_MidLeft__0__PC CYREG_PRT0_PC1
#define Sout_MidLeft__0__PORT 0u
#define Sout_MidLeft__0__SHIFT 1u
#define Sout_MidLeft__AG CYREG_PRT0_AG
#define Sout_MidLeft__AMUX CYREG_PRT0_AMUX
#define Sout_MidLeft__BIE CYREG_PRT0_BIE
#define Sout_MidLeft__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sout_MidLeft__BYP CYREG_PRT0_BYP
#define Sout_MidLeft__CTL CYREG_PRT0_CTL
#define Sout_MidLeft__DM0 CYREG_PRT0_DM0
#define Sout_MidLeft__DM1 CYREG_PRT0_DM1
#define Sout_MidLeft__DM2 CYREG_PRT0_DM2
#define Sout_MidLeft__DR CYREG_PRT0_DR
#define Sout_MidLeft__INP_DIS CYREG_PRT0_INP_DIS
#define Sout_MidLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sout_MidLeft__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sout_MidLeft__LCD_EN CYREG_PRT0_LCD_EN
#define Sout_MidLeft__MASK 0x02u
#define Sout_MidLeft__PORT 0u
#define Sout_MidLeft__PRT CYREG_PRT0_PRT
#define Sout_MidLeft__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sout_MidLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sout_MidLeft__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sout_MidLeft__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sout_MidLeft__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sout_MidLeft__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sout_MidLeft__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sout_MidLeft__PS CYREG_PRT0_PS
#define Sout_MidLeft__SHIFT 1u
#define Sout_MidLeft__SLW CYREG_PRT0_SLW

/* Sout_MidRight */
#define Sout_MidRight__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Sout_MidRight__0__MASK 0x01u
#define Sout_MidRight__0__PC CYREG_PRT0_PC0
#define Sout_MidRight__0__PORT 0u
#define Sout_MidRight__0__SHIFT 0u
#define Sout_MidRight__AG CYREG_PRT0_AG
#define Sout_MidRight__AMUX CYREG_PRT0_AMUX
#define Sout_MidRight__BIE CYREG_PRT0_BIE
#define Sout_MidRight__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sout_MidRight__BYP CYREG_PRT0_BYP
#define Sout_MidRight__CTL CYREG_PRT0_CTL
#define Sout_MidRight__DM0 CYREG_PRT0_DM0
#define Sout_MidRight__DM1 CYREG_PRT0_DM1
#define Sout_MidRight__DM2 CYREG_PRT0_DM2
#define Sout_MidRight__DR CYREG_PRT0_DR
#define Sout_MidRight__INP_DIS CYREG_PRT0_INP_DIS
#define Sout_MidRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sout_MidRight__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sout_MidRight__LCD_EN CYREG_PRT0_LCD_EN
#define Sout_MidRight__MASK 0x01u
#define Sout_MidRight__PORT 0u
#define Sout_MidRight__PRT CYREG_PRT0_PRT
#define Sout_MidRight__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sout_MidRight__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sout_MidRight__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sout_MidRight__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sout_MidRight__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sout_MidRight__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sout_MidRight__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sout_MidRight__PS CYREG_PRT0_PS
#define Sout_MidRight__SHIFT 0u
#define Sout_MidRight__SLW CYREG_PRT0_SLW

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x01u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x02u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x02u

/* GlitchFilter_1 */
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB02_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB02_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB02_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB02_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB02_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB02_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* GlitchFilter_2 */
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB03_A0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB03_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB03_D0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB03_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB03_F0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB03_F1

/* GlitchFilter_3 */
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB07_A0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB07_A1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB07_D0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB07_D1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define GlitchFilter_3_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define GlitchFilter_3_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB07_F0
#define GlitchFilter_3_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB07_F1

/* GlitchFilter_4 */
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB01_A0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB01_A1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB01_D0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB01_D1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define GlitchFilter_4_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define GlitchFilter_4_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB01_F0
#define GlitchFilter_4_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB01_F1

/* CONTROL_ENABLE_0 */
#define CONTROL_ENABLE_0_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__0__POS 0
#define CONTROL_ENABLE_0_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__1__POS 1
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* CONTROL_DISABLE_1 */
#define CONTROL_DISABLE_1_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__0__POS 0
#define CONTROL_DISABLE_1_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__1__POS 1
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* CONTROL_DISABLE_2 */
#define CONTROL_DISABLE_2_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__0__POS 0
#define CONTROL_DISABLE_2_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__1__POS 1
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Robot_Line"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00080007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
