<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adderpraw.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adderpraw.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adderpraw.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adderpraw.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adderpraw.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adderpraw.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adderpraw.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderpraw.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adderpraw.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adderpraw.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adderpraw.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adderpraw.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adderpraw.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adderpraw.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderpraw.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adderpraw.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adderpraw.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adderpraw.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adderpraw.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adderpraw.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adderpraw.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adderpraw.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adderpraw.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adderpraw.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderpraw_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adderpraw_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderpraw_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adderpraw_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adderpraw_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adderpraw_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderpraw_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderpraw_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adderpraw_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adderpraw_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderpraw_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adderpraw_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adderpraw_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adderpraw_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adderpraw_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4267726673200777289" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1263385752518455976" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2433842953846829423" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057744218877" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511790967" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8180597009238681998" xil_pn:start_ts="1511790967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511796835" xil_pn:in_ck="153349407084736222" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-2944000605577282648" xil_pn:start_ts="1511796826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adderpraw.lso"/>
      <outfile xil_pn:name="adderpraw.ngc"/>
      <outfile xil_pn:name="adderpraw.ngr"/>
      <outfile xil_pn:name="adderpraw.prj"/>
      <outfile xil_pn:name="adderpraw.stx"/>
      <outfile xil_pn:name="adderpraw.syr"/>
      <outfile xil_pn:name="adderpraw.xst"/>
      <outfile xil_pn:name="adderpraw_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511800934" xil_pn:in_ck="976807651891783494" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119214201247036484" xil_pn:start_ts="1511800934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511800940" xil_pn:in_ck="3188037446132134214" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8585660338051944698" xil_pn:start_ts="1511800934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adderpraw.bld"/>
      <outfile xil_pn:name="adderpraw.ngd"/>
      <outfile xil_pn:name="adderpraw_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511800944" xil_pn:in_ck="2888159218451983079" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-2445049779091787521" xil_pn:start_ts="1511800940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adderpraw.pcf"/>
      <outfile xil_pn:name="adderpraw_map.map"/>
      <outfile xil_pn:name="adderpraw_map.mrp"/>
      <outfile xil_pn:name="adderpraw_map.ncd"/>
      <outfile xil_pn:name="adderpraw_map.ngm"/>
      <outfile xil_pn:name="adderpraw_map.xrpt"/>
      <outfile xil_pn:name="adderpraw_summary.xml"/>
      <outfile xil_pn:name="adderpraw_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511800955" xil_pn:in_ck="964957036942282144" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1511800944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adderpraw.ncd"/>
      <outfile xil_pn:name="adderpraw.pad"/>
      <outfile xil_pn:name="adderpraw.par"/>
      <outfile xil_pn:name="adderpraw.ptwx"/>
      <outfile xil_pn:name="adderpraw.unroutes"/>
      <outfile xil_pn:name="adderpraw.xpi"/>
      <outfile xil_pn:name="adderpraw_pad.csv"/>
      <outfile xil_pn:name="adderpraw_pad.txt"/>
      <outfile xil_pn:name="adderpraw_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511800972" xil_pn:in_ck="976807651891775869" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1511800955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adderpraw.bgn"/>
      <outfile xil_pn:name="adderpraw.bit"/>
      <outfile xil_pn:name="adderpraw.drc"/>
      <outfile xil_pn:name="adderpraw.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511801005" xil_pn:in_ck="976807651891763015" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1511801004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511800955" xil_pn:in_ck="5578597124812829667" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1511800952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adderpraw.twr"/>
      <outfile xil_pn:name="adderpraw.twx"/>
    </transform>
  </transforms>

</generated_project>
