/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_36z;
  reg [14:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  reg [2:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[116] | in_data[132]) & in_data[126]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] | celloutsig_1_0z) & celloutsig_1_5z[5]);
  assign celloutsig_1_18z = ~((celloutsig_1_1z[2] | celloutsig_1_5z[0]) & celloutsig_1_6z);
  assign celloutsig_0_17z = celloutsig_0_14z[0] | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_29z = celloutsig_0_3z[9] | ~(celloutsig_0_6z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[5] ^ celloutsig_1_0z);
  assign celloutsig_0_36z = { celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z } + { celloutsig_0_22z[3:2], celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_11z = { celloutsig_0_3z[13:3], celloutsig_0_0z } + { celloutsig_0_3z[9:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_24z = celloutsig_0_20z + { celloutsig_0_5z[6:5], celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_27z, celloutsig_0_15z } + { celloutsig_0_1z[2:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } > { in_data[39:36], celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[59:37], celloutsig_0_10z } > { celloutsig_0_11z[6:3], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[43:38] <= in_data[54:49];
  assign celloutsig_1_2z = ! { in_data[99:96], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_15z = in_data[24:14] < celloutsig_0_3z[14:4];
  assign celloutsig_0_1z = in_data[94:92] % { 1'h1, in_data[86], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[12:11], celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[3], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_19z[8:1], celloutsig_0_16z, celloutsig_0_16z } % { 1'h1, celloutsig_0_11z[7:0], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[125], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = | { celloutsig_1_3z[2:1], celloutsig_1_8z };
  assign celloutsig_0_8z = | in_data[23:20];
  assign celloutsig_0_18z = | celloutsig_0_3z;
  assign celloutsig_0_13z = ~^ { celloutsig_0_11z[8:4], celloutsig_0_6z };
  assign celloutsig_0_2z = ~^ { in_data[17:15], celloutsig_0_0z };
  assign celloutsig_0_4z = ^ celloutsig_0_3z[14:1];
  assign celloutsig_0_6z = ^ in_data[75:70];
  assign celloutsig_0_10z = ^ { celloutsig_0_3z[14:2], celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { celloutsig_0_11z[4:0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[108:107], celloutsig_1_0z } <<< { in_data[125:124], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_11z[1], celloutsig_0_5z, celloutsig_0_13z } <<< { celloutsig_0_5z[6:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_60z = celloutsig_0_19z[8:5] >>> { celloutsig_0_1z[2], celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[162:153] >>> { in_data[134:133], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_1z } >>> { in_data[58:56], celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_14z[3:1], celloutsig_0_18z } >>> { celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_30z = celloutsig_0_22z[8:0] >>> { celloutsig_0_22z[8:5], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_5z[5:4], celloutsig_0_12z } - { celloutsig_0_14z[3:2], celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_5z = celloutsig_0_3z[8:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_61z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_61z = celloutsig_0_36z[4:2];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[58:54], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
