--
--	Conversion of AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 20 15:49:09 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL Net_17596 : bit;
TERMINAL Net_17597 : bit;
TERMINAL Net_17598 : bit;
TERMINAL Net_17599 : bit;
TERMINAL Net_17600 : bit;
TERMINAL Net_17601 : bit;
TERMINAL Net_17602 : bit;
TERMINAL Net_17603 : bit;
TERMINAL Net_17644 : bit;
TERMINAL Net_17643 : bit;
TERMINAL Net_17642 : bit;
TERMINAL Net_17629 : bit;
TERMINAL Net_17630 : bit;
TERMINAL Net_17631 : bit;
TERMINAL Net_17632 : bit;
TERMINAL Net_17633 : bit;
TERMINAL Net_17634 : bit;
TERMINAL Net_17635 : bit;
TERMINAL Net_17636 : bit;
TERMINAL Net_17641 : bit;
TERMINAL Net_17640 : bit;
TERMINAL Net_17639 : bit;
TERMINAL Net_17604 : bit;
TERMINAL Net_17605 : bit;
TERMINAL Net_17606 : bit;
TERMINAL Net_17607 : bit;
TERMINAL Net_17608 : bit;
TERMINAL Net_17609 : bit;
TERMINAL Net_17638 : bit;
TERMINAL Net_17637 : bit;
TERMINAL Net_17628 : bit;
TERMINAL Net_17627 : bit;
TERMINAL Net_17870 : bit;
TERMINAL Net_17626 : bit;
TERMINAL Net_17625 : bit;
TERMINAL Net_17624 : bit;
TERMINAL Net_17623 : bit;
TERMINAL Net_17622 : bit;
TERMINAL Net_17610 : bit;
TERMINAL Net_17611 : bit;
TERMINAL Net_17612 : bit;
TERMINAL Net_17613 : bit;
TERMINAL Net_17614 : bit;
TERMINAL Net_17615 : bit;
TERMINAL Net_17616 : bit;
TERMINAL Net_17617 : bit;
TERMINAL Net_17648 : bit;
TERMINAL Net_17649 : bit;
TERMINAL Net_17650 : bit;
TERMINAL Net_17651 : bit;
TERMINAL Net_17652 : bit;
TERMINAL Net_17620 : bit;
TERMINAL Net_17646 : bit;
TERMINAL Net_17618 : bit;
TERMINAL Net_17619 : bit;
TERMINAL Net_17621 : bit;
TERMINAL Net_17645 : bit;
TERMINAL Net_17647_1 : bit;
TERMINAL Net_17647_0 : bit;
SIGNAL Net_18158 : bit;
SIGNAL one : bit;
SIGNAL \DEBOUNCER:op_clk\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_18120 : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_17852 : bit;
SIGNAL Net_17679 : bit;
SIGNAL Net_18124 : bit;
SIGNAL Net_18125 : bit;
SIGNAL Net_17683 : bit;
SIGNAL Net_18164 : bit;
SIGNAL \PWM_RG:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_RG:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RG:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RG:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_17093 : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RG:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:status_0\ : bit;
SIGNAL \PWM_RG:Net_55\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_RG:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RG:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RG:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RG:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RG:Net_101\ : bit;
SIGNAL \PWM_RG:Net_96\ : bit;
SIGNAL Net_18162 : bit;
SIGNAL Net_18163 : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_18333 : bit;
SIGNAL Net_18327 : bit;
SIGNAL Net_18326 : bit;
SIGNAL \PWM_RG:Net_113\ : bit;
SIGNAL \PWM_RG:Net_107\ : bit;
SIGNAL \PWM_RG:Net_114\ : bit;
SIGNAL \PWM_B:PWMUDB:km_run\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_B:PWMUDB:control_7\ : bit;
SIGNAL \PWM_B:PWMUDB:control_6\ : bit;
SIGNAL \PWM_B:PWMUDB:control_5\ : bit;
SIGNAL \PWM_B:PWMUDB:control_4\ : bit;
SIGNAL \PWM_B:PWMUDB:control_3\ : bit;
SIGNAL \PWM_B:PWMUDB:control_2\ : bit;
SIGNAL \PWM_B:PWMUDB:control_1\ : bit;
SIGNAL \PWM_B:PWMUDB:control_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_B:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_B:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_B:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_B:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_17104 : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_B:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_B:PWMUDB:status_6\ : bit;
SIGNAL \PWM_B:PWMUDB:status_5\ : bit;
SIGNAL \PWM_B:PWMUDB:status_4\ : bit;
SIGNAL \PWM_B:PWMUDB:status_3\ : bit;
SIGNAL \PWM_B:PWMUDB:status_2\ : bit;
SIGNAL \PWM_B:PWMUDB:status_1\ : bit;
SIGNAL \PWM_B:PWMUDB:status_0\ : bit;
SIGNAL \PWM_B:Net_55\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_B:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_B:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_B:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_B:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_B:PWMUDB:compare1\ : bit;
SIGNAL \PWM_B:PWMUDB:compare2\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_B:Net_101\ : bit;
SIGNAL \PWM_B:Net_96\ : bit;
SIGNAL Net_17106 : bit;
SIGNAL Net_17107 : bit;
SIGNAL \PWM_B:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2111 : bit;
SIGNAL Net_17108 : bit;
SIGNAL Net_17105 : bit;
SIGNAL \PWM_B:Net_113\ : bit;
SIGNAL \PWM_B:Net_107\ : bit;
SIGNAL \PWM_B:Net_114\ : bit;
TERMINAL Net_140 : bit;
TERMINAL Net_667 : bit;
TERMINAL Net_18054 : bit;
TERMINAL Net_18055 : bit;
TERMINAL Net_18056 : bit;
TERMINAL Net_18057 : bit;
TERMINAL Net_18058 : bit;
TERMINAL Net_18059 : bit;
TERMINAL Net_18060 : bit;
TERMINAL Net_18061 : bit;
TERMINAL Net_18099 : bit;
TERMINAL Net_18098 : bit;
TERMINAL Net_18097 : bit;
TERMINAL Net_18084 : bit;
TERMINAL Net_18085 : bit;
TERMINAL Net_18086 : bit;
TERMINAL Net_18087 : bit;
TERMINAL Net_18088 : bit;
TERMINAL Net_18089 : bit;
TERMINAL Net_18090 : bit;
TERMINAL Net_18091 : bit;
TERMINAL Net_18096 : bit;
TERMINAL Net_18095 : bit;
TERMINAL Net_18094 : bit;
TERMINAL Net_18062 : bit;
TERMINAL Net_18063 : bit;
TERMINAL Net_18064 : bit;
TERMINAL Net_18065 : bit;
TERMINAL Net_18066 : bit;
TERMINAL Net_18067 : bit;
TERMINAL Net_18093 : bit;
TERMINAL Net_18092 : bit;
TERMINAL Net_18083 : bit;
TERMINAL Net_18112 : bit;
TERMINAL Net_18082 : bit;
TERMINAL Net_18081 : bit;
TERMINAL Net_18080 : bit;
TERMINAL Net_18079 : bit;
TERMINAL Net_18078 : bit;
TERMINAL Net_18077 : bit;
TERMINAL Net_18068 : bit;
TERMINAL Net_18069 : bit;
TERMINAL Net_18070 : bit;
TERMINAL Net_18071 : bit;
TERMINAL Net_18072 : bit;
TERMINAL Net_18047 : bit;
TERMINAL Net_18048 : bit;
TERMINAL Net_18049 : bit;
TERMINAL Net_18103 : bit;
TERMINAL Net_18104 : bit;
TERMINAL Net_18105 : bit;
TERMINAL Net_18106 : bit;
TERMINAL Net_18107 : bit;
TERMINAL Net_18075 : bit;
TERMINAL Net_18101 : bit;
TERMINAL Net_18073 : bit;
TERMINAL Net_18074 : bit;
TERMINAL Net_18076 : bit;
TERMINAL Net_18100 : bit;
TERMINAL Net_18102_1 : bit;
TERMINAL Net_18102_0 : bit;
TERMINAL Net_138 : bit;
TERMINAL Net_3543 : bit;
TERMINAL Net_123 : bit;
TERMINAL Net_453 : bit;
SIGNAL tmpOE__GREEN_PIN_net_0 : bit;
SIGNAL tmpFB_0__GREEN_PIN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GREEN_PIN_net_0 : bit;
SIGNAL tmpOE__RED_PIN_net_0 : bit;
SIGNAL tmpFB_0__RED_PIN_net_0 : bit;
SIGNAL tmpIO_0__RED_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__RED_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_PIN_net_0 : bit;
SIGNAL tmpOE__BLUE_PIN_net_0 : bit;
SIGNAL tmpFB_0__BLUE_PIN_net_0 : bit;
SIGNAL tmpIO_0__BLUE_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_PIN_net_0 : bit;
TERMINAL Net_7443 : bit;
SIGNAL tmpOE__BUTTON_PIN_net_0 : bit;
SIGNAL tmpIO_0__BUTTON_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_PIN_net_0 : bit;
TERMINAL Net_17473 : bit;
TERMINAL Net_17474 : bit;
TERMINAL Net_17475 : bit;
TERMINAL Net_17476 : bit;
TERMINAL Net_17477 : bit;
TERMINAL Net_17478 : bit;
TERMINAL Net_17479 : bit;
TERMINAL Net_17480 : bit;
TERMINAL Net_17520 : bit;
TERMINAL Net_17519 : bit;
TERMINAL Net_17518 : bit;
TERMINAL Net_17507 : bit;
TERMINAL Net_17508 : bit;
TERMINAL Net_17509 : bit;
TERMINAL Net_17510 : bit;
TERMINAL Net_17511 : bit;
TERMINAL Net_17512 : bit;
TERMINAL Net_17268 : bit;
TERMINAL Net_10073 : bit;
TERMINAL Net_17517 : bit;
TERMINAL Net_17516 : bit;
TERMINAL Net_17515 : bit;
TERMINAL Net_17481 : bit;
TERMINAL Net_17482 : bit;
TERMINAL Net_17483 : bit;
TERMINAL Net_17484 : bit;
TERMINAL Net_17485 : bit;
TERMINAL Net_17486 : bit;
TERMINAL Net_17514 : bit;
TERMINAL Net_17513 : bit;
TERMINAL Net_17506 : bit;
TERMINAL Net_17505 : bit;
TERMINAL Net_17504 : bit;
TERMINAL Net_17503 : bit;
TERMINAL Net_17502 : bit;
TERMINAL Net_17501 : bit;
TERMINAL Net_17500 : bit;
TERMINAL Net_17499 : bit;
TERMINAL Net_17487 : bit;
TERMINAL Net_17488 : bit;
TERMINAL Net_17489 : bit;
TERMINAL Net_17490 : bit;
TERMINAL Net_17491 : bit;
TERMINAL Net_17492 : bit;
TERMINAL Net_17493 : bit;
TERMINAL Net_17494 : bit;
TERMINAL Net_17524 : bit;
TERMINAL Net_17525 : bit;
TERMINAL Net_17526 : bit;
TERMINAL Net_17527 : bit;
TERMINAL Net_17528 : bit;
TERMINAL Net_17497 : bit;
TERMINAL Net_17522 : bit;
TERMINAL Net_17495 : bit;
TERMINAL Net_17496 : bit;
TERMINAL Net_17498 : bit;
TERMINAL Net_17521 : bit;
TERMINAL Net_17523_1 : bit;
TERMINAL Net_17523_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_9807 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_10172 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_10173 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_10168 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_10171 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_10167 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL Net_17855 : bit;
SIGNAL tmpOE__TX_PIN_net_0 : bit;
SIGNAL tmpFB_0__TX_PIN_net_0 : bit;
SIGNAL tmpIO_0__TX_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__TX_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_PIN_net_0 : bit;
SIGNAL \BUTTON_TIMER:Net_260\ : bit;
SIGNAL \BUTTON_TIMER:Net_266\ : bit;
SIGNAL \BUTTON_TIMER:Net_51\ : bit;
SIGNAL \BUTTON_TIMER:Net_261\ : bit;
SIGNAL \BUTTON_TIMER:Net_57\ : bit;
SIGNAL Net_17811 : bit;
SIGNAL \BUTTON_TIMER:Net_102\ : bit;
TERMINAL Net_17529 : bit;
TERMINAL Net_17530 : bit;
TERMINAL Net_17531 : bit;
TERMINAL Net_17532 : bit;
TERMINAL Net_17533 : bit;
TERMINAL Net_17534 : bit;
TERMINAL Net_17535 : bit;
TERMINAL Net_17536 : bit;
TERMINAL Net_17574 : bit;
TERMINAL Net_17573 : bit;
TERMINAL Net_17572 : bit;
TERMINAL Net_184 : bit;
TERMINAL Net_116 : bit;
TERMINAL Net_117 : bit;
TERMINAL Net_191 : bit;
TERMINAL Net_17563 : bit;
TERMINAL Net_17564 : bit;
TERMINAL Net_17565 : bit;
TERMINAL Net_17566 : bit;
TERMINAL Net_17571 : bit;
TERMINAL Net_17570 : bit;
TERMINAL Net_17569 : bit;
TERMINAL Net_17537 : bit;
TERMINAL Net_17538 : bit;
TERMINAL Net_17539 : bit;
TERMINAL Net_17540 : bit;
TERMINAL Net_17541 : bit;
TERMINAL Net_17542 : bit;
TERMINAL Net_17568 : bit;
TERMINAL Net_17567 : bit;
TERMINAL Net_17562 : bit;
TERMINAL Net_17561 : bit;
TERMINAL Net_17560 : bit;
TERMINAL Net_17559 : bit;
TERMINAL Net_17558 : bit;
TERMINAL Net_17557 : bit;
TERMINAL Net_17556 : bit;
TERMINAL Net_17555 : bit;
TERMINAL Net_17543 : bit;
TERMINAL Net_17544 : bit;
TERMINAL Net_17545 : bit;
TERMINAL Net_17546 : bit;
TERMINAL Net_17547 : bit;
TERMINAL Net_17548 : bit;
TERMINAL Net_17549 : bit;
TERMINAL Net_17550 : bit;
TERMINAL Net_17578 : bit;
TERMINAL Net_17579 : bit;
TERMINAL Net_17580 : bit;
TERMINAL Net_17581 : bit;
TERMINAL Net_17582 : bit;
TERMINAL Net_17553 : bit;
TERMINAL Net_17576 : bit;
TERMINAL Net_17551 : bit;
TERMINAL Net_17552 : bit;
TERMINAL Net_17554 : bit;
TERMINAL Net_17575 : bit;
TERMINAL Net_17577_1 : bit;
TERMINAL Net_17577_0 : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL \SPIM:Net_288\ : bit;
SIGNAL Net_17340 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_17337 : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_17342 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__RX_PIN_net_0 : bit;
SIGNAL tmpIO_0__RX_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__RX_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_PIN_net_0 : bit;
SIGNAL tmpOE__CS_net_0 : bit;
SIGNAL tmpFB_0__CS_net_0 : bit;
SIGNAL tmpIO_0__CS_net_0 : bit;
TERMINAL tmpSIOVREF__CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_net_0 : bit;
SIGNAL tmpOE__ONBOARD_LED_net_0 : bit;
SIGNAL tmpFB_0__ONBOARD_LED_net_0 : bit;
SIGNAL tmpIO_0__ONBOARD_LED_net_0 : bit;
TERMINAL tmpSIOVREF__ONBOARD_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ONBOARD_LED_net_0 : bit;
SIGNAL \NOTIFY_TIMER:Net_260\ : bit;
SIGNAL \NOTIFY_TIMER:Net_266\ : bit;
SIGNAL Net_18127 : bit;
SIGNAL \NOTIFY_TIMER:Net_51\ : bit;
SIGNAL \NOTIFY_TIMER:Net_261\ : bit;
SIGNAL \NOTIFY_TIMER:Net_57\ : bit;
SIGNAL Net_17904 : bit;
SIGNAL Net_18028 : bit;
SIGNAL \NOTIFY_TIMER:Net_102\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \DEBOUNCER:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_17679D : bit;
SIGNAL Net_18124D : bit;
SIGNAL Net_18125D : bit;
SIGNAL \PWM_RG:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RG:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_B:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_10168D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_17337D : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_17679D <= ((not \DEBOUNCER:DEBOUNCER[0]:d_sync_1\ and Net_17852));

zero <=  ('0') ;

\PWM_RG:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RG:PWMUDB:tc_i\);

\PWM_RG:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_1\ and \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\)
	OR (not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:dith_count_1\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_1\));

\PWM_RG:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RG:PWMUDB:dith_count_0\ and \PWM_RG:PWMUDB:tc_i\)
	OR (not \PWM_RG:PWMUDB:tc_i\ and \PWM_RG:PWMUDB:dith_count_0\));

\PWM_RG:PWMUDB:cmp1_status\ <= ((not \PWM_RG:PWMUDB:prevCompare1\ and \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:cmp2_status\ <= ((not \PWM_RG:PWMUDB:prevCompare2\ and \PWM_RG:PWMUDB:cmp2_less\));

\PWM_RG:PWMUDB:status_2\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:tc_i\));

\PWM_RG:PWMUDB:pwm1_i\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:cmp1_less\));

\PWM_RG:PWMUDB:pwm2_i\ <= ((\PWM_RG:PWMUDB:runmode_enable\ and \PWM_RG:PWMUDB:cmp2_less\));

\PWM_B:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_B:PWMUDB:tc_i\);

\PWM_B:PWMUDB:dith_count_1\\D\ <= ((not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\)
	OR (not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_1\));

\PWM_B:PWMUDB:dith_count_0\\D\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:tc_i\)
	OR (not \PWM_B:PWMUDB:tc_i\ and \PWM_B:PWMUDB:dith_count_0\));

\PWM_B:PWMUDB:cmp1_status\ <= ((not \PWM_B:PWMUDB:prevCompare1\ and \PWM_B:PWMUDB:cmp1_less\));

\PWM_B:PWMUDB:status_2\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:tc_i\));

\PWM_B:PWMUDB:pwm_i\ <= ((\PWM_B:PWMUDB:runmode_enable\ and \PWM_B:PWMUDB:cmp1_less\));

Net_9807 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_10168D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_10171 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_10171 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_10171)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_10171 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_10171 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_10171 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_10171 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_10171 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_10171));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

Net_17855 <= (not Net_17852);

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_4\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\));

Net_17337D <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and Net_17337)
	OR (\SPIM:BSPIM:state_2\ and Net_17337)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and Net_23 and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and Net_23 and \SPIM:BSPIM:state_0\));

Net_25D <= (\SPIM:BSPIM:state_0\
	OR not \SPIM:BSPIM:state_1\
	OR \SPIM:BSPIM:state_2\);

KIT_059_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_17596, Net_17597, Net_17598, Net_17599,
			Net_17600, Net_17601, Net_17602, Net_17603,
			Net_17644, Net_17643, Net_17642, Net_17629,
			Net_17630, Net_17631, Net_17632, Net_17633,
			Net_17634, Net_17635, Net_17636, Net_17641,
			Net_17640, Net_17639, Net_17604, Net_17605,
			Net_17606, Net_17607, Net_17608, Net_17609,
			Net_17638, Net_17637, Net_17628, Net_17627,
			Net_17870, Net_17626, Net_17625, Net_17624,
			Net_17623, Net_17622, Net_17610, Net_17611,
			Net_17612, Net_17613, Net_17614, Net_17615,
			Net_17616, Net_17617, Net_17648, Net_17649,
			Net_17650, Net_17651, Net_17652, Net_17620,
			Net_17646, Net_17618, Net_17619, Net_17621,
			Net_17645, Net_17647_1, Net_17647_0));
BUTTON_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f352711a-bcd5-4347-a3f7-46c8a71310e7",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18158,
		dig_domain_out=>open);
\DEBOUNCER:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18158,
		enable=>one,
		clock_out=>\DEBOUNCER:op_clk\);
ISR_CONFIG:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17683);
PWM_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ec52678-bf3a-4e40-936f-cd1e471837ac",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18164,
		dig_domain_out=>open);
\PWM_RG:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18164,
		enable=>one,
		clock_out=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\);
\PWM_RG:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RG:PWMUDB:control_7\, \PWM_RG:PWMUDB:control_6\, \PWM_RG:PWMUDB:control_5\, \PWM_RG:PWMUDB:control_4\,
			\PWM_RG:PWMUDB:control_3\, \PWM_RG:PWMUDB:control_2\, \PWM_RG:PWMUDB:control_1\, \PWM_RG:PWMUDB:control_0\));
\PWM_RG:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_RG:PWMUDB:status_5\, zero, \PWM_RG:PWMUDB:status_3\,
			\PWM_RG:PWMUDB:status_2\, \PWM_RG:PWMUDB:status_1\, \PWM_RG:PWMUDB:status_0\),
		interrupt=>\PWM_RG:Net_55\);
\PWM_RG:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RG:PWMUDB:tc_i\, \PWM_RG:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RG:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RG:PWMUDB:cmp1_less\,
		z0=>\PWM_RG:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RG:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RG:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RG:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RG:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_B:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_18164,
		enable=>one,
		clock_out=>\PWM_B:PWMUDB:ClockOutFromEnBlock\);
\PWM_B:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_B:PWMUDB:control_7\, \PWM_B:PWMUDB:control_6\, \PWM_B:PWMUDB:control_5\, \PWM_B:PWMUDB:control_4\,
			\PWM_B:PWMUDB:control_3\, \PWM_B:PWMUDB:control_2\, \PWM_B:PWMUDB:control_1\, \PWM_B:PWMUDB:control_0\));
\PWM_B:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_B:PWMUDB:status_5\, zero, \PWM_B:PWMUDB:status_3\,
			\PWM_B:PWMUDB:status_2\, \PWM_B:PWMUDB:status_1\, \PWM_B:PWMUDB:status_0\),
		interrupt=>\PWM_B:Net_55\);
\PWM_B:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_B:PWMUDB:tc_i\, \PWM_B:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_B:PWMUDB:cmp1_eq\,
		cl0=>\PWM_B:PWMUDB:cmp1_less\,
		z0=>\PWM_B:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_B:PWMUDB:cmp2_eq\,
		cl1=>\PWM_B:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_B:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_B:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_140, Net_667));
KIT_059_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_18054, Net_18055, Net_18056, Net_18057,
			Net_18058, Net_18059, Net_18060, Net_18061,
			Net_18099, Net_18098, Net_18097, Net_18084,
			Net_18085, Net_18086, Net_18087, Net_18088,
			Net_18089, Net_18090, Net_18091, Net_18096,
			Net_18095, Net_18094, Net_18062, Net_18063,
			Net_18064, Net_18065, Net_18066, Net_18067,
			Net_18093, Net_18092, Net_18083, Net_18112,
			Net_18082, Net_18081, Net_18080, Net_18079,
			Net_18078, Net_18077, Net_18068, Net_18069,
			Net_18070, Net_18071, Net_18072, Net_18047,
			Net_18048, Net_18049, Net_18103, Net_18104,
			Net_18105, Net_18106, Net_18107, Net_18075,
			Net_18101, Net_18073, Net_18074, Net_18076,
			Net_18100, Net_18102_1, Net_18102_0));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_138, Net_3543));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_123, Net_453));
RED:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18047, Net_140));
GREEN_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98012a64-82d4-425a-8ac5-6703c96dc3d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_18163,
		fb=>(tmpFB_0__GREEN_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_PIN_net_0),
		siovref=>(tmpSIOVREF__GREEN_PIN_net_0),
		annotation=>Net_18048,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_PIN_net_0);
GREEN:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18048, Net_138));
BLUE:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_18049, Net_123));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_3543);
RED_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_18162,
		fb=>(tmpFB_0__RED_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_PIN_net_0),
		siovref=>(tmpSIOVREF__RED_PIN_net_0),
		annotation=>Net_18047,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_PIN_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_667);
BLUE_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b8a23720-2d2c-4d66-ac61-d3fcd0077017",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2111,
		fb=>(tmpFB_0__BLUE_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_PIN_net_0),
		siovref=>(tmpSIOVREF__BLUE_PIN_net_0),
		annotation=>Net_18049,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_PIN_net_0);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_453);
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7443, Net_17870));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_7443);
ISR_START:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17679);
BUTTON_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_18120,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_PIN_net_0),
		siovref=>(tmpSIOVREF__BUTTON_PIN_net_0),
		annotation=>Net_17870,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_PIN_net_0);
KIT_059_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_17473, Net_17474, Net_17475, Net_17476,
			Net_17477, Net_17478, Net_17479, Net_17480,
			Net_17520, Net_17519, Net_17518, Net_17507,
			Net_17508, Net_17509, Net_17510, Net_17511,
			Net_17512, Net_17268, Net_10073, Net_17517,
			Net_17516, Net_17515, Net_17481, Net_17482,
			Net_17483, Net_17484, Net_17485, Net_17486,
			Net_17514, Net_17513, Net_17506, Net_17505,
			Net_17504, Net_17503, Net_17502, Net_17501,
			Net_17500, Net_17499, Net_17487, Net_17488,
			Net_17489, Net_17490, Net_17491, Net_17492,
			Net_17493, Net_17494, Net_17524, Net_17525,
			Net_17526, Net_17527, Net_17528, Net_17497,
			Net_17522, Net_17495, Net_17496, Net_17498,
			Net_17521, Net_17523_1, Net_17523_0));
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
TX_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9807,
		fb=>(tmpFB_0__TX_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_PIN_net_0),
		siovref=>(tmpSIOVREF__TX_PIN_net_0),
		annotation=>Net_10073,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_PIN_net_0);
\BUTTON_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_18158,
		kill=>zero,
		enable=>Net_17855,
		capture=>zero,
		timer_reset=>Net_17852,
		tc=>Net_17683,
		compare=>\BUTTON_TIMER:Net_261\,
		interrupt=>\BUTTON_TIMER:Net_57\);
KIT_059_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"KIT_059_v1_0",
		port_names=>"P_00, P_01, P_02, P_03, P_04, P_05, P_06, P_07, P_10, P_11, P_12, P_120, P_121, P_122, P_123, P_124, P_125, P_126, P_127, P_13, P_14, P_15, P_150, P_151, P_152, P_153, P_154, P_155, P_16, P_17, P_20, P_21, P_22, P_23, P_24, P_25, P_26, P_27, P_30, P_31, P_32, P_33, P_34, P_35, P_36, P_37, P_59, P_60, P_61, P_62, P_63, P_GND_0, P_GND_1, P_GND_3, P_RST_0, P_VDD_0, P_VDDIO, USB_1_1, USB_1_0",
		width=>59)
	PORT MAP(connect=>(Net_17529, Net_17530, Net_17531, Net_17532,
			Net_17533, Net_17534, Net_17535, Net_17536,
			Net_17574, Net_17573, Net_17572, Net_184,
			Net_116, Net_117, Net_191, Net_17563,
			Net_17564, Net_17565, Net_17566, Net_17571,
			Net_17570, Net_17569, Net_17537, Net_17538,
			Net_17539, Net_17540, Net_17541, Net_17542,
			Net_17568, Net_17567, Net_17562, Net_17561,
			Net_17560, Net_17559, Net_17558, Net_17557,
			Net_17556, Net_17555, Net_17543, Net_17544,
			Net_17545, Net_17546, Net_17547, Net_17548,
			Net_17549, Net_17550, Net_17578, Net_17579,
			Net_17580, Net_17581, Net_17582, Net_17553,
			Net_17576, Net_17551, Net_17552, Net_17554,
			Net_17575, Net_17577_1, Net_17577_0));
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>Net_117,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8593873b-05de-4935-8f7b-25fff2c6e2ef",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_23,
		fb=>(tmpFB_0__MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>Net_116,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>Net_184,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
\SPIM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM:Net_276\,
		dig_domain_out=>open);
\SPIM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17340);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM:Net_276\,
		enable=>one,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_17342);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_17340);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17342);
RX_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b09c831-1bc9-4a9e-a9b1-7ceeeadbb500",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10171,
		analog=>(open),
		io=>(tmpIO_0__RX_PIN_net_0),
		siovref=>(tmpSIOVREF__RX_PIN_net_0),
		annotation=>Net_17268,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_PIN_net_0);
CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a3dfdc56-b23c-4b1b-b32c-4f2a2e9399e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_net_0),
		siovref=>(tmpSIOVREF__CS_net_0),
		annotation=>Net_191,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_net_0);
ONBOARD_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f8e3cfd-20af-4025-a72e-9dcbdf102978",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ONBOARD_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__ONBOARD_LED_net_0),
		siovref=>(tmpSIOVREF__ONBOARD_LED_net_0),
		annotation=>Net_18112,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ONBOARD_LED_net_0);
\NOTIFY_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_18158,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_18028,
		compare=>\NOTIFY_TIMER:Net_261\,
		interrupt=>\NOTIFY_TIMER:Net_57\);
ISR_NOTIFY:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_18028);
\DEBOUNCER:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_18120,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_17852);
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_17852,
		clk=>\DEBOUNCER:op_clk\,
		q=>\DEBOUNCER:DEBOUNCER[0]:d_sync_1\);
Net_17679:cy_dff
	PORT MAP(d=>Net_17679D,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_17679);
Net_18124:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_18124);
Net_18125:cy_dff
	PORT MAP(d=>zero,
		clk=>\DEBOUNCER:op_clk\,
		q=>Net_18125);
\PWM_RG:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:min_kill_reg\);
\PWM_RG:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCapture\);
\PWM_RG:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:trig_last\);
\PWM_RG:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:runmode_enable\);
\PWM_RG:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:sc_kill_tmp\);
\PWM_RG:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:ltch_kill_reg\);
\PWM_RG:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_1\);
\PWM_RG:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:dith_count_0\);
\PWM_RG:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1_less\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare1\);
\PWM_RG:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2_less\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:prevCompare2\);
\PWM_RG:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_0\);
\PWM_RG:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_RG:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_1\);
\PWM_RG:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:status_5\);
\PWM_RG:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:pwm_i_reg\);
\PWM_RG:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm1_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_18162);
\PWM_RG:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:pwm2_i\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_18163);
\PWM_RG:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RG:PWMUDB:status_2\,
		clk=>\PWM_RG:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RG:PWMUDB:tc_i_reg\);
\PWM_B:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:min_kill_reg\);
\PWM_B:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCapture\);
\PWM_B:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:trig_last\);
\PWM_B:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:runmode_enable\);
\PWM_B:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:sc_kill_tmp\);
\PWM_B:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:ltch_kill_reg\);
\PWM_B:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_1\);
\PWM_B:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:dith_count_0\);
\PWM_B:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_less\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:prevCompare1\);
\PWM_B:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_B:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_0\);
\PWM_B:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_1\);
\PWM_B:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:status_5\);
\PWM_B:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:pwm_i\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2111);
\PWM_B:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm1_i_reg\);
\PWM_B:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:pwm2_i_reg\);
\PWM_B:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_B:PWMUDB:status_2\,
		clk=>\PWM_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_B:PWMUDB:tc_i_reg\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_10168:cy_dff
	PORT MAP(d=>Net_10168D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_10168);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_25);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_23);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
Net_17337:cy_dff
	PORT MAP(d=>Net_17337D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_17337);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);

END R_T_L;
