// Seed: 3562778355
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign module_1.id_15 = 0;
  assign id_2 = -1;
  logic id_7;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wor id_7,
    output wor id_8,
    output wor id_9,
    output supply0 id_10,
    output supply1 id_11,
    input wire id_12,
    input supply1 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input uwire id_16,
    output wire id_17,
    input wand id_18,
    input supply1 id_19
);
  logic [1 : -1] id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
