
PdM_P5_Ej1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f6c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002118  08002118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002138  08002138  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08002138  08002138  00012138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002140  08002140  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002140  08002140  00012140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002144  08002144  00012144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          00000064  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000007c  2000007c  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000899c  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001750  00000000  00000000  000289e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000730  00000000  00000000  0002a138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000688  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000255ee  00000000  00000000  0002aef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c884  00000000  00000000  000504de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e18dd  00000000  00000000  0005cd62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e63f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b34  00000000  00000000  0013e690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002100 	.word	0x08002100

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	08002100 	.word	0x08002100

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b974 	b.w	80004ec <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468e      	mov	lr, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14d      	bne.n	80002c6 <__udivmoddi4+0xaa>
 800022a:	428a      	cmp	r2, r1
 800022c:	4694      	mov	ip, r2
 800022e:	d969      	bls.n	8000304 <__udivmoddi4+0xe8>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b152      	cbz	r2, 800024c <__udivmoddi4+0x30>
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	f1c2 0120 	rsb	r1, r2, #32
 800023e:	fa20 f101 	lsr.w	r1, r0, r1
 8000242:	fa0c fc02 	lsl.w	ip, ip, r2
 8000246:	ea41 0e03 	orr.w	lr, r1, r3
 800024a:	4094      	lsls	r4, r2
 800024c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000250:	0c21      	lsrs	r1, r4, #16
 8000252:	fbbe f6f8 	udiv	r6, lr, r8
 8000256:	fa1f f78c 	uxth.w	r7, ip
 800025a:	fb08 e316 	mls	r3, r8, r6, lr
 800025e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000262:	fb06 f107 	mul.w	r1, r6, r7
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000272:	f080 811f 	bcs.w	80004b4 <__udivmoddi4+0x298>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 811c 	bls.w	80004b4 <__udivmoddi4+0x298>
 800027c:	3e02      	subs	r6, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0f8 	udiv	r0, r3, r8
 8000288:	fb08 3310 	mls	r3, r8, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 f707 	mul.w	r7, r0, r7
 8000294:	42a7      	cmp	r7, r4
 8000296:	d90a      	bls.n	80002ae <__udivmoddi4+0x92>
 8000298:	eb1c 0404 	adds.w	r4, ip, r4
 800029c:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a0:	f080 810a 	bcs.w	80004b8 <__udivmoddi4+0x29c>
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	f240 8107 	bls.w	80004b8 <__udivmoddi4+0x29c>
 80002aa:	4464      	add	r4, ip
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002b2:	1be4      	subs	r4, r4, r7
 80002b4:	2600      	movs	r6, #0
 80002b6:	b11d      	cbz	r5, 80002c0 <__udivmoddi4+0xa4>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c5 4300 	strd	r4, r3, [r5]
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xc2>
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	f000 80ef 	beq.w	80004ae <__udivmoddi4+0x292>
 80002d0:	2600      	movs	r6, #0
 80002d2:	e9c5 0100 	strd	r0, r1, [r5]
 80002d6:	4630      	mov	r0, r6
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f683 	clz	r6, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d14a      	bne.n	800037c <__udivmoddi4+0x160>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd4>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80f9 	bhi.w	80004e2 <__udivmoddi4+0x2c6>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	469e      	mov	lr, r3
 80002fa:	2d00      	cmp	r5, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa4>
 80002fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa4>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xec>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 8092 	bne.w	8000436 <__udivmoddi4+0x21a>
 8000312:	eba1 010c 	sub.w	r1, r1, ip
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2601      	movs	r6, #1
 8000320:	0c20      	lsrs	r0, r4, #16
 8000322:	fbb1 f3f7 	udiv	r3, r1, r7
 8000326:	fb07 1113 	mls	r1, r7, r3, r1
 800032a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032e:	fb0e f003 	mul.w	r0, lr, r3
 8000332:	4288      	cmp	r0, r1
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x12c>
 8000336:	eb1c 0101 	adds.w	r1, ip, r1
 800033a:	f103 38ff 	add.w	r8, r3, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x12a>
 8000340:	4288      	cmp	r0, r1
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000346:	4643      	mov	r3, r8
 8000348:	1a09      	subs	r1, r1, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000350:	fb07 1110 	mls	r1, r7, r0, r1
 8000354:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x156>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 31ff 	add.w	r1, r0, #4294967295
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x154>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000370:	4608      	mov	r0, r1
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800037a:	e79c      	b.n	80002b6 <__udivmoddi4+0x9a>
 800037c:	f1c6 0720 	rsb	r7, r6, #32
 8000380:	40b3      	lsls	r3, r6
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa20 f407 	lsr.w	r4, r0, r7
 800038e:	fa01 f306 	lsl.w	r3, r1, r6
 8000392:	431c      	orrs	r4, r3
 8000394:	40f9      	lsrs	r1, r7
 8000396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800039a:	fa00 f306 	lsl.w	r3, r0, r6
 800039e:	fbb1 f8f9 	udiv	r8, r1, r9
 80003a2:	0c20      	lsrs	r0, r4, #16
 80003a4:	fa1f fe8c 	uxth.w	lr, ip
 80003a8:	fb09 1118 	mls	r1, r9, r8, r1
 80003ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b0:	fb08 f00e 	mul.w	r0, r8, lr
 80003b4:	4288      	cmp	r0, r1
 80003b6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b8>
 80003bc:	eb1c 0101 	adds.w	r1, ip, r1
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2bc>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2bc>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4461      	add	r1, ip
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003dc:	fb09 1110 	mls	r1, r9, r0, r1
 80003e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e8:	458e      	cmp	lr, r1
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1e2>
 80003ec:	eb1c 0101 	adds.w	r1, ip, r1
 80003f0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2b4>
 80003f6:	458e      	cmp	lr, r1
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2b4>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4461      	add	r1, ip
 80003fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000402:	fba0 9402 	umull	r9, r4, r0, r2
 8000406:	eba1 010e 	sub.w	r1, r1, lr
 800040a:	42a1      	cmp	r1, r4
 800040c:	46c8      	mov	r8, r9
 800040e:	46a6      	mov	lr, r4
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x2a4>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x2a0>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x212>
 8000416:	ebb3 0208 	subs.w	r2, r3, r8
 800041a:	eb61 010e 	sbc.w	r1, r1, lr
 800041e:	fa01 f707 	lsl.w	r7, r1, r7
 8000422:	fa22 f306 	lsr.w	r3, r2, r6
 8000426:	40f1      	lsrs	r1, r6
 8000428:	431f      	orrs	r7, r3
 800042a:	e9c5 7100 	strd	r7, r1, [r5]
 800042e:	2600      	movs	r6, #0
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	f1c2 0320 	rsb	r3, r2, #32
 800043a:	40d8      	lsrs	r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa21 f303 	lsr.w	r3, r1, r3
 8000444:	4091      	lsls	r1, r2
 8000446:	4301      	orrs	r1, r0
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3610 	mls	r6, r7, r0, r3
 8000458:	0c0b      	lsrs	r3, r1, #16
 800045a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045e:	fb00 f60e 	mul.w	r6, r0, lr
 8000462:	429e      	cmp	r6, r3
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x260>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b8>
 8000474:	429e      	cmp	r6, r3
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b8>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1b9b      	subs	r3, r3, r6
 800047e:	b289      	uxth	r1, r1
 8000480:	fbb3 f6f7 	udiv	r6, r3, r7
 8000484:	fb07 3316 	mls	r3, r7, r6, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb06 f30e 	mul.w	r3, r6, lr
 8000490:	428b      	cmp	r3, r1
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x28a>
 8000494:	eb1c 0101 	adds.w	r1, ip, r1
 8000498:	f106 38ff 	add.w	r8, r6, #4294967295
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2b0>
 80004a2:	3e02      	subs	r6, #2
 80004a4:	4461      	add	r1, ip
 80004a6:	1ac9      	subs	r1, r1, r3
 80004a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0x104>
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e705      	b.n	80002c0 <__udivmoddi4+0xa4>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e3      	b.n	8000280 <__udivmoddi4+0x64>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6f8      	b.n	80002ae <__udivmoddi4+0x92>
 80004bc:	454b      	cmp	r3, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f8>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f8>
 80004cc:	4646      	mov	r6, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x28a>
 80004d0:	4620      	mov	r0, r4
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1e2>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x260>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b8>
 80004dc:	3b02      	subs	r3, #2
 80004de:	4461      	add	r1, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x12c>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e709      	b.n	80002fa <__udivmoddi4+0xde>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x156>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <uartInit>:
#define MAX_Size_String_UART 100 //Solo se enviara como maximo MAX_Size_String_UART caracteres

/* UART handler declaration */
UART_HandleTypeDef UartHandle;

bool uartInit(){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
						  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
		  - Stop Bit    = One Stop bit
		  - Parity      = ODD parity
		  - BaudRate    = 9600 baud
		  - Hardware flow control disabled (RTS and CTS signals) */
	  UartHandle.Instance        = USARTx;
 80004f4:	4b11      	ldr	r3, [pc, #68]	; (800053c <uartInit+0x4c>)
 80004f6:	4a12      	ldr	r2, [pc, #72]	; (8000540 <uartInit+0x50>)
 80004f8:	601a      	str	r2, [r3, #0]

	  UartHandle.Init.BaudRate   = BaudVel;
 80004fa:	4b10      	ldr	r3, [pc, #64]	; (800053c <uartInit+0x4c>)
 80004fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000500:	605a      	str	r2, [r3, #4]
	  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <uartInit+0x4c>)
 8000504:	2200      	movs	r2, #0
 8000506:	609a      	str	r2, [r3, #8]
	  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000508:	4b0c      	ldr	r3, [pc, #48]	; (800053c <uartInit+0x4c>)
 800050a:	2200      	movs	r2, #0
 800050c:	60da      	str	r2, [r3, #12]
	  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800050e:	4b0b      	ldr	r3, [pc, #44]	; (800053c <uartInit+0x4c>)
 8000510:	2200      	movs	r2, #0
 8000512:	611a      	str	r2, [r3, #16]
	  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000514:	4b09      	ldr	r3, [pc, #36]	; (800053c <uartInit+0x4c>)
 8000516:	2200      	movs	r2, #0
 8000518:	619a      	str	r2, [r3, #24]
	  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800051a:	4b08      	ldr	r3, [pc, #32]	; (800053c <uartInit+0x4c>)
 800051c:	220c      	movs	r2, #12
 800051e:	615a      	str	r2, [r3, #20]
	  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <uartInit+0x4c>)
 8000522:	2200      	movs	r2, #0
 8000524:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8000526:	4805      	ldr	r0, [pc, #20]	; (800053c <uartInit+0x4c>)
 8000528:	f001 f948 	bl	80017bc <HAL_UART_Init>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <uartInit+0x46>
	  {
		return false;
 8000532:	2300      	movs	r3, #0
 8000534:	e000      	b.n	8000538 <uartInit+0x48>
	  }
	  return true;
 8000536:	2301      	movs	r3, #1
}
 8000538:	4618      	mov	r0, r3
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000034 	.word	0x20000034
 8000540:	40004800 	.word	0x40004800

08000544 <uartReceiveStringSize>:

void uartSendStringSize(uint8_t * pstring, uint16_t size){
	HAL_UART_Transmit(&UartHandle, pstring , size, Timeout_UART);
}

void uartReceiveStringSize(uint8_t * pstring, uint16_t size){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&UartHandle, pstring, 100, 2000);
 8000550:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000554:	2264      	movs	r2, #100	; 0x64
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4803      	ldr	r0, [pc, #12]	; (8000568 <uartReceiveStringSize+0x24>)
 800055a:	f001 f97c 	bl	8001856 <HAL_UART_Receive>
}
 800055e:	bf00      	nop
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000034 	.word	0x20000034

0800056c <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d10e      	bne.n	800059a <BSP_LED_Init+0x2e>
 800057c:	2300      	movs	r3, #0
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <BSP_LED_Init+0x94>)
 8000582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000584:	4a1e      	ldr	r2, [pc, #120]	; (8000600 <BSP_LED_Init+0x94>)
 8000586:	f043 0302 	orr.w	r3, r3, #2
 800058a:	6313      	str	r3, [r2, #48]	; 0x30
 800058c:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <BSP_LED_Init+0x94>)
 800058e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000590:	f003 0302 	and.w	r3, r3, #2
 8000594:	613b      	str	r3, [r7, #16]
 8000596:	693b      	ldr	r3, [r7, #16]
 8000598:	e00d      	b.n	80005b6 <BSP_LED_Init+0x4a>
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	4b18      	ldr	r3, [pc, #96]	; (8000600 <BSP_LED_Init+0x94>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4a17      	ldr	r2, [pc, #92]	; (8000600 <BSP_LED_Init+0x94>)
 80005a4:	f043 0302 	orr.w	r3, r3, #2
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4b15      	ldr	r3, [pc, #84]	; (8000600 <BSP_LED_Init+0x94>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0302 	and.w	r3, r3, #2
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a12      	ldr	r2, [pc, #72]	; (8000604 <BSP_LED_Init+0x98>)
 80005ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c0:	2301      	movs	r3, #1
 80005c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80005c8:	2302      	movs	r3, #2
 80005ca:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4a0e      	ldr	r2, [pc, #56]	; (8000608 <BSP_LED_Init+0x9c>)
 80005d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d4:	f107 0214 	add.w	r2, r7, #20
 80005d8:	4611      	mov	r1, r2
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 f9e6 	bl	80009ac <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	4a09      	ldr	r2, [pc, #36]	; (8000608 <BSP_LED_Init+0x9c>)
 80005e4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	4a06      	ldr	r2, [pc, #24]	; (8000604 <BSP_LED_Init+0x98>)
 80005ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005f0:	2200      	movs	r2, #0
 80005f2:	4619      	mov	r1, r3
 80005f4:	f000 fb86 	bl	8000d04 <HAL_GPIO_WritePin>
}
 80005f8:	bf00      	nop
 80005fa:	3728      	adds	r7, #40	; 0x28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40023800 	.word	0x40023800
 8000604:	08002118 	.word	0x08002118
 8000608:	20000000 	.word	0x20000000

0800060c <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	4a07      	ldr	r2, [pc, #28]	; (8000638 <BSP_LED_On+0x2c>)
 800061a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <BSP_LED_On+0x30>)
 8000622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000626:	2201      	movs	r2, #1
 8000628:	4619      	mov	r1, r3
 800062a:	f000 fb6b 	bl	8000d04 <HAL_GPIO_WritePin>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000000 	.word	0x20000000
 800063c:	08002118 	.word	0x08002118

08000640 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000644:	4b16      	ldr	r3, [pc, #88]	; (80006a0 <SystemInit+0x60>)
 8000646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800064a:	4a15      	ldr	r2, [pc, #84]	; (80006a0 <SystemInit+0x60>)
 800064c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000650:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000654:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <SystemInit+0x64>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <SystemInit+0x64>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000660:	4b10      	ldr	r3, [pc, #64]	; (80006a4 <SystemInit+0x64>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <SystemInit+0x64>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a0e      	ldr	r2, [pc, #56]	; (80006a4 <SystemInit+0x64>)
 800066c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000674:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000676:	4b0b      	ldr	r3, [pc, #44]	; (80006a4 <SystemInit+0x64>)
 8000678:	4a0b      	ldr	r2, [pc, #44]	; (80006a8 <SystemInit+0x68>)
 800067a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800067c:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <SystemInit+0x64>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a08      	ldr	r2, [pc, #32]	; (80006a4 <SystemInit+0x64>)
 8000682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000686:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <SystemInit+0x64>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800068e:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <SystemInit+0x60>)
 8000690:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000694:	609a      	str	r2, [r3, #8]
#endif
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	e000ed00 	.word	0xe000ed00
 80006a4:	40023800 	.word	0x40023800
 80006a8:	24003010 	.word	0x24003010

080006ac <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80006be:	e7fe      	b.n	80006be <HardFault_Handler+0x4>

080006c0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <MemManage_Handler+0x4>

080006c6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80006c6:	b480      	push	{r7}
 80006c8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80006ca:	e7fe      	b.n	80006ca <BusFault_Handler+0x4>

080006cc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80006d0:	e7fe      	b.n	80006d0 <UsageFault_Handler+0x4>

080006d2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80006d2:	b480      	push	{r7}
 80006d4:	af00      	add	r7, sp, #0
}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr

080006ee <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80006ee:	b480      	push	{r7}
 80006f0:	af00      	add	r7, sp, #0
}
 80006f2:	bf00      	nop
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr

080006fc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000700:	f000 f84e 	bl	80007a0 <HAL_IncTick>
}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}

08000708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800070c:	4b0b      	ldr	r3, [pc, #44]	; (800073c <HAL_Init+0x34>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a0a      	ldr	r2, [pc, #40]	; (800073c <HAL_Init+0x34>)
 8000712:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000716:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <HAL_Init+0x34>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a07      	ldr	r2, [pc, #28]	; (800073c <HAL_Init+0x34>)
 800071e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000724:	2003      	movs	r0, #3
 8000726:	f000 f90d 	bl	8000944 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800072a:	200f      	movs	r0, #15
 800072c:	f000 f808 	bl	8000740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000730:	f000 fb54 	bl	8000ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000734:	2300      	movs	r3, #0
}
 8000736:	4618      	mov	r0, r3
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023c00 	.word	0x40023c00

08000740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <HAL_InitTick+0x54>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <HAL_InitTick+0x58>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f917 	bl	8000992 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f8ed 	bl	800095a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	; (800079c <HAL_InitTick+0x5c>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	2000000c 	.word	0x2000000c
 8000798:	20000014 	.word	0x20000014
 800079c:	20000010 	.word	0x20000010

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000014 	.word	0x20000014
 80007c4:	20000078 	.word	0x20000078

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	; (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000078 	.word	0x20000078

080007e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f003 0307 	and.w	r3, r3, #7
 80007ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <__NVIC_SetPriorityGrouping+0x44>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007f6:	68ba      	ldr	r2, [r7, #8]
 80007f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007fc:	4013      	ands	r3, r2
 80007fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000808:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800080c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000812:	4a04      	ldr	r2, [pc, #16]	; (8000824 <__NVIC_SetPriorityGrouping+0x44>)
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	60d3      	str	r3, [r2, #12]
}
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800082c:	4b04      	ldr	r3, [pc, #16]	; (8000840 <__NVIC_GetPriorityGrouping+0x18>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	f003 0307 	and.w	r3, r3, #7
}
 8000836:	4618      	mov	r0, r3
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	e000ed00 	.word	0xe000ed00

08000844 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	6039      	str	r1, [r7, #0]
 800084e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000854:	2b00      	cmp	r3, #0
 8000856:	db0a      	blt.n	800086e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	b2da      	uxtb	r2, r3
 800085c:	490c      	ldr	r1, [pc, #48]	; (8000890 <__NVIC_SetPriority+0x4c>)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	0112      	lsls	r2, r2, #4
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	440b      	add	r3, r1
 8000868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800086c:	e00a      	b.n	8000884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4908      	ldr	r1, [pc, #32]	; (8000894 <__NVIC_SetPriority+0x50>)
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	f003 030f 	and.w	r3, r3, #15
 800087a:	3b04      	subs	r3, #4
 800087c:	0112      	lsls	r2, r2, #4
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	440b      	add	r3, r1
 8000882:	761a      	strb	r2, [r3, #24]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000e100 	.word	0xe000e100
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000898:	b480      	push	{r7}
 800089a:	b089      	sub	sp, #36	; 0x24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	f1c3 0307 	rsb	r3, r3, #7
 80008b2:	2b04      	cmp	r3, #4
 80008b4:	bf28      	it	cs
 80008b6:	2304      	movcs	r3, #4
 80008b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	3304      	adds	r3, #4
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d902      	bls.n	80008c8 <NVIC_EncodePriority+0x30>
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	3b03      	subs	r3, #3
 80008c6:	e000      	b.n	80008ca <NVIC_EncodePriority+0x32>
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	f04f 32ff 	mov.w	r2, #4294967295
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	fa02 f303 	lsl.w	r3, r2, r3
 80008d6:	43da      	mvns	r2, r3
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	401a      	ands	r2, r3
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e0:	f04f 31ff 	mov.w	r1, #4294967295
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ea:	43d9      	mvns	r1, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f0:	4313      	orrs	r3, r2
         );
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3724      	adds	r7, #36	; 0x24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3b01      	subs	r3, #1
 800090c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000910:	d301      	bcc.n	8000916 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000912:	2301      	movs	r3, #1
 8000914:	e00f      	b.n	8000936 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000916:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <SysTick_Config+0x40>)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3b01      	subs	r3, #1
 800091c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800091e:	210f      	movs	r1, #15
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	f7ff ff8e 	bl	8000844 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <SysTick_Config+0x40>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800092e:	4b04      	ldr	r3, [pc, #16]	; (8000940 <SysTick_Config+0x40>)
 8000930:	2207      	movs	r2, #7
 8000932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	e000e010 	.word	0xe000e010

08000944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f7ff ff47 	bl	80007e0 <__NVIC_SetPriorityGrouping>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800095a:	b580      	push	{r7, lr}
 800095c:	b086      	sub	sp, #24
 800095e:	af00      	add	r7, sp, #0
 8000960:	4603      	mov	r3, r0
 8000962:	60b9      	str	r1, [r7, #8]
 8000964:	607a      	str	r2, [r7, #4]
 8000966:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800096c:	f7ff ff5c 	bl	8000828 <__NVIC_GetPriorityGrouping>
 8000970:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	68b9      	ldr	r1, [r7, #8]
 8000976:	6978      	ldr	r0, [r7, #20]
 8000978:	f7ff ff8e 	bl	8000898 <NVIC_EncodePriority>
 800097c:	4602      	mov	r2, r0
 800097e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000982:	4611      	mov	r1, r2
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff5d 	bl	8000844 <__NVIC_SetPriority>
}
 800098a:	bf00      	nop
 800098c:	3718      	adds	r7, #24
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ffb0 	bl	8000900 <SysTick_Config>
 80009a0:	4603      	mov	r3, r0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b089      	sub	sp, #36	; 0x24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80009be:	2300      	movs	r3, #0
 80009c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	61fb      	str	r3, [r7, #28]
 80009c6:	e177      	b.n	8000cb8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80009c8:	2201      	movs	r2, #1
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	697a      	ldr	r2, [r7, #20]
 80009d8:	4013      	ands	r3, r2
 80009da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	f040 8166 	bne.w	8000cb2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f003 0303 	and.w	r3, r3, #3
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d005      	beq.n	80009fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d130      	bne.n	8000a60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689b      	ldr	r3, [r3, #8]
 8000a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	2203      	movs	r2, #3
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	4013      	ands	r3, r2
 8000a14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	68da      	ldr	r2, [r3, #12]
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	69ba      	ldr	r2, [r7, #24]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	69ba      	ldr	r2, [r7, #24]
 8000a2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a34:	2201      	movs	r2, #1
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	69ba      	ldr	r2, [r7, #24]
 8000a40:	4013      	ands	r3, r2
 8000a42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	091b      	lsrs	r3, r3, #4
 8000a4a:	f003 0201 	and.w	r2, r3, #1
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	69ba      	ldr	r2, [r7, #24]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	69ba      	ldr	r2, [r7, #24]
 8000a5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f003 0303 	and.w	r3, r3, #3
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d017      	beq.n	8000a9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	2203      	movs	r2, #3
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	69ba      	ldr	r2, [r7, #24]
 8000a80:	4013      	ands	r3, r2
 8000a82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	689a      	ldr	r2, [r3, #8]
 8000a88:	69fb      	ldr	r3, [r7, #28]
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	69ba      	ldr	r2, [r7, #24]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f003 0303 	and.w	r3, r3, #3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d123      	bne.n	8000af0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	08da      	lsrs	r2, r3, #3
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3208      	adds	r2, #8
 8000ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	f003 0307 	and.w	r3, r3, #7
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	220f      	movs	r2, #15
 8000ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	4013      	ands	r3, r2
 8000aca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	691a      	ldr	r2, [r3, #16]
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	69ba      	ldr	r2, [r7, #24]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	08da      	lsrs	r2, r3, #3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3208      	adds	r2, #8
 8000aea:	69b9      	ldr	r1, [r7, #24]
 8000aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	2203      	movs	r2, #3
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	43db      	mvns	r3, r3
 8000b02:	69ba      	ldr	r2, [r7, #24]
 8000b04:	4013      	ands	r3, r2
 8000b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 0203 	and.w	r2, r3, #3
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	69ba      	ldr	r2, [r7, #24]
 8000b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	f000 80c0 	beq.w	8000cb2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b66      	ldr	r3, [pc, #408]	; (8000cd0 <HAL_GPIO_Init+0x324>)
 8000b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b3a:	4a65      	ldr	r2, [pc, #404]	; (8000cd0 <HAL_GPIO_Init+0x324>)
 8000b3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b40:	6453      	str	r3, [r2, #68]	; 0x44
 8000b42:	4b63      	ldr	r3, [pc, #396]	; (8000cd0 <HAL_GPIO_Init+0x324>)
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b4e:	4a61      	ldr	r2, [pc, #388]	; (8000cd4 <HAL_GPIO_Init+0x328>)
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	089b      	lsrs	r3, r3, #2
 8000b54:	3302      	adds	r3, #2
 8000b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b5c:	69fb      	ldr	r3, [r7, #28]
 8000b5e:	f003 0303 	and.w	r3, r3, #3
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	220f      	movs	r2, #15
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	69ba      	ldr	r2, [r7, #24]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a58      	ldr	r2, [pc, #352]	; (8000cd8 <HAL_GPIO_Init+0x32c>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d037      	beq.n	8000bea <HAL_GPIO_Init+0x23e>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a57      	ldr	r2, [pc, #348]	; (8000cdc <HAL_GPIO_Init+0x330>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d031      	beq.n	8000be6 <HAL_GPIO_Init+0x23a>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a56      	ldr	r2, [pc, #344]	; (8000ce0 <HAL_GPIO_Init+0x334>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d02b      	beq.n	8000be2 <HAL_GPIO_Init+0x236>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a55      	ldr	r2, [pc, #340]	; (8000ce4 <HAL_GPIO_Init+0x338>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d025      	beq.n	8000bde <HAL_GPIO_Init+0x232>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a54      	ldr	r2, [pc, #336]	; (8000ce8 <HAL_GPIO_Init+0x33c>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d01f      	beq.n	8000bda <HAL_GPIO_Init+0x22e>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a53      	ldr	r2, [pc, #332]	; (8000cec <HAL_GPIO_Init+0x340>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d019      	beq.n	8000bd6 <HAL_GPIO_Init+0x22a>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a52      	ldr	r2, [pc, #328]	; (8000cf0 <HAL_GPIO_Init+0x344>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d013      	beq.n	8000bd2 <HAL_GPIO_Init+0x226>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a51      	ldr	r2, [pc, #324]	; (8000cf4 <HAL_GPIO_Init+0x348>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d00d      	beq.n	8000bce <HAL_GPIO_Init+0x222>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a50      	ldr	r2, [pc, #320]	; (8000cf8 <HAL_GPIO_Init+0x34c>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d007      	beq.n	8000bca <HAL_GPIO_Init+0x21e>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a4f      	ldr	r2, [pc, #316]	; (8000cfc <HAL_GPIO_Init+0x350>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d101      	bne.n	8000bc6 <HAL_GPIO_Init+0x21a>
 8000bc2:	2309      	movs	r3, #9
 8000bc4:	e012      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bc6:	230a      	movs	r3, #10
 8000bc8:	e010      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bca:	2308      	movs	r3, #8
 8000bcc:	e00e      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bce:	2307      	movs	r3, #7
 8000bd0:	e00c      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	e00a      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bd6:	2305      	movs	r3, #5
 8000bd8:	e008      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bda:	2304      	movs	r3, #4
 8000bdc:	e006      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bde:	2303      	movs	r3, #3
 8000be0:	e004      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000be2:	2302      	movs	r3, #2
 8000be4:	e002      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000be6:	2301      	movs	r3, #1
 8000be8:	e000      	b.n	8000bec <HAL_GPIO_Init+0x240>
 8000bea:	2300      	movs	r3, #0
 8000bec:	69fa      	ldr	r2, [r7, #28]
 8000bee:	f002 0203 	and.w	r2, r2, #3
 8000bf2:	0092      	lsls	r2, r2, #2
 8000bf4:	4093      	lsls	r3, r2
 8000bf6:	69ba      	ldr	r2, [r7, #24]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bfc:	4935      	ldr	r1, [pc, #212]	; (8000cd4 <HAL_GPIO_Init+0x328>)
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	089b      	lsrs	r3, r3, #2
 8000c02:	3302      	adds	r3, #2
 8000c04:	69ba      	ldr	r2, [r7, #24]
 8000c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c0a:	4b3d      	ldr	r3, [pc, #244]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	69ba      	ldr	r2, [r7, #24]
 8000c16:	4013      	ands	r3, r2
 8000c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000c26:	69ba      	ldr	r2, [r7, #24]
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c2e:	4a34      	ldr	r2, [pc, #208]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c30:	69bb      	ldr	r3, [r7, #24]
 8000c32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c34:	4b32      	ldr	r3, [pc, #200]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4013      	ands	r3, r2
 8000c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d003      	beq.n	8000c58 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000c58:	4a29      	ldr	r2, [pc, #164]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c5e:	4b28      	ldr	r3, [pc, #160]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	43db      	mvns	r3, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d003      	beq.n	8000c82 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000c7a:	69ba      	ldr	r2, [r7, #24]
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c82:	4a1f      	ldr	r2, [pc, #124]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c88:	4b1d      	ldr	r3, [pc, #116]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d003      	beq.n	8000cac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000cac:	4a14      	ldr	r2, [pc, #80]	; (8000d00 <HAL_GPIO_Init+0x354>)
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	61fb      	str	r3, [r7, #28]
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	2b0f      	cmp	r3, #15
 8000cbc:	f67f ae84 	bls.w	80009c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop
 8000cc4:	3724      	adds	r7, #36	; 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40013800 	.word	0x40013800
 8000cd8:	40020000 	.word	0x40020000
 8000cdc:	40020400 	.word	0x40020400
 8000ce0:	40020800 	.word	0x40020800
 8000ce4:	40020c00 	.word	0x40020c00
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40021400 	.word	0x40021400
 8000cf0:	40021800 	.word	0x40021800
 8000cf4:	40021c00 	.word	0x40021c00
 8000cf8:	40022000 	.word	0x40022000
 8000cfc:	40022400 	.word	0x40022400
 8000d00:	40013c00 	.word	0x40013c00

08000d04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	807b      	strh	r3, [r7, #2]
 8000d10:	4613      	mov	r3, r2
 8000d12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d14:	787b      	ldrb	r3, [r7, #1]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d1a:	887a      	ldrh	r2, [r7, #2]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d20:	e003      	b.n	8000d2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d22:	887b      	ldrh	r3, [r7, #2]
 8000d24:	041a      	lsls	r2, r3, #16
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	619a      	str	r2, [r3, #24]
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	; 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8000d40:	2300      	movs	r3, #0
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	4b23      	ldr	r3, [pc, #140]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d48:	4a22      	ldr	r2, [pc, #136]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d4a:	f043 0308 	orr.w	r3, r3, #8
 8000d4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d50:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d54:	f003 0308 	and.w	r3, r3, #8
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d64:	4a1b      	ldr	r2, [pc, #108]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d66:	f043 0308 	orr.w	r3, r3, #8
 8000d6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6c:	4b19      	ldr	r3, [pc, #100]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d70:	f003 0308 	and.w	r3, r3, #8
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d80:	4a14      	ldr	r2, [pc, #80]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d86:	6413      	str	r3, [r2, #64]	; 0x40
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <HAL_UART_MspInit+0x9c>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8000d94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8000da6:	2307      	movs	r3, #7
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	4809      	ldr	r0, [pc, #36]	; (8000dd8 <HAL_UART_MspInit+0xa0>)
 8000db2:	f7ff fdfb 	bl	80009ac <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8000db6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8000dbc:	2307      	movs	r3, #7
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <HAL_UART_MspInit+0xa0>)
 8000dc8:	f7ff fdf0 	bl	80009ac <HAL_GPIO_Init>
}
 8000dcc:	bf00      	nop
 8000dce:	3728      	adds	r7, #40	; 0x28
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020c00 	.word	0x40020c00

08000ddc <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0

}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	603b      	str	r3, [r7, #0]
 8000dfa:	4b20      	ldr	r3, [pc, #128]	; (8000e7c <HAL_PWREx_EnableOverDrive+0x90>)
 8000dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfe:	4a1f      	ldr	r2, [pc, #124]	; (8000e7c <HAL_PWREx_EnableOverDrive+0x90>)
 8000e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e04:	6413      	str	r3, [r2, #64]	; 0x40
 8000e06:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <HAL_PWREx_EnableOverDrive+0x90>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000e12:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <HAL_PWREx_EnableOverDrive+0x94>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e18:	f7ff fcd6 	bl	80007c8 <HAL_GetTick>
 8000e1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000e1e:	e009      	b.n	8000e34 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e20:	f7ff fcd2 	bl	80007c8 <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e2e:	d901      	bls.n	8000e34 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000e30:	2303      	movs	r3, #3
 8000e32:	e01f      	b.n	8000e74 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000e34:	4b13      	ldr	r3, [pc, #76]	; (8000e84 <HAL_PWREx_EnableOverDrive+0x98>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e40:	d1ee      	bne.n	8000e20 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e48:	f7ff fcbe 	bl	80007c8 <HAL_GetTick>
 8000e4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000e4e:	e009      	b.n	8000e64 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e50:	f7ff fcba 	bl	80007c8 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e5e:	d901      	bls.n	8000e64 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e007      	b.n	8000e74 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000e64:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <HAL_PWREx_EnableOverDrive+0x98>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000e70:	d1ee      	bne.n	8000e50 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000e72:	2300      	movs	r3, #0
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	420e0040 	.word	0x420e0040
 8000e84:	40007000 	.word	0x40007000
 8000e88:	420e0044 	.word	0x420e0044

08000e8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e267      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d075      	beq.n	8000f96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000eaa:	4b88      	ldr	r3, [pc, #544]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	f003 030c 	and.w	r3, r3, #12
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	d00c      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000eb6:	4b85      	ldr	r3, [pc, #532]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d112      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ec2:	4b82      	ldr	r3, [pc, #520]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000eca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000ece:	d10b      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed0:	4b7e      	ldr	r3, [pc, #504]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d05b      	beq.n	8000f94 <HAL_RCC_OscConfig+0x108>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d157      	bne.n	8000f94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e242      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ef0:	d106      	bne.n	8000f00 <HAL_RCC_OscConfig+0x74>
 8000ef2:	4b76      	ldr	r3, [pc, #472]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a75      	ldr	r2, [pc, #468]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	e01d      	b.n	8000f3c <HAL_RCC_OscConfig+0xb0>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f08:	d10c      	bne.n	8000f24 <HAL_RCC_OscConfig+0x98>
 8000f0a:	4b70      	ldr	r3, [pc, #448]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a6f      	ldr	r2, [pc, #444]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f14:	6013      	str	r3, [r2, #0]
 8000f16:	4b6d      	ldr	r3, [pc, #436]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a6c      	ldr	r2, [pc, #432]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f20:	6013      	str	r3, [r2, #0]
 8000f22:	e00b      	b.n	8000f3c <HAL_RCC_OscConfig+0xb0>
 8000f24:	4b69      	ldr	r3, [pc, #420]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a68      	ldr	r2, [pc, #416]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b66      	ldr	r3, [pc, #408]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a65      	ldr	r2, [pc, #404]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d013      	beq.n	8000f6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f44:	f7ff fc40 	bl	80007c8 <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f4c:	f7ff fc3c 	bl	80007c8 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b64      	cmp	r3, #100	; 0x64
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e207      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f5e:	4b5b      	ldr	r3, [pc, #364]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f0      	beq.n	8000f4c <HAL_RCC_OscConfig+0xc0>
 8000f6a:	e014      	b.n	8000f96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6c:	f7ff fc2c 	bl	80007c8 <HAL_GetTick>
 8000f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f74:	f7ff fc28 	bl	80007c8 <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b64      	cmp	r3, #100	; 0x64
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e1f3      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f86:	4b51      	ldr	r3, [pc, #324]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d1f0      	bne.n	8000f74 <HAL_RCC_OscConfig+0xe8>
 8000f92:	e000      	b.n	8000f96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d063      	beq.n	800106a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fa2:	4b4a      	ldr	r3, [pc, #296]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 030c 	and.w	r3, r3, #12
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00b      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000fae:	4b47      	ldr	r3, [pc, #284]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fb6:	2b08      	cmp	r3, #8
 8000fb8:	d11c      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000fba:	4b44      	ldr	r3, [pc, #272]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d116      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc6:	4b41      	ldr	r3, [pc, #260]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d005      	beq.n	8000fde <HAL_RCC_OscConfig+0x152>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d001      	beq.n	8000fde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e1c7      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fde:	4b3b      	ldr	r3, [pc, #236]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	691b      	ldr	r3, [r3, #16]
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	4937      	ldr	r1, [pc, #220]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff2:	e03a      	b.n	800106a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d020      	beq.n	800103e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ffc:	4b34      	ldr	r3, [pc, #208]	; (80010d0 <HAL_RCC_OscConfig+0x244>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001002:	f7ff fbe1 	bl	80007c8 <HAL_GetTick>
 8001006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001008:	e008      	b.n	800101c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800100a:	f7ff fbdd 	bl	80007c8 <HAL_GetTick>
 800100e:	4602      	mov	r2, r0
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d901      	bls.n	800101c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e1a8      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101c:	4b2b      	ldr	r3, [pc, #172]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0f0      	beq.n	800100a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001028:	4b28      	ldr	r3, [pc, #160]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4925      	ldr	r1, [pc, #148]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8001038:	4313      	orrs	r3, r2
 800103a:	600b      	str	r3, [r1, #0]
 800103c:	e015      	b.n	800106a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800103e:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <HAL_RCC_OscConfig+0x244>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001044:	f7ff fbc0 	bl	80007c8 <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800104c:	f7ff fbbc 	bl	80007c8 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e187      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800105e:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0308 	and.w	r3, r3, #8
 8001072:	2b00      	cmp	r3, #0
 8001074:	d036      	beq.n	80010e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d016      	beq.n	80010ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800107e:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <HAL_RCC_OscConfig+0x248>)
 8001080:	2201      	movs	r2, #1
 8001082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001084:	f7ff fba0 	bl	80007c8 <HAL_GetTick>
 8001088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108a:	e008      	b.n	800109e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800108c:	f7ff fb9c 	bl	80007c8 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d901      	bls.n	800109e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e167      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_RCC_OscConfig+0x240>)
 80010a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0f0      	beq.n	800108c <HAL_RCC_OscConfig+0x200>
 80010aa:	e01b      	b.n	80010e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <HAL_RCC_OscConfig+0x248>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b2:	f7ff fb89 	bl	80007c8 <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b8:	e00e      	b.n	80010d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010ba:	f7ff fb85 	bl	80007c8 <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d907      	bls.n	80010d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e150      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
 80010cc:	40023800 	.word	0x40023800
 80010d0:	42470000 	.word	0x42470000
 80010d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010d8:	4b88      	ldr	r3, [pc, #544]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80010da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1ea      	bne.n	80010ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0304 	and.w	r3, r3, #4
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	f000 8097 	beq.w	8001220 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010f2:	2300      	movs	r3, #0
 80010f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010f6:	4b81      	ldr	r3, [pc, #516]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10f      	bne.n	8001122 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	4b7d      	ldr	r3, [pc, #500]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110a:	4a7c      	ldr	r2, [pc, #496]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001110:	6413      	str	r3, [r2, #64]	; 0x40
 8001112:	4b7a      	ldr	r3, [pc, #488]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800111e:	2301      	movs	r3, #1
 8001120:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001122:	4b77      	ldr	r3, [pc, #476]	; (8001300 <HAL_RCC_OscConfig+0x474>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800112a:	2b00      	cmp	r3, #0
 800112c:	d118      	bne.n	8001160 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800112e:	4b74      	ldr	r3, [pc, #464]	; (8001300 <HAL_RCC_OscConfig+0x474>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a73      	ldr	r2, [pc, #460]	; (8001300 <HAL_RCC_OscConfig+0x474>)
 8001134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800113a:	f7ff fb45 	bl	80007c8 <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001142:	f7ff fb41 	bl	80007c8 <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e10c      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001154:	4b6a      	ldr	r3, [pc, #424]	; (8001300 <HAL_RCC_OscConfig+0x474>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d106      	bne.n	8001176 <HAL_RCC_OscConfig+0x2ea>
 8001168:	4b64      	ldr	r3, [pc, #400]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800116a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800116c:	4a63      	ldr	r2, [pc, #396]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	6713      	str	r3, [r2, #112]	; 0x70
 8001174:	e01c      	b.n	80011b0 <HAL_RCC_OscConfig+0x324>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	2b05      	cmp	r3, #5
 800117c:	d10c      	bne.n	8001198 <HAL_RCC_OscConfig+0x30c>
 800117e:	4b5f      	ldr	r3, [pc, #380]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001182:	4a5e      	ldr	r2, [pc, #376]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	6713      	str	r3, [r2, #112]	; 0x70
 800118a:	4b5c      	ldr	r3, [pc, #368]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800118c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800118e:	4a5b      	ldr	r2, [pc, #364]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6713      	str	r3, [r2, #112]	; 0x70
 8001196:	e00b      	b.n	80011b0 <HAL_RCC_OscConfig+0x324>
 8001198:	4b58      	ldr	r3, [pc, #352]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800119a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800119c:	4a57      	ldr	r2, [pc, #348]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800119e:	f023 0301 	bic.w	r3, r3, #1
 80011a2:	6713      	str	r3, [r2, #112]	; 0x70
 80011a4:	4b55      	ldr	r3, [pc, #340]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80011a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011a8:	4a54      	ldr	r2, [pc, #336]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80011aa:	f023 0304 	bic.w	r3, r3, #4
 80011ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d015      	beq.n	80011e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b8:	f7ff fb06 	bl	80007c8 <HAL_GetTick>
 80011bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011be:	e00a      	b.n	80011d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011c0:	f7ff fb02 	bl	80007c8 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e0cb      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d6:	4b49      	ldr	r3, [pc, #292]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80011d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0ee      	beq.n	80011c0 <HAL_RCC_OscConfig+0x334>
 80011e2:	e014      	b.n	800120e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e4:	f7ff faf0 	bl	80007c8 <HAL_GetTick>
 80011e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ea:	e00a      	b.n	8001202 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011ec:	f7ff faec 	bl	80007c8 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e0b5      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001202:	4b3e      	ldr	r3, [pc, #248]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1ee      	bne.n	80011ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800120e:	7dfb      	ldrb	r3, [r7, #23]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d105      	bne.n	8001220 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001214:	4b39      	ldr	r3, [pc, #228]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001218:	4a38      	ldr	r2, [pc, #224]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800121a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800121e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	2b00      	cmp	r3, #0
 8001226:	f000 80a1 	beq.w	800136c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800122a:	4b34      	ldr	r3, [pc, #208]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f003 030c 	and.w	r3, r3, #12
 8001232:	2b08      	cmp	r3, #8
 8001234:	d05c      	beq.n	80012f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	2b02      	cmp	r3, #2
 800123c:	d141      	bne.n	80012c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123e:	4b31      	ldr	r3, [pc, #196]	; (8001304 <HAL_RCC_OscConfig+0x478>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff fac0 	bl	80007c8 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800124c:	f7ff fabc 	bl	80007c8 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e087      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800125e:	4b27      	ldr	r3, [pc, #156]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69da      	ldr	r2, [r3, #28]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a1b      	ldr	r3, [r3, #32]
 8001272:	431a      	orrs	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001278:	019b      	lsls	r3, r3, #6
 800127a:	431a      	orrs	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001280:	085b      	lsrs	r3, r3, #1
 8001282:	3b01      	subs	r3, #1
 8001284:	041b      	lsls	r3, r3, #16
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128c:	061b      	lsls	r3, r3, #24
 800128e:	491b      	ldr	r1, [pc, #108]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001294:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <HAL_RCC_OscConfig+0x478>)
 8001296:	2201      	movs	r2, #1
 8001298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129a:	f7ff fa95 	bl	80007c8 <HAL_GetTick>
 800129e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012a0:	e008      	b.n	80012b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012a2:	f7ff fa91 	bl	80007c8 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e05c      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0f0      	beq.n	80012a2 <HAL_RCC_OscConfig+0x416>
 80012c0:	e054      	b.n	800136c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c2:	4b10      	ldr	r3, [pc, #64]	; (8001304 <HAL_RCC_OscConfig+0x478>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c8:	f7ff fa7e 	bl	80007c8 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d0:	f7ff fa7a 	bl	80007c8 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e045      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_RCC_OscConfig+0x470>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1f0      	bne.n	80012d0 <HAL_RCC_OscConfig+0x444>
 80012ee:	e03d      	b.n	800136c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d107      	bne.n	8001308 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e038      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000
 8001304:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001308:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <HAL_RCC_OscConfig+0x4ec>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d028      	beq.n	8001368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001320:	429a      	cmp	r2, r3
 8001322:	d121      	bne.n	8001368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800132e:	429a      	cmp	r2, r3
 8001330:	d11a      	bne.n	8001368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001338:	4013      	ands	r3, r2
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800133e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001340:	4293      	cmp	r3, r2
 8001342:	d111      	bne.n	8001368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134e:	085b      	lsrs	r3, r3, #1
 8001350:	3b01      	subs	r3, #1
 8001352:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001354:	429a      	cmp	r2, r3
 8001356:	d107      	bne.n	8001368 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001362:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001364:	429a      	cmp	r2, r3
 8001366:	d001      	beq.n	800136c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e000      	b.n	800136e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800

0800137c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e0cc      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001390:	4b68      	ldr	r3, [pc, #416]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 030f 	and.w	r3, r3, #15
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	429a      	cmp	r2, r3
 800139c:	d90c      	bls.n	80013b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800139e:	4b65      	ldr	r3, [pc, #404]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	b2d2      	uxtb	r2, r2
 80013a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a6:	4b63      	ldr	r3, [pc, #396]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d001      	beq.n	80013b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0b8      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d020      	beq.n	8001406 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d005      	beq.n	80013dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013d0:	4b59      	ldr	r3, [pc, #356]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	4a58      	ldr	r2, [pc, #352]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80013d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80013da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013e8:	4b53      	ldr	r3, [pc, #332]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	4a52      	ldr	r2, [pc, #328]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80013ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80013f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f4:	4b50      	ldr	r3, [pc, #320]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	494d      	ldr	r1, [pc, #308]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 8001402:	4313      	orrs	r3, r2
 8001404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d044      	beq.n	800149c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d107      	bne.n	800142a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d119      	bne.n	800145a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e07f      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d003      	beq.n	800143a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001436:	2b03      	cmp	r3, #3
 8001438:	d107      	bne.n	800144a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800143a:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d109      	bne.n	800145a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e06f      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e067      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800145a:	4b37      	ldr	r3, [pc, #220]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f023 0203 	bic.w	r2, r3, #3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	4934      	ldr	r1, [pc, #208]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 8001468:	4313      	orrs	r3, r2
 800146a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800146c:	f7ff f9ac 	bl	80007c8 <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001472:	e00a      	b.n	800148a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001474:	f7ff f9a8 	bl	80007c8 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e04f      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800148a:	4b2b      	ldr	r3, [pc, #172]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 020c 	and.w	r2, r3, #12
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	429a      	cmp	r2, r3
 800149a:	d1eb      	bne.n	8001474 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800149c:	4b25      	ldr	r3, [pc, #148]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d20c      	bcs.n	80014c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014aa:	4b22      	ldr	r3, [pc, #136]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b2:	4b20      	ldr	r3, [pc, #128]	; (8001534 <HAL_RCC_ClockConfig+0x1b8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d001      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e032      	b.n	800152a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d008      	beq.n	80014e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	4916      	ldr	r1, [pc, #88]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d009      	beq.n	8001502 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	490e      	ldr	r1, [pc, #56]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001502:	f000 f821 	bl	8001548 <HAL_RCC_GetSysClockFreq>
 8001506:	4602      	mov	r2, r0
 8001508:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <HAL_RCC_ClockConfig+0x1bc>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	091b      	lsrs	r3, r3, #4
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	490a      	ldr	r1, [pc, #40]	; (800153c <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	5ccb      	ldrb	r3, [r1, r3]
 8001516:	fa22 f303 	lsr.w	r3, r2, r3
 800151a:	4a09      	ldr	r2, [pc, #36]	; (8001540 <HAL_RCC_ClockConfig+0x1c4>)
 800151c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800151e:	4b09      	ldr	r3, [pc, #36]	; (8001544 <HAL_RCC_ClockConfig+0x1c8>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff f90c 	bl	8000740 <HAL_InitTick>

  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023c00 	.word	0x40023c00
 8001538:	40023800 	.word	0x40023800
 800153c:	08002120 	.word	0x08002120
 8001540:	2000000c 	.word	0x2000000c
 8001544:	20000010 	.word	0x20000010

08001548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800154c:	b094      	sub	sp, #80	; 0x50
 800154e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	647b      	str	r3, [r7, #68]	; 0x44
 8001554:	2300      	movs	r3, #0
 8001556:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001558:	2300      	movs	r3, #0
 800155a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001560:	4b79      	ldr	r3, [pc, #484]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f003 030c 	and.w	r3, r3, #12
 8001568:	2b08      	cmp	r3, #8
 800156a:	d00d      	beq.n	8001588 <HAL_RCC_GetSysClockFreq+0x40>
 800156c:	2b08      	cmp	r3, #8
 800156e:	f200 80e1 	bhi.w	8001734 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x34>
 8001576:	2b04      	cmp	r3, #4
 8001578:	d003      	beq.n	8001582 <HAL_RCC_GetSysClockFreq+0x3a>
 800157a:	e0db      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800157c:	4b73      	ldr	r3, [pc, #460]	; (800174c <HAL_RCC_GetSysClockFreq+0x204>)
 800157e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001580:	e0db      	b.n	800173a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001582:	4b73      	ldr	r3, [pc, #460]	; (8001750 <HAL_RCC_GetSysClockFreq+0x208>)
 8001584:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001586:	e0d8      	b.n	800173a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001588:	4b6f      	ldr	r3, [pc, #444]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001590:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001592:	4b6d      	ldr	r3, [pc, #436]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d063      	beq.n	8001666 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800159e:	4b6a      	ldr	r3, [pc, #424]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	099b      	lsrs	r3, r3, #6
 80015a4:	2200      	movs	r2, #0
 80015a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80015a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80015aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015b0:	633b      	str	r3, [r7, #48]	; 0x30
 80015b2:	2300      	movs	r3, #0
 80015b4:	637b      	str	r3, [r7, #52]	; 0x34
 80015b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80015ba:	4622      	mov	r2, r4
 80015bc:	462b      	mov	r3, r5
 80015be:	f04f 0000 	mov.w	r0, #0
 80015c2:	f04f 0100 	mov.w	r1, #0
 80015c6:	0159      	lsls	r1, r3, #5
 80015c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015cc:	0150      	lsls	r0, r2, #5
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4621      	mov	r1, r4
 80015d4:	1a51      	subs	r1, r2, r1
 80015d6:	6139      	str	r1, [r7, #16]
 80015d8:	4629      	mov	r1, r5
 80015da:	eb63 0301 	sbc.w	r3, r3, r1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80015ec:	4659      	mov	r1, fp
 80015ee:	018b      	lsls	r3, r1, #6
 80015f0:	4651      	mov	r1, sl
 80015f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015f6:	4651      	mov	r1, sl
 80015f8:	018a      	lsls	r2, r1, #6
 80015fa:	4651      	mov	r1, sl
 80015fc:	ebb2 0801 	subs.w	r8, r2, r1
 8001600:	4659      	mov	r1, fp
 8001602:	eb63 0901 	sbc.w	r9, r3, r1
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800161a:	4690      	mov	r8, r2
 800161c:	4699      	mov	r9, r3
 800161e:	4623      	mov	r3, r4
 8001620:	eb18 0303 	adds.w	r3, r8, r3
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	462b      	mov	r3, r5
 8001628:	eb49 0303 	adc.w	r3, r9, r3
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800163a:	4629      	mov	r1, r5
 800163c:	024b      	lsls	r3, r1, #9
 800163e:	4621      	mov	r1, r4
 8001640:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001644:	4621      	mov	r1, r4
 8001646:	024a      	lsls	r2, r1, #9
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800164e:	2200      	movs	r2, #0
 8001650:	62bb      	str	r3, [r7, #40]	; 0x28
 8001652:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001654:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001658:	f7fe fdc8 	bl	80001ec <__aeabi_uldivmod>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4613      	mov	r3, r2
 8001662:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001664:	e058      	b.n	8001718 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001666:	4b38      	ldr	r3, [pc, #224]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	099b      	lsrs	r3, r3, #6
 800166c:	2200      	movs	r2, #0
 800166e:	4618      	mov	r0, r3
 8001670:	4611      	mov	r1, r2
 8001672:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001676:	623b      	str	r3, [r7, #32]
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
 800167c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001680:	4642      	mov	r2, r8
 8001682:	464b      	mov	r3, r9
 8001684:	f04f 0000 	mov.w	r0, #0
 8001688:	f04f 0100 	mov.w	r1, #0
 800168c:	0159      	lsls	r1, r3, #5
 800168e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001692:	0150      	lsls	r0, r2, #5
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4641      	mov	r1, r8
 800169a:	ebb2 0a01 	subs.w	sl, r2, r1
 800169e:	4649      	mov	r1, r9
 80016a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80016b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80016b8:	ebb2 040a 	subs.w	r4, r2, sl
 80016bc:	eb63 050b 	sbc.w	r5, r3, fp
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	00eb      	lsls	r3, r5, #3
 80016ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80016ce:	00e2      	lsls	r2, r4, #3
 80016d0:	4614      	mov	r4, r2
 80016d2:	461d      	mov	r5, r3
 80016d4:	4643      	mov	r3, r8
 80016d6:	18e3      	adds	r3, r4, r3
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	464b      	mov	r3, r9
 80016dc:	eb45 0303 	adc.w	r3, r5, r3
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016ee:	4629      	mov	r1, r5
 80016f0:	028b      	lsls	r3, r1, #10
 80016f2:	4621      	mov	r1, r4
 80016f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016f8:	4621      	mov	r1, r4
 80016fa:	028a      	lsls	r2, r1, #10
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001702:	2200      	movs	r2, #0
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	61fa      	str	r2, [r7, #28]
 8001708:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800170c:	f7fe fd6e 	bl	80001ec <__aeabi_uldivmod>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4613      	mov	r3, r2
 8001716:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001718:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <HAL_RCC_GetSysClockFreq+0x200>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	0c1b      	lsrs	r3, r3, #16
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	3301      	adds	r3, #1
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001728:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800172a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800172c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001730:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001732:	e002      	b.n	800173a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <HAL_RCC_GetSysClockFreq+0x204>)
 8001736:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800173a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800173c:	4618      	mov	r0, r3
 800173e:	3750      	adds	r7, #80	; 0x50
 8001740:	46bd      	mov	sp, r7
 8001742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001746:	bf00      	nop
 8001748:	40023800 	.word	0x40023800
 800174c:	00f42400 	.word	0x00f42400
 8001750:	007a1200 	.word	0x007a1200

08001754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001758:	4b03      	ldr	r3, [pc, #12]	; (8001768 <HAL_RCC_GetHCLKFreq+0x14>)
 800175a:	681b      	ldr	r3, [r3, #0]
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	2000000c 	.word	0x2000000c

0800176c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001770:	f7ff fff0 	bl	8001754 <HAL_RCC_GetHCLKFreq>
 8001774:	4602      	mov	r2, r0
 8001776:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	0a9b      	lsrs	r3, r3, #10
 800177c:	f003 0307 	and.w	r3, r3, #7
 8001780:	4903      	ldr	r1, [pc, #12]	; (8001790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001782:	5ccb      	ldrb	r3, [r1, r3]
 8001784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001788:	4618      	mov	r0, r3
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40023800 	.word	0x40023800
 8001790:	08002130 	.word	0x08002130

08001794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001798:	f7ff ffdc 	bl	8001754 <HAL_RCC_GetHCLKFreq>
 800179c:	4602      	mov	r2, r0
 800179e:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	0b5b      	lsrs	r3, r3, #13
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	4903      	ldr	r1, [pc, #12]	; (80017b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017aa:	5ccb      	ldrb	r3, [r1, r3]
 80017ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40023800 	.word	0x40023800
 80017b8:	08002130 	.word	0x08002130

080017bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e03f      	b.n	800184e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d106      	bne.n	80017e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff faa8 	bl	8000d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2224      	movs	r2, #36	; 0x24
 80017ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f939 	bl	8001a78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001814:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	695a      	ldr	r2, [r3, #20]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001824:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	68da      	ldr	r2, [r3, #12]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001834:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2220      	movs	r2, #32
 8001840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2220      	movs	r2, #32
 8001848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b08a      	sub	sp, #40	; 0x28
 800185a:	af02      	add	r7, sp, #8
 800185c:	60f8      	str	r0, [r7, #12]
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	603b      	str	r3, [r7, #0]
 8001862:	4613      	mov	r3, r2
 8001864:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b20      	cmp	r3, #32
 8001874:	f040 808c 	bne.w	8001990 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <HAL_UART_Receive+0x2e>
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e084      	b.n	8001992 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_UART_Receive+0x40>
 8001892:	2302      	movs	r3, #2
 8001894:	e07d      	b.n	8001992 <HAL_UART_Receive+0x13c>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2200      	movs	r2, #0
 80018a2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2222      	movs	r2, #34	; 0x22
 80018a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018b2:	f7fe ff89 	bl	80007c8 <HAL_GetTick>
 80018b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	88fa      	ldrh	r2, [r7, #6]
 80018bc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	88fa      	ldrh	r2, [r7, #6]
 80018c2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018cc:	d108      	bne.n	80018e0 <HAL_UART_Receive+0x8a>
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d104      	bne.n	80018e0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	61bb      	str	r3, [r7, #24]
 80018de:	e003      	b.n	80018e8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80018f0:	e043      	b.n	800197a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	2200      	movs	r2, #0
 80018fa:	2120      	movs	r1, #32
 80018fc:	68f8      	ldr	r0, [r7, #12]
 80018fe:	f000 f84c 	bl	800199a <UART_WaitOnFlagUntilTimeout>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e042      	b.n	8001992 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d10c      	bne.n	800192c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	b29b      	uxth	r3, r3
 800191a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800191e:	b29a      	uxth	r2, r3
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	3302      	adds	r3, #2
 8001928:	61bb      	str	r3, [r7, #24]
 800192a:	e01f      	b.n	800196c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001934:	d007      	beq.n	8001946 <HAL_UART_Receive+0xf0>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10a      	bne.n	8001954 <HAL_UART_Receive+0xfe>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d106      	bne.n	8001954 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	b2da      	uxtb	r2, r3
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	701a      	strb	r2, [r3, #0]
 8001952:	e008      	b.n	8001966 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001960:	b2da      	uxtb	r2, r3
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3301      	adds	r3, #1
 800196a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001970:	b29b      	uxth	r3, r3
 8001972:	3b01      	subs	r3, #1
 8001974:	b29a      	uxth	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800197e:	b29b      	uxth	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1b6      	bne.n	80018f2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2220      	movs	r2, #32
 8001988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	e000      	b.n	8001992 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8001990:	2302      	movs	r3, #2
  }
}
 8001992:	4618      	mov	r0, r3
 8001994:	3720      	adds	r7, #32
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b090      	sub	sp, #64	; 0x40
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	4613      	mov	r3, r2
 80019a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019aa:	e050      	b.n	8001a4e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b2:	d04c      	beq.n	8001a4e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80019b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d007      	beq.n	80019ca <UART_WaitOnFlagUntilTimeout+0x30>
 80019ba:	f7fe ff05 	bl	80007c8 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d241      	bcs.n	8001a4e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	330c      	adds	r3, #12
 80019d0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d4:	e853 3f00 	ldrex	r3, [r3]
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80019da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80019e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	330c      	adds	r3, #12
 80019e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019ea:	637a      	str	r2, [r7, #52]	; 0x34
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019f2:	e841 2300 	strex	r3, r2, [r1]
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80019f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1e5      	bne.n	80019ca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3314      	adds	r3, #20
 8001a04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	e853 3f00 	ldrex	r3, [r3]
 8001a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	f023 0301 	bic.w	r3, r3, #1
 8001a14:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	3314      	adds	r3, #20
 8001a1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a1e:	623a      	str	r2, [r7, #32]
 8001a20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a22:	69f9      	ldr	r1, [r7, #28]
 8001a24:	6a3a      	ldr	r2, [r7, #32]
 8001a26:	e841 2300 	strex	r3, r2, [r1]
 8001a2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1e5      	bne.n	80019fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2220      	movs	r2, #32
 8001a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2220      	movs	r2, #32
 8001a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e00f      	b.n	8001a6e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4013      	ands	r3, r2
 8001a58:	68ba      	ldr	r2, [r7, #8]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	bf0c      	ite	eq
 8001a5e:	2301      	moveq	r3, #1
 8001a60:	2300      	movne	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d09f      	beq.n	80019ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3740      	adds	r7, #64	; 0x40
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a7c:	b0c0      	sub	sp, #256	; 0x100
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a94:	68d9      	ldr	r1, [r3, #12]
 8001a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	ea40 0301 	orr.w	r3, r0, r1
 8001aa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001ad0:	f021 010c 	bic.w	r1, r1, #12
 8001ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001ade:	430b      	orrs	r3, r1
 8001ae0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001af2:	6999      	ldr	r1, [r3, #24]
 8001af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	ea40 0301 	orr.w	r3, r0, r1
 8001afe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	4b8f      	ldr	r3, [pc, #572]	; (8001d44 <UART_SetConfig+0x2cc>)
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d005      	beq.n	8001b18 <UART_SetConfig+0xa0>
 8001b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	4b8d      	ldr	r3, [pc, #564]	; (8001d48 <UART_SetConfig+0x2d0>)
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d104      	bne.n	8001b22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001b18:	f7ff fe3c 	bl	8001794 <HAL_RCC_GetPCLK2Freq>
 8001b1c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001b20:	e003      	b.n	8001b2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001b22:	f7ff fe23 	bl	800176c <HAL_RCC_GetPCLK1Freq>
 8001b26:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b34:	f040 810c 	bne.w	8001d50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001b42:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001b46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001b4a:	4622      	mov	r2, r4
 8001b4c:	462b      	mov	r3, r5
 8001b4e:	1891      	adds	r1, r2, r2
 8001b50:	65b9      	str	r1, [r7, #88]	; 0x58
 8001b52:	415b      	adcs	r3, r3
 8001b54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001b5a:	4621      	mov	r1, r4
 8001b5c:	eb12 0801 	adds.w	r8, r2, r1
 8001b60:	4629      	mov	r1, r5
 8001b62:	eb43 0901 	adc.w	r9, r3, r1
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b7a:	4690      	mov	r8, r2
 8001b7c:	4699      	mov	r9, r3
 8001b7e:	4623      	mov	r3, r4
 8001b80:	eb18 0303 	adds.w	r3, r8, r3
 8001b84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001b88:	462b      	mov	r3, r5
 8001b8a:	eb49 0303 	adc.w	r3, r9, r3
 8001b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001b9e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001ba2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	18db      	adds	r3, r3, r3
 8001baa:	653b      	str	r3, [r7, #80]	; 0x50
 8001bac:	4613      	mov	r3, r2
 8001bae:	eb42 0303 	adc.w	r3, r2, r3
 8001bb2:	657b      	str	r3, [r7, #84]	; 0x54
 8001bb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001bb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001bbc:	f7fe fb16 	bl	80001ec <__aeabi_uldivmod>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4b61      	ldr	r3, [pc, #388]	; (8001d4c <UART_SetConfig+0x2d4>)
 8001bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	011c      	lsls	r4, r3, #4
 8001bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001bd8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001bdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001be0:	4642      	mov	r2, r8
 8001be2:	464b      	mov	r3, r9
 8001be4:	1891      	adds	r1, r2, r2
 8001be6:	64b9      	str	r1, [r7, #72]	; 0x48
 8001be8:	415b      	adcs	r3, r3
 8001bea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bf0:	4641      	mov	r1, r8
 8001bf2:	eb12 0a01 	adds.w	sl, r2, r1
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	eb43 0b01 	adc.w	fp, r3, r1
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f04f 0300 	mov.w	r3, #0
 8001c04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c10:	4692      	mov	sl, r2
 8001c12:	469b      	mov	fp, r3
 8001c14:	4643      	mov	r3, r8
 8001c16:	eb1a 0303 	adds.w	r3, sl, r3
 8001c1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c1e:	464b      	mov	r3, r9
 8001c20:	eb4b 0303 	adc.w	r3, fp, r3
 8001c24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001c34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001c38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	18db      	adds	r3, r3, r3
 8001c40:	643b      	str	r3, [r7, #64]	; 0x40
 8001c42:	4613      	mov	r3, r2
 8001c44:	eb42 0303 	adc.w	r3, r2, r3
 8001c48:	647b      	str	r3, [r7, #68]	; 0x44
 8001c4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001c4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001c52:	f7fe facb 	bl	80001ec <__aeabi_uldivmod>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4611      	mov	r1, r2
 8001c5c:	4b3b      	ldr	r3, [pc, #236]	; (8001d4c <UART_SetConfig+0x2d4>)
 8001c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	2264      	movs	r2, #100	; 0x64
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	1acb      	subs	r3, r1, r3
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001c72:	4b36      	ldr	r3, [pc, #216]	; (8001d4c <UART_SetConfig+0x2d4>)
 8001c74:	fba3 2302 	umull	r2, r3, r3, r2
 8001c78:	095b      	lsrs	r3, r3, #5
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001c80:	441c      	add	r4, r3
 8001c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c86:	2200      	movs	r2, #0
 8001c88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001c8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001c90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001c94:	4642      	mov	r2, r8
 8001c96:	464b      	mov	r3, r9
 8001c98:	1891      	adds	r1, r2, r2
 8001c9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c9c:	415b      	adcs	r3, r3
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ca0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	1851      	adds	r1, r2, r1
 8001ca8:	6339      	str	r1, [r7, #48]	; 0x30
 8001caa:	4649      	mov	r1, r9
 8001cac:	414b      	adcs	r3, r1
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	f04f 0300 	mov.w	r3, #0
 8001cb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001cbc:	4659      	mov	r1, fp
 8001cbe:	00cb      	lsls	r3, r1, #3
 8001cc0:	4651      	mov	r1, sl
 8001cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001cc6:	4651      	mov	r1, sl
 8001cc8:	00ca      	lsls	r2, r1, #3
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4642      	mov	r2, r8
 8001cd2:	189b      	adds	r3, r3, r2
 8001cd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001cd8:	464b      	mov	r3, r9
 8001cda:	460a      	mov	r2, r1
 8001cdc:	eb42 0303 	adc.w	r3, r2, r3
 8001ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001cf0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001cf4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	18db      	adds	r3, r3, r3
 8001cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cfe:	4613      	mov	r3, r2
 8001d00:	eb42 0303 	adc.w	r3, r2, r3
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001d0e:	f7fe fa6d 	bl	80001ec <__aeabi_uldivmod>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4b0d      	ldr	r3, [pc, #52]	; (8001d4c <UART_SetConfig+0x2d4>)
 8001d18:	fba3 1302 	umull	r1, r3, r3, r2
 8001d1c:	095b      	lsrs	r3, r3, #5
 8001d1e:	2164      	movs	r1, #100	; 0x64
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	3332      	adds	r3, #50	; 0x32
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <UART_SetConfig+0x2d4>)
 8001d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d30:	095b      	lsrs	r3, r3, #5
 8001d32:	f003 0207 	and.w	r2, r3, #7
 8001d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4422      	add	r2, r4
 8001d3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001d40:	e105      	b.n	8001f4e <UART_SetConfig+0x4d6>
 8001d42:	bf00      	nop
 8001d44:	40011000 	.word	0x40011000
 8001d48:	40011400 	.word	0x40011400
 8001d4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d54:	2200      	movs	r2, #0
 8001d56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001d5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001d5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001d62:	4642      	mov	r2, r8
 8001d64:	464b      	mov	r3, r9
 8001d66:	1891      	adds	r1, r2, r2
 8001d68:	6239      	str	r1, [r7, #32]
 8001d6a:	415b      	adcs	r3, r3
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d72:	4641      	mov	r1, r8
 8001d74:	1854      	adds	r4, r2, r1
 8001d76:	4649      	mov	r1, r9
 8001d78:	eb43 0501 	adc.w	r5, r3, r1
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	f04f 0300 	mov.w	r3, #0
 8001d84:	00eb      	lsls	r3, r5, #3
 8001d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d8a:	00e2      	lsls	r2, r4, #3
 8001d8c:	4614      	mov	r4, r2
 8001d8e:	461d      	mov	r5, r3
 8001d90:	4643      	mov	r3, r8
 8001d92:	18e3      	adds	r3, r4, r3
 8001d94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001d98:	464b      	mov	r3, r9
 8001d9a:	eb45 0303 	adc.w	r3, r5, r3
 8001d9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001dae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	008b      	lsls	r3, r1, #2
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001dc8:	4621      	mov	r1, r4
 8001dca:	008a      	lsls	r2, r1, #2
 8001dcc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001dd0:	f7fe fa0c 	bl	80001ec <__aeabi_uldivmod>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4b60      	ldr	r3, [pc, #384]	; (8001f5c <UART_SetConfig+0x4e4>)
 8001dda:	fba3 2302 	umull	r2, r3, r3, r2
 8001dde:	095b      	lsrs	r3, r3, #5
 8001de0:	011c      	lsls	r4, r3, #4
 8001de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001de6:	2200      	movs	r2, #0
 8001de8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001dec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001df0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001df4:	4642      	mov	r2, r8
 8001df6:	464b      	mov	r3, r9
 8001df8:	1891      	adds	r1, r2, r2
 8001dfa:	61b9      	str	r1, [r7, #24]
 8001dfc:	415b      	adcs	r3, r3
 8001dfe:	61fb      	str	r3, [r7, #28]
 8001e00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e04:	4641      	mov	r1, r8
 8001e06:	1851      	adds	r1, r2, r1
 8001e08:	6139      	str	r1, [r7, #16]
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	414b      	adcs	r3, r1
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e1c:	4659      	mov	r1, fp
 8001e1e:	00cb      	lsls	r3, r1, #3
 8001e20:	4651      	mov	r1, sl
 8001e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e26:	4651      	mov	r1, sl
 8001e28:	00ca      	lsls	r2, r1, #3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4642      	mov	r2, r8
 8001e32:	189b      	adds	r3, r3, r2
 8001e34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e38:	464b      	mov	r3, r9
 8001e3a:	460a      	mov	r2, r1
 8001e3c:	eb42 0303 	adc.w	r3, r2, r3
 8001e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001e50:	f04f 0200 	mov.w	r2, #0
 8001e54:	f04f 0300 	mov.w	r3, #0
 8001e58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	008b      	lsls	r3, r1, #2
 8001e60:	4641      	mov	r1, r8
 8001e62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e66:	4641      	mov	r1, r8
 8001e68:	008a      	lsls	r2, r1, #2
 8001e6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001e6e:	f7fe f9bd 	bl	80001ec <__aeabi_uldivmod>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4b39      	ldr	r3, [pc, #228]	; (8001f5c <UART_SetConfig+0x4e4>)
 8001e78:	fba3 1302 	umull	r1, r3, r3, r2
 8001e7c:	095b      	lsrs	r3, r3, #5
 8001e7e:	2164      	movs	r1, #100	; 0x64
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	3332      	adds	r3, #50	; 0x32
 8001e8a:	4a34      	ldr	r2, [pc, #208]	; (8001f5c <UART_SetConfig+0x4e4>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	095b      	lsrs	r3, r3, #5
 8001e92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e96:	441c      	add	r4, r3
 8001e98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	673b      	str	r3, [r7, #112]	; 0x70
 8001ea0:	677a      	str	r2, [r7, #116]	; 0x74
 8001ea2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001ea6:	4642      	mov	r2, r8
 8001ea8:	464b      	mov	r3, r9
 8001eaa:	1891      	adds	r1, r2, r2
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	415b      	adcs	r3, r3
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eb6:	4641      	mov	r1, r8
 8001eb8:	1851      	adds	r1, r2, r1
 8001eba:	6039      	str	r1, [r7, #0]
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	414b      	adcs	r3, r1
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	f04f 0300 	mov.w	r3, #0
 8001eca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001ece:	4659      	mov	r1, fp
 8001ed0:	00cb      	lsls	r3, r1, #3
 8001ed2:	4651      	mov	r1, sl
 8001ed4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ed8:	4651      	mov	r1, sl
 8001eda:	00ca      	lsls	r2, r1, #3
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4642      	mov	r2, r8
 8001ee4:	189b      	adds	r3, r3, r2
 8001ee6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001ee8:	464b      	mov	r3, r9
 8001eea:	460a      	mov	r2, r1
 8001eec:	eb42 0303 	adc.w	r3, r2, r3
 8001ef0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	663b      	str	r3, [r7, #96]	; 0x60
 8001efc:	667a      	str	r2, [r7, #100]	; 0x64
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	f04f 0300 	mov.w	r3, #0
 8001f06:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001f0a:	4649      	mov	r1, r9
 8001f0c:	008b      	lsls	r3, r1, #2
 8001f0e:	4641      	mov	r1, r8
 8001f10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f14:	4641      	mov	r1, r8
 8001f16:	008a      	lsls	r2, r1, #2
 8001f18:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001f1c:	f7fe f966 	bl	80001ec <__aeabi_uldivmod>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <UART_SetConfig+0x4e4>)
 8001f26:	fba3 1302 	umull	r1, r3, r3, r2
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	2164      	movs	r1, #100	; 0x64
 8001f2e:	fb01 f303 	mul.w	r3, r1, r3
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	011b      	lsls	r3, r3, #4
 8001f36:	3332      	adds	r3, #50	; 0x32
 8001f38:	4a08      	ldr	r2, [pc, #32]	; (8001f5c <UART_SetConfig+0x4e4>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	f003 020f 	and.w	r2, r3, #15
 8001f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4422      	add	r2, r4
 8001f4c:	609a      	str	r2, [r3, #8]
}
 8001f4e:	bf00      	nop
 8001f50:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001f54:	46bd      	mov	sp, r7
 8001f56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f5a:	bf00      	nop
 8001f5c:	51eb851f 	.word	0x51eb851f

08001f60 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 8001f66:	f7fe fbcf 	bl	8000708 <HAL_Init>


  /* Configure the system clock to 180 MHz */
  SystemClock_Config();
 8001f6a:	f000 f813 	bl	8001f94 <SystemClock_Config>

  /* Initialize BSP Led for LED2 and LED3*/
  BSP_LED_Init(LED2);
 8001f6e:	2001      	movs	r0, #1
 8001f70:	f7fe fafc 	bl	800056c <BSP_LED_Init>
  BSP_LED_Init(LED3);
 8001f74:	2002      	movs	r0, #2
 8001f76:	f7fe faf9 	bl	800056c <BSP_LED_Init>




  /* Output a message on Hyperterminal using printf function */
  uartInit();
 8001f7a:	f7fe fab9 	bl	80004f0 <uartInit>
  //char msg[12];
  uint8_t msg[2] = {'a','b'};
 8001f7e:	f246 2361 	movw	r3, #25185	; 0x6261
 8001f82:	80bb      	strh	r3, [r7, #4]
  uint8_t Temp = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  while (1)
  {
//	  BSP_LED_Toggle(LED3);
	  uartReceiveStringSize((uint8_t *) msg, 12);
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	210c      	movs	r1, #12
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fad9 	bl	8000544 <uartReceiveStringSize>
 8001f92:	e7f9      	b.n	8001f88 <main+0x28>

08001f94 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b094      	sub	sp, #80	; 0x50
 8001f98:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	4b2c      	ldr	r3, [pc, #176]	; (8002050 <SystemClock_Config+0xbc>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	4a2b      	ldr	r2, [pc, #172]	; (8002050 <SystemClock_Config+0xbc>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001faa:	4b29      	ldr	r3, [pc, #164]	; (8002050 <SystemClock_Config+0xbc>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	4b26      	ldr	r3, [pc, #152]	; (8002054 <SystemClock_Config+0xc0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a25      	ldr	r2, [pc, #148]	; (8002054 <SystemClock_Config+0xc0>)
 8001fc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fc4:	6013      	str	r3, [r2, #0]
 8001fc6:	4b23      	ldr	r3, [pc, #140]	; (8002054 <SystemClock_Config+0xc0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001fd6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001fda:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fe0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001fea:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001fee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ff4:	2307      	movs	r3, #7
 8001ff6:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe ff45 	bl	8000e8c <HAL_RCC_OscConfig>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 8002008:	f000 f826 	bl	8002058 <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 800200c:	f7fe feee 	bl	8000dec <HAL_PWREx_EnableOverDrive>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 8002016:	f000 f81f 	bl	8002058 <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800201a:	230f      	movs	r3, #15
 800201c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800201e:	2302      	movs	r3, #2
 8002020:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002022:	2300      	movs	r3, #0
 8002024:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8002026:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800202a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 800202c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002030:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002032:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002036:	2105      	movs	r1, #5
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff f99f 	bl	800137c <HAL_RCC_ClockConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 8002044:	f000 f808 	bl	8002058 <Error_Handler>
  }
}
 8002048:	bf00      	nop
 800204a:	3750      	adds	r7, #80	; 0x50
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	40007000 	.word	0x40007000

08002058 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 800205c:	2001      	movs	r0, #1
 800205e:	f7fe fad5 	bl	800060c <BSP_LED_On>
  while (1)
 8002062:	e7fe      	b.n	8002062 <Error_Handler+0xa>

08002064 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002064:	f8df d034 	ldr.w	sp, [pc, #52]	; 800209c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002068:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800206a:	e003      	b.n	8002074 <LoopCopyDataInit>

0800206c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800206e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002070:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002072:	3104      	adds	r1, #4

08002074 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002074:	480b      	ldr	r0, [pc, #44]	; (80020a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002076:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002078:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800207a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800207c:	d3f6      	bcc.n	800206c <CopyDataInit>
  ldr  r2, =_sbss
 800207e:	4a0b      	ldr	r2, [pc, #44]	; (80020ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002080:	e002      	b.n	8002088 <LoopFillZerobss>

08002082 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002082:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002084:	f842 3b04 	str.w	r3, [r2], #4

08002088 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800208a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800208c:	d3f9      	bcc.n	8002082 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800208e:	f7fe fad7 	bl	8000640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002092:	f000 f811 	bl	80020b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002096:	f7ff ff63 	bl	8001f60 <main>
  bx  lr    
 800209a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800209c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80020a0:	08002148 	.word	0x08002148
  ldr  r0, =_sdata
 80020a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80020a8:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 80020ac:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 80020b0:	2000007c 	.word	0x2000007c

080020b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020b4:	e7fe      	b.n	80020b4 <ADC_IRQHandler>
	...

080020b8 <__libc_init_array>:
 80020b8:	b570      	push	{r4, r5, r6, lr}
 80020ba:	4d0d      	ldr	r5, [pc, #52]	; (80020f0 <__libc_init_array+0x38>)
 80020bc:	4c0d      	ldr	r4, [pc, #52]	; (80020f4 <__libc_init_array+0x3c>)
 80020be:	1b64      	subs	r4, r4, r5
 80020c0:	10a4      	asrs	r4, r4, #2
 80020c2:	2600      	movs	r6, #0
 80020c4:	42a6      	cmp	r6, r4
 80020c6:	d109      	bne.n	80020dc <__libc_init_array+0x24>
 80020c8:	4d0b      	ldr	r5, [pc, #44]	; (80020f8 <__libc_init_array+0x40>)
 80020ca:	4c0c      	ldr	r4, [pc, #48]	; (80020fc <__libc_init_array+0x44>)
 80020cc:	f000 f818 	bl	8002100 <_init>
 80020d0:	1b64      	subs	r4, r4, r5
 80020d2:	10a4      	asrs	r4, r4, #2
 80020d4:	2600      	movs	r6, #0
 80020d6:	42a6      	cmp	r6, r4
 80020d8:	d105      	bne.n	80020e6 <__libc_init_array+0x2e>
 80020da:	bd70      	pop	{r4, r5, r6, pc}
 80020dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80020e0:	4798      	blx	r3
 80020e2:	3601      	adds	r6, #1
 80020e4:	e7ee      	b.n	80020c4 <__libc_init_array+0xc>
 80020e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80020ea:	4798      	blx	r3
 80020ec:	3601      	adds	r6, #1
 80020ee:	e7f2      	b.n	80020d6 <__libc_init_array+0x1e>
 80020f0:	08002140 	.word	0x08002140
 80020f4:	08002140 	.word	0x08002140
 80020f8:	08002140 	.word	0x08002140
 80020fc:	08002144 	.word	0x08002144

08002100 <_init>:
 8002100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002102:	bf00      	nop
 8002104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002106:	bc08      	pop	{r3}
 8002108:	469e      	mov	lr, r3
 800210a:	4770      	bx	lr

0800210c <_fini>:
 800210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800210e:	bf00      	nop
 8002110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002112:	bc08      	pop	{r3}
 8002114:	469e      	mov	lr, r3
 8002116:	4770      	bx	lr
