

================================================================
== Vitis HLS Report for 'operator_256u_1'
================================================================
* Date:           Mon Aug 23 09:42:32 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.560 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 2  |        8|        8|         2|          -|          -|     4|        no|
        |- Loop 3  |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 4  |        4|        4|         1|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 3 
5 --> 5 6 
6 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%z_words_0_0 = alloca i32 1"   --->   Operation 7 'alloca' 'z_words_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z_words_1_0 = alloca i32 1"   --->   Operation 8 'alloca' 'z_words_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%z_words_2_0 = alloca i32 1"   --->   Operation 9 'alloca' 'z_words_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%z_words_3_0 = alloca i32 1"   --->   Operation 10 'alloca' 'z_words_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %x"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 14 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 15 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 16 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%z_words_0_0_load = load i64 %z_words_0_0" [./intx/intx.hpp:29]   --->   Operation 17 'load' 'z_words_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%z_words_1_0_load = load i64 %z_words_1_0" [./intx/intx.hpp:29]   --->   Operation 18 'load' 'z_words_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%z_words_2_0_load = load i64 %z_words_2_0" [./intx/intx.hpp:29]   --->   Operation 19 'load' 'z_words_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%z_words_3_0_load = load i64 %z_words_3_0" [./intx/intx.hpp:29]   --->   Operation 20 'load' 'z_words_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.39ns)   --->   "%icmp_ln29_23 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 21 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_54)   --->   "%select_ln29 = select i1 %icmp_ln29_23, i64 %z_words_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 22 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.39ns)   --->   "%icmp_ln29_25 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 23 'icmp' 'icmp_ln29_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_54)   --->   "%select_ln29_53 = select i1 %icmp_ln29_25, i64 %z_words_3_0_load, i64 %select_ln29" [./intx/intx.hpp:29]   --->   Operation 24 'select' 'select_ln29_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.39ns)   --->   "%icmp_ln29_26 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 25 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_54 = select i1 %icmp_ln29_26, i64 %z_words_3_0_load, i64 %select_ln29_53" [./intx/intx.hpp:29]   --->   Operation 26 'select' 'select_ln29_54' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_57)   --->   "%select_ln29_55 = select i1 %icmp_ln29_23, i64 0, i64 %z_words_2_0_load" [./intx/intx.hpp:29]   --->   Operation 27 'select' 'select_ln29_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_57)   --->   "%select_ln29_56 = select i1 %icmp_ln29_25, i64 %z_words_2_0_load, i64 %select_ln29_55" [./intx/intx.hpp:29]   --->   Operation 28 'select' 'select_ln29_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_57 = select i1 %icmp_ln29_26, i64 %z_words_2_0_load, i64 %select_ln29_56" [./intx/intx.hpp:29]   --->   Operation 29 'select' 'select_ln29_57' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_59)   --->   "%select_ln29_58 = select i1 %icmp_ln29_25, i64 0, i64 %z_words_1_0_load" [./intx/intx.hpp:29]   --->   Operation 30 'select' 'select_ln29_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_59 = select i1 %icmp_ln29_26, i64 %z_words_1_0_load, i64 %select_ln29_58" [./intx/intx.hpp:29]   --->   Operation 31 'select' 'select_ln29_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.43ns)   --->   "%select_ln29_60 = select i1 %icmp_ln29_26, i64 0, i64 %z_words_0_0_load" [./intx/intx.hpp:29]   --->   Operation 32 'select' 'select_ln29_60' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 33 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_54, i64 %z_words_3_0" [./intx/intx.hpp:29]   --->   Operation 35 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_57, i64 %z_words_2_0" [./intx/intx.hpp:29]   --->   Operation 36 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_59, i64 %z_words_1_0" [./intx/intx.hpp:29]   --->   Operation 37 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_60, i64 %z_words_0_0" [./intx/intx.hpp:29]   --->   Operation 38 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%z_words_3 = alloca i32 1"   --->   Operation 40 'alloca' 'z_words_3' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%z_words_3_22 = alloca i32 1"   --->   Operation 41 'alloca' 'z_words_3_22' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%z_words_3_23 = alloca i32 1"   --->   Operation 42 'alloca' 'z_words_3_23' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%z_words_3_2 = alloca i32 1"   --->   Operation 43 'alloca' 'z_words_3_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 44 'trunc' 'trunc_ln50' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln237 = store i64 %select_ln29_54, i64 %z_words_3_2" [./intx/intx.hpp:237]   --->   Operation 45 'store' 'store_ln237' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln237 = store i64 %select_ln29_57, i64 %z_words_3_23" [./intx/intx.hpp:237]   --->   Operation 46 'store' 'store_ln237' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln237 = store i64 %select_ln29_59, i64 %z_words_3_22" [./intx/intx.hpp:237]   --->   Operation 47 'store' 'store_ln237' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln237 = store i64 %select_ln29_60, i64 %z_words_3" [./intx/intx.hpp:237]   --->   Operation 48 'store' 'store_ln237' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%br_ln237 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i" [./intx/intx.hpp:237]   --->   Operation 49 'br' 'br_ln237' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader, i3 %i_60, void %.split238"   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.71ns)   --->   "%i_60 = add i3 %i, i3 1" [./intx/intx.hpp:237]   --->   Operation 51 'add' 'i_60' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.56ns)   --->   "%icmp_ln237 = icmp_eq  i3 %i, i3 4" [./intx/intx.hpp:237]   --->   Operation 52 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_156 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 53 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.split2, void %branch0.preheader" [./intx/intx.hpp:237]   --->   Operation 54 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln50_21 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 55 'trunc' 'trunc_ln50_21' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_21, i3 0" [./intx/intx.hpp:50]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %shl_ln" [./intx/intx.hpp:50]   --->   Operation 57 'zext' 'zext_ln50' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %zext_ln50, i19 %x_read" [./intx/intx.hpp:50]   --->   Operation 58 'add' 'add_ln50' <Predicate = (!icmp_ln237)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln238_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:238]   --->   Operation 59 'partselect' 'lshr_ln238_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i14 %lshr_ln238_1" [./intx/intx.hpp:238]   --->   Operation 60 'zext' 'zext_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln238" [./intx/intx.hpp:238]   --->   Operation 61 'getelementptr' 'state_addr' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:238]   --->   Operation 62 'load' 'state_load' <Predicate = (!icmp_ln237)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_3 : Operation 63 [1/1] (0.82ns)   --->   "%add_ln238 = add i5 %shl_ln, i5 %trunc_ln50" [./intx/intx.hpp:238]   --->   Operation 63 'add' 'add_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0 = alloca i32 1"   --->   Operation 64 'alloca' 's_word_num_bits_3_0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0 = alloca i32 1"   --->   Operation 65 'alloca' 's_word_num_bits_2_0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0 = alloca i32 1"   --->   Operation 66 'alloca' 's_word_num_bits_1_0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0 = alloca i32 1"   --->   Operation 67 'alloca' 's_word_num_bits_0_0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.46ns)   --->   "%br_ln0 = br void %branch0"   --->   Operation 68 'br' 'br_ln0' <Predicate = (icmp_ln237)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 69 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:238]   --->   Operation 69 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%shl_ln20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln238, i3 0" [./intx/intx.hpp:238]   --->   Operation 70 'bitconcatenate' 'shl_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%zext_ln238_1 = zext i8 %shl_ln20" [./intx/intx.hpp:238]   --->   Operation 71 'zext' 'zext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%lshr_ln238 = lshr i256 %state_load, i256 %zext_ln238_1" [./intx/intx.hpp:238]   --->   Operation 72 'lshr' 'lshr_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node z_words_0)   --->   "%trunc_ln238 = trunc i256 %lshr_ln238" [./intx/intx.hpp:238]   --->   Operation 73 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.44ns) (out node of the LUT)   --->   "%z_words_0 = xor i64 %trunc_ln238, i64 18446744073709551615" [./intx/intx.hpp:238]   --->   Operation 74 'xor' 'z_words_0' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.72ns)   --->   "%switch_ln238 = switch i2 %trunc_ln50_21, void %branch11, i2 0, void %.split2..split238_crit_edge, i2 1, void %branch9, i2 2, void %branch10" [./intx/intx.hpp:238]   --->   Operation 75 'switch' 'switch_ln238' <Predicate = true> <Delay = 0.72>
ST_4 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0, i64 %z_words_3_23" [./intx/intx.hpp:238]   --->   Operation 76 'store' 'store_ln238' <Predicate = (trunc_ln50_21 == 2)> <Delay = 0.46>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split238" [./intx/intx.hpp:238]   --->   Operation 77 'br' 'br_ln238' <Predicate = (trunc_ln50_21 == 2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0, i64 %z_words_3_22" [./intx/intx.hpp:238]   --->   Operation 78 'store' 'store_ln238' <Predicate = (trunc_ln50_21 == 1)> <Delay = 0.46>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split238" [./intx/intx.hpp:238]   --->   Operation 79 'br' 'br_ln238' <Predicate = (trunc_ln50_21 == 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0, i64 %z_words_3" [./intx/intx.hpp:238]   --->   Operation 80 'store' 'store_ln238' <Predicate = (trunc_ln50_21 == 0)> <Delay = 0.46>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split238" [./intx/intx.hpp:238]   --->   Operation 81 'br' 'br_ln238' <Predicate = (trunc_ln50_21 == 0)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln238 = store i64 %z_words_0, i64 %z_words_3_2" [./intx/intx.hpp:238]   --->   Operation 82 'store' 'store_ln238' <Predicate = (trunc_ln50_21 == 3)> <Delay = 0.46>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln238 = br void %.split238" [./intx/intx.hpp:238]   --->   Operation 83 'br' 'br_ln238' <Predicate = (trunc_ln50_21 == 3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%phi_ln29_9 = phi i2 %add_ln29_14, void %branch0, i2 0, void %branch0.preheader" [./intx/intx.hpp:29]   --->   Operation 85 'phi' 'phi_ln29_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.62ns)   --->   "%add_ln29_14 = add i2 %phi_ln29_9, i2 1" [./intx/intx.hpp:29]   --->   Operation 86 'add' 'add_ln29_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0"   --->   Operation 87 'load' 's_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0"   --->   Operation 88 'load' 's_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0"   --->   Operation 89 'load' 's_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0"   --->   Operation 90 'load' 's_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.54ns)   --->   "%s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_9" [./intx/intx.hpp:29]   --->   Operation 91 'mux' 's_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.54ns)   --->   "%s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29_9" [./intx/intx.hpp:29]   --->   Operation 92 'mux' 's_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.54ns)   --->   "%s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29_9" [./intx/intx.hpp:29]   --->   Operation 93 'mux' 's_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.54ns)   --->   "%s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29_9" [./intx/intx.hpp:29]   --->   Operation 94 'mux' 's_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.39ns)   --->   "%icmp_ln29_24 = icmp_eq  i2 %phi_ln29_9, i2 3" [./intx/intx.hpp:29]   --->   Operation 95 'icmp' 'icmp_ln29_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%empty_157 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 96 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 97 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 98 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 99 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 100 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_24, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader" [./intx/intx.hpp:29]   --->   Operation 101 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_2 = alloca i32 1"   --->   Operation 102 'alloca' 's_word_num_bits_3_2' <Predicate = (icmp_ln29_24)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_2 = alloca i32 1"   --->   Operation 103 'alloca' 's_word_num_bits_2_2' <Predicate = (icmp_ln29_24)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2 = alloca i32 1"   --->   Operation 104 'alloca' 's_word_num_bits_1_2' <Predicate = (icmp_ln29_24)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_2 = alloca i32 1"   --->   Operation 105 'alloca' 's_word_num_bits_0_2' <Predicate = (icmp_ln29_24)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_2" [./intx/int128.hpp:173]   --->   Operation 106 'store' 'store_ln173' <Predicate = (icmp_ln29_24)> <Delay = 0.46>
ST_5 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_2" [./intx/int128.hpp:173]   --->   Operation 107 'store' 'store_ln173' <Predicate = (icmp_ln29_24)> <Delay = 0.46>
ST_5 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_2" [./intx/int128.hpp:173]   --->   Operation 108 'store' 'store_ln173' <Predicate = (icmp_ln29_24)> <Delay = 0.46>
ST_5 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_2" [./intx/int128.hpp:173]   --->   Operation 109 'store' 'store_ln173' <Predicate = (icmp_ln29_24)> <Delay = 0.46>
ST_5 : Operation 110 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/int128.hpp:173]   --->   Operation 110 'br' 'br_ln173' <Predicate = (icmp_ln29_24)> <Delay = 0.46>

State 6 <SV = 4> <Delay = 4.56>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%i_61 = phi i3 %i_62, void %.split8, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 111 'phi' 'i_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%k = phi i1 %k_15, void %.split8, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader"   --->   Operation 112 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.71ns)   --->   "%i_62 = add i3 %i_61, i3 1" [./intx/int128.hpp:173]   --->   Operation 113 'add' 'i_62' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.56ns)   --->   "%icmp_ln173 = icmp_eq  i3 %i_61, i3 4" [./intx/int128.hpp:173]   --->   Operation 114 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_158 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 115 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split, void %_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit" [./intx/int128.hpp:173]   --->   Operation 116 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%z_words_3_load = load i64 %z_words_3" [./intx/int128.hpp:175]   --->   Operation 117 'load' 'z_words_3_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%z_words_3_22_load = load i64 %z_words_3_22" [./intx/int128.hpp:175]   --->   Operation 118 'load' 'z_words_3_22_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%z_words_3_23_load = load i64 %z_words_3_23" [./intx/int128.hpp:175]   --->   Operation 119 'load' 'z_words_3_23_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%z_words_3_2_load = load i64 %z_words_3_2" [./intx/int128.hpp:175]   --->   Operation 120 'load' 'z_words_3_2_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln50_22 = trunc i3 %i_61" [./intx/intx.hpp:50]   --->   Operation 121 'trunc' 'trunc_ln50_22' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_22_load, i64 %z_words_3_23_load, i64 %z_words_3_2_load, i2 %trunc_ln50_22" [./intx/int128.hpp:175]   --->   Operation 122 'mux' 'tmp' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_22" [./intx/int128.hpp:175]   --->   Operation 123 'mux' 'tmp_s' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %tmp_s, i64 %tmp" [./intx/int128.hpp:175]   --->   Operation 124 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %tmp" [./intx/int128.hpp:176]   --->   Operation 125 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 126 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 127 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.72ns)   --->   "%switch_ln177 = switch i2 %trunc_ln50_22, void %branch7, i2 0, void %.split..split8_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/int128.hpp:177]   --->   Operation 128 'switch' 'switch_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.72>
ST_6 : Operation 129 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_2_2" [./intx/int128.hpp:177]   --->   Operation 129 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 2)> <Delay = 0.46>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split8" [./intx/int128.hpp:177]   --->   Operation 130 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 2)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_1_2" [./intx/int128.hpp:177]   --->   Operation 131 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 1)> <Delay = 0.46>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split8" [./intx/int128.hpp:177]   --->   Operation 132 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 1)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_0_2" [./intx/int128.hpp:177]   --->   Operation 133 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 0)> <Delay = 0.46>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split8" [./intx/int128.hpp:177]   --->   Operation 134 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 0)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_3_2" [./intx/int128.hpp:177]   --->   Operation 135 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 3)> <Delay = 0.46>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split8" [./intx/int128.hpp:177]   --->   Operation 136 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50_22 == 3)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 137 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.14ns)   --->   "%k_15 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 138 'or' 'k_15' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_2_load = load i64 %s_word_num_bits_3_2" [./intx/intx.hpp:349]   --->   Operation 140 'load' 's_word_num_bits_3_2_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_2_load = load i64 %s_word_num_bits_2_2" [./intx/intx.hpp:349]   --->   Operation 141 'load' 's_word_num_bits_2_2_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_load = load i64 %s_word_num_bits_1_2" [./intx/intx.hpp:349]   --->   Operation 142 'load' 's_word_num_bits_1_2_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_2_load = load i64 %s_word_num_bits_0_2" [./intx/intx.hpp:349]   --->   Operation 143 'load' 's_word_num_bits_0_2_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i64 %s_word_num_bits_0_2_load" [./intx/intx.hpp:349]   --->   Operation 144 'insertvalue' 'mrv' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i64 %s_word_num_bits_1_2_load" [./intx/intx.hpp:349]   --->   Operation 145 'insertvalue' 'mrv_1' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i64 %s_word_num_bits_2_2_load" [./intx/intx.hpp:349]   --->   Operation 146 'insertvalue' 'mrv_2' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i64 %s_word_num_bits_3_2_load" [./intx/intx.hpp:349]   --->   Operation 147 'insertvalue' 'mrv_3' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln349 = ret i256 %mrv_3" [./intx/intx.hpp:349]   --->   Operation 148 'ret' 'ret_ln349' <Predicate = (icmp_ln173)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [12]  (0.46 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [12]  (0 ns)
	'icmp' operation ('icmp_ln29_25', ./intx/intx.hpp:29) [20]  (0.399 ns)
	'select' operation ('select_ln29_53', ./intx/intx.hpp:29) [21]  (0 ns)
	'select' operation ('select_ln29_54', ./intx/intx.hpp:29) [23]  (0.438 ns)
	'store' operation ('store_ln237', ./intx/intx.hpp:237) of variable 'select_ln29_54', ./intx/intx.hpp:29 on local variable 'z.words_[3]' [43]  (0.46 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:237) [49]  (0 ns)
	'add' operation ('add_ln50', ./intx/intx.hpp:50) [58]  (1.12 ns)
	'getelementptr' operation ('state_addr', ./intx/intx.hpp:238) [61]  (0 ns)
	'load' operation ('state_load', ./intx/intx.hpp:238) on array 'state' [62]  (1.3 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'load' operation ('state_load', ./intx/intx.hpp:238) on array 'state' [62]  (1.3 ns)
	'lshr' operation ('lshr_ln238', ./intx/intx.hpp:238) [66]  (0 ns)
	'xor' operation ('z.words_[0]', ./intx/intx.hpp:238) [68]  (1.44 ns)
	'store' operation ('store_ln238', ./intx/intx.hpp:238) of variable 'z.words_[0]', ./intx/intx.hpp:238 on local variable 'z.words_[3]' [80]  (0.46 ns)

 <State 5>: 1ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_9', ./intx/intx.hpp:29) with incoming values : ('add_ln29_14', ./intx/intx.hpp:29) [91]  (0 ns)
	'mux' operation ('s_word_num_bits_0_1', ./intx/intx.hpp:29) [100]  (0.544 ns)
	'store' operation ('store_ln173', ./intx/int128.hpp:173) of variable 's_word_num_bits_0_1', ./intx/intx.hpp:29 on local variable 's_word_num_bits_0_2' [113]  (0.46 ns)

 <State 6>: 4.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [119]  (0 ns)
	'mux' operation ('tmp', ./intx/int128.hpp:175) [131]  (0.544 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [133]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [136]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [151]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:178) [152]  (0.148 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
