-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                ymh15@EEWS104A-007                                  
-- Generated date:              Thu May 12 14:05:41 +0100 2016                      

Solution Settings: rectangle_detect.v7
  Current state: extract
  Project: rectangle_detect
  
  Design Input Files Specified
    $PROJECT_HOME/rectangle_detect.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process                Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------- ----------------------- ------- ---------- ------------ -- --------
    /rectangle_detect/core                      54       2          3            0  0          
    Design Total:                               54       2          3            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LCs) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                              
    mgc_add(10,0,10,0,11)                       11.241     0.000     11.241 1.301          3           3 
    mgc_add(11,0,11,0,11)                       12.233     0.000     12.233 1.368          0           2 
    mgc_add(11,0,11,0,12)                       12.233     0.000     12.233 1.368          5           5 
    mgc_add(12,0,12,0,12)                       13.224     0.000     13.224 1.434          5           3 
    mgc_add(28,1,6,1,29)                        29.000     0.000     29.000 2.287          1           1 
    mgc_add(32,0,2,1,32)                        33.000     0.000     33.000 2.701          1           1 
    mgc_and(1,2)                                 0.730     0.000      0.730 0.263          0           2 
    mgc_and(1,3)                                 1.054     0.000      1.054 0.416          0           1 
    mgc_and(1,5)                                 1.704     0.000      1.704 0.610          0           1 
    mgc_and(32,2)                               23.355     0.000     23.355 0.263          1           1 
    mgc_equal(10)                                7.435     0.000      7.435 1.337          2           2 
    mgc_mux(1,1,2)                               0.919     0.000      0.919 0.369          0           4 
    mgc_mux(10,1,2)                              9.194     0.000      9.194 0.369          3           3 
    mgc_mux(28,1,2)                             25.744     0.000     25.744 0.369          0           1 
    mgc_mux(30,1,2)                             27.583     0.000     27.583 0.369          0           1 
    mgc_mux(32,1,2)                             29.422     0.000     29.422 0.369          1           0 
    mgc_mux1hot(32,3)                           70.068     0.000     70.068 0.773          0           1 
    mgc_nand(1,2)                                0.730     0.000      0.730 0.268          0           2 
    mgc_nor(1,2)                                 0.730     0.000      0.730 0.263          0           2 
    mgc_not(1)                                   0.000     0.000      0.000 0.000          0           6 
    mgc_not(10)                                  0.000     0.000      0.000 0.000          0           9 
    mgc_not(28)                                  0.000     0.000      0.000 0.000          0           1 
    mgc_or(1,2)                                  0.730     0.000      0.730 0.268          0           3 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(20,1,0,0,0,1,1)                  0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,1,0,0,0,1,1)                  0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(32,1,0,0,0,1,1)                  0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                                    
    mgc_in_wire(1,20)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(2,30)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(3,10)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(4,10)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(5,10)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(6,10)                            0.000     0.000      0.000 0.000          1           1 
    mgc_in_wire(9,1)                             0.000     0.000      0.000 0.000          1           1 
    mgc_out_stdreg(7,30)                         0.000     0.000      0.000 0.000          1           1 
    mgc_out_stdreg(8,1)                          0.000     0.000      0.000 0.000          1           1 
                                                                                                         
    TOTAL AREA (After Assignment):             423.229     0.000    423.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    318.2          421.9           423.2        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            318.2 (100%)   421.9 (100%)    423.2 (100%) 
      MUX:                57.0  (18%)   154.7  (37%)    154.7  (37%) 
      FUNC:              237.9  (75%)   235.9  (56%)    235.9  (56%) 
      LOGIC:              23.4   (7%)    31.4   (7%)     32.7   (8%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0   (0%) 
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0 (100%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    counter.sva                            32         Y                  counter.sva                                           
    counter.sva.dfm                        32         Y                  counter.sva.dfm                                       
    video_out:rsc:mgc_out_stdreg.d         30         Y                  video_out:rsc:mgc_out_stdreg.d                        
    io_read(vga_xy:rsc.d).cse.sva          20         Y                  io_read(vga_xy:rsc.d).cse.sva                         
    mux#2.itm                              10         Y                  mux#2.itm                                             
    mux#3.itm                              10         Y                  mux#3.itm                                             
    mux#4.itm                              10         Y                  mux#4.itm                                             
    slc(width).cse.sva                     10         Y                  slc(width).cse.sva                                    
    slc(x_top_left).cse.sva                10         Y                  slc(x_top_left).cse.sva                               
    aif#1:slc.svs                           1         Y                  aif#1:slc.svs                                         
    and#1.itm                               1         Y                  and#1.itm                                             
    filled:rsc:mgc_out_stdreg.d             1         Y                  filled:rsc:mgc_out_stdreg.d                           
    static_fill#1.sva                       1         Y                  static_fill#1.sva                                     
                                                                                                                               
    Total:                                168            168           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  6.410494999999999
      Slack:      13.589505
      
      Path                                                     Startpoint                                         Endpoint                                               Delay  Slack   
      -------------------------------------------------------- -------------------------------------------------- ------------------------------------------------------ ------ -------
      1                                                        rectangle_detect:core/reg(counter.sva.dfm)         rectangle_detect:core/reg(filled:rsc:mgc_out_stdreg.d) 6.4105 13.5895 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/reg(counter.sva.dfm)             mgc_reg_pos_32_1_0_0_0_1_1                                                                                0.0000 0.0000  
        rectangle_detect:core/counter.sva.dfm                                                                                                                            0.0000 0.0000  
        rectangle_detect:core/if#1:if:acc                      mgc_add_32_0_2_1_32                                                                                       2.7012 2.7012  
        rectangle_detect:core/counter.sva#2                                                                                                                              0.0000 2.7012  
        rectangle_detect:core/slc(counter.sva#2)                                                                                                                         0.0000 2.7012  
        rectangle_detect:core/slc(counter.sva#2).itm                                                                                                                     0.0000 2.7012  
        rectangle_detect:core/mux#8                            mgc_mux_28_1_2                                                                                            0.3690 3.0701  
        rectangle_detect:core/mux#8.itm                                                                                                                                  0.0000 3.0701  
        rectangle_detect:core/not#1                            mgc_not_28                                                                                                0.0000 3.0701  
        rectangle_detect:core/not#1.itm                                                                                                                                  0.0000 3.0701  
        rectangle_detect:core/if#3:acc                         mgc_add_28_1_6_1_29                                                                                       2.2874 5.3576  
        rectangle_detect:core/if#3:acc.itm                                                                                                                               0.0000 5.3576  
        rectangle_detect:core/slc#1                                                                                                                                      0.0000 5.3576  
        rectangle_detect:core/slc#1.itm                                                                                                                                  0.0000 5.3576  
        rectangle_detect:core/if#3:and#1                       mgc_and_1_3                                                                                               0.4161 5.7736  
        rectangle_detect:core/if#3:and#1.itm                                                                                                                             0.0000 5.7736  
        rectangle_detect:core/or                               mgc_or_1_2                                                                                                0.2679 6.0415  
        rectangle_detect:core/static_fill#1.sva.dfm:mx0w0                                                                                                                0.0000 6.0415  
        rectangle_detect:core/mux#6                            mgc_mux_1_1_2                                                                                             0.3690 6.4105  
        rectangle_detect:core/mux#6.itm                                                                                                                                  0.0000 6.4105  
        rectangle_detect:core/reg(filled:rsc:mgc_out_stdreg.d) mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 6.4105  
                                                                                                                                                                                        
      2                                                        rectangle_detect:core/reg(counter.sva.dfm)         rectangle_detect:core/reg(static_fill#1.sva)           6.4105 13.5895 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/reg(counter.sva.dfm)             mgc_reg_pos_32_1_0_0_0_1_1                                                                                0.0000 0.0000  
        rectangle_detect:core/counter.sva.dfm                                                                                                                            0.0000 0.0000  
        rectangle_detect:core/if#1:if:acc                      mgc_add_32_0_2_1_32                                                                                       2.7012 2.7012  
        rectangle_detect:core/counter.sva#2                                                                                                                              0.0000 2.7012  
        rectangle_detect:core/slc(counter.sva#2)                                                                                                                         0.0000 2.7012  
        rectangle_detect:core/slc(counter.sva#2).itm                                                                                                                     0.0000 2.7012  
        rectangle_detect:core/mux#8                            mgc_mux_28_1_2                                                                                            0.3690 3.0701  
        rectangle_detect:core/mux#8.itm                                                                                                                                  0.0000 3.0701  
        rectangle_detect:core/not#1                            mgc_not_28                                                                                                0.0000 3.0701  
        rectangle_detect:core/not#1.itm                                                                                                                                  0.0000 3.0701  
        rectangle_detect:core/if#3:acc                         mgc_add_28_1_6_1_29                                                                                       2.2874 5.3576  
        rectangle_detect:core/if#3:acc.itm                                                                                                                               0.0000 5.3576  
        rectangle_detect:core/slc#1                                                                                                                                      0.0000 5.3576  
        rectangle_detect:core/slc#1.itm                                                                                                                                  0.0000 5.3576  
        rectangle_detect:core/if#3:and#1                       mgc_and_1_3                                                                                               0.4161 5.7736  
        rectangle_detect:core/if#3:and#1.itm                                                                                                                             0.0000 5.7736  
        rectangle_detect:core/or                               mgc_or_1_2                                                                                                0.2679 6.0415  
        rectangle_detect:core/static_fill#1.sva.dfm:mx0w0                                                                                                                0.0000 6.0415  
        rectangle_detect:core/mux#5                            mgc_mux_1_1_2                                                                                             0.3690 6.4105  
        rectangle_detect:core/mux#5.itm                                                                                                                                  0.0000 6.4105  
        rectangle_detect:core/reg(static_fill#1.sva)           mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 6.4105  
                                                                                                                                                                                        
      3                                                        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(and#1.itm)                   5.2846 14.7154 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/mux#3                            mgc_mux_1_1_2                                                                                             0.3690 4.6751  
        rectangle_detect:core/mux#3.itm#2                                                                                                                                0.0000 4.6751  
        rectangle_detect:core/and#1                            mgc_and_1_5                                                                                               0.6095 5.2846  
        rectangle_detect:core/and#1.itm#2                                                                                                                                0.0000 5.2846  
        rectangle_detect:core/reg(and#1.itm)                   mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 5.2846  
                                                                                                                                                                                        
      4                                                        rectangle_detect:core/width:rsc:mgc_in_wire.d      rectangle_detect:core/reg(and#1.itm)                   5.2846 14.7154 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/width:rsc:mgc_in_wire.d                                                                                                                    0.0000 0.0000  
        rectangle_detect:core/if#1:not#2                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#2.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/mux#3                            mgc_mux_1_1_2                                                                                             0.3690 4.6751  
        rectangle_detect:core/mux#3.itm#2                                                                                                                                0.0000 4.6751  
        rectangle_detect:core/and#1                            mgc_and_1_5                                                                                               0.6095 5.2846  
        rectangle_detect:core/and#1.itm#2                                                                                                                                0.0000 5.2846  
        rectangle_detect:core/reg(and#1.itm)                   mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 5.2846  
                                                                                                                                                                                        
      5                                                        rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(and#1.itm)                   5.0168 14.9832 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        rectangle_detect:core/if#1:not#3                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#3.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                                   0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                               0.0000 2.6698  
        rectangle_detect:core/if#1:acc#9                       mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                                             0.0000 4.0383  
        rectangle_detect:core/aif#1:slc                                                                                                                                  0.0000 4.0383  
        rectangle_detect:core/aif#1:slc.itm                                                                                                                              0.0000 4.0383  
        rectangle_detect:core/mux#3                            mgc_mux_1_1_2                                                                                             0.3690 4.4072  
        rectangle_detect:core/mux#3.itm#2                                                                                                                                0.0000 4.4072  
        rectangle_detect:core/and#1                            mgc_and_1_5                                                                                               0.6095 5.0168  
        rectangle_detect:core/and#1.itm#2                                                                                                                                0.0000 5.0168  
        rectangle_detect:core/reg(and#1.itm)                   mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 5.0168  
                                                                                                                                                                                        
      6                                                        rectangle_detect:core/height:rsc:mgc_in_wire.d     rectangle_detect:core/reg(and#1.itm)                   5.0168 14.9832 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/height:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        rectangle_detect:core/if#1:not#4                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#4.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                                   0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                               0.0000 2.6698  
        rectangle_detect:core/if#1:acc#9                       mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                                             0.0000 4.0383  
        rectangle_detect:core/aif#1:slc                                                                                                                                  0.0000 4.0383  
        rectangle_detect:core/aif#1:slc.itm                                                                                                                              0.0000 4.0383  
        rectangle_detect:core/mux#3                            mgc_mux_1_1_2                                                                                             0.3690 4.4072  
        rectangle_detect:core/mux#3.itm#2                                                                                                                                0.0000 4.4072  
        rectangle_detect:core/and#1                            mgc_and_1_5                                                                                               0.6095 5.0168  
        rectangle_detect:core/and#1.itm#2                                                                                                                                0.0000 5.0168  
        rectangle_detect:core/reg(and#1.itm)                   mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 5.0168  
                                                                                                                                                                                        
      7                                                        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(aif#1:slc.svs)               4.9430 15.0570 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/or#12                            mgc_or_1_2                                                                                                0.2679 4.5740  
        rectangle_detect:core/or#12.itm                                                                                                                                  0.0000 4.5740  
        rectangle_detect:core/mux#4                            mgc_mux_1_1_2                                                                                             0.3690 4.9430  
        rectangle_detect:core/mux#4.itm#2                                                                                                                                0.0000 4.9430  
        rectangle_detect:core/reg(aif#1:slc.svs)               mgc_reg_pos_1_1_0_0_0_1_1                                                                                 0.0000 4.9430  
                                                                                                                                                                                        
      8                                                        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#3.itm)                   4.9430 15.0570 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/or#3                             mgc_or_1_2                                                                                                0.2679 4.5740  
        rectangle_detect:core/or#3.cse                                                                                                                                   0.0000 4.5740  
        rectangle_detect:core/mux#1                            mgc_mux_10_1_2                                                                                            0.3690 4.9430  
        rectangle_detect:core/mux#1.itm                                                                                                                                  0.0000 4.9430  
        rectangle_detect:core/reg(mux#3.itm)                   mgc_reg_pos_10_1_0_0_0_1_1                                                                                0.0000 4.9430  
                                                                                                                                                                                        
      9                                                        rectangle_detect:core/width:rsc:mgc_in_wire.d      rectangle_detect:core/reg(mux#3.itm)                   4.9430 15.0570 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/width:rsc:mgc_in_wire.d                                                                                                                    0.0000 0.0000  
        rectangle_detect:core/if#1:not#2                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#2.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/or#3                             mgc_or_1_2                                                                                                0.2679 4.5740  
        rectangle_detect:core/or#3.cse                                                                                                                                   0.0000 4.5740  
        rectangle_detect:core/mux#1                            mgc_mux_10_1_2                                                                                            0.3690 4.9430  
        rectangle_detect:core/mux#1.itm                                                                                                                                  0.0000 4.9430  
        rectangle_detect:core/reg(mux#3.itm)                   mgc_reg_pos_10_1_0_0_0_1_1                                                                                0.0000 4.9430  
                                                                                                                                                                                        
      10                                                       rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#2.itm)                   4.9430 15.0570 
                                                                                                                                                                                        
        Instance                                               Component                                                                                                 Delta  Delay   
        --------                                               ---------                                                                                                 -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                       mgc_not_10                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                       mgc_add_10_0_10_0_11                                                                                      1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                                             0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                       mgc_add_11_0_11_0_12                                                                                      1.3684 2.6698  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                                             0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                                     0.0000 2.6698  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                                 0.0000 2.6698  
        rectangle_detect:core/if#1:acc                         mgc_add_11_0_11_0_11                                                                                      1.3684 4.0383  
        rectangle_detect:core/if#1:acc.itm                                                                                                                               0.0000 4.0383  
        rectangle_detect:core/slc#26                                                                                                                                     0.0000 4.0383  
        rectangle_detect:core/slc#26.itm                                                                                                                                 0.0000 4.0383  
        rectangle_detect:core/nand                             mgc_nand_1_2                                                                                              0.2679 4.3061  
        rectangle_detect:core/or.dcpl#1                                                                                                                                  0.0000 4.3061  
        rectangle_detect:core/or#3                             mgc_or_1_2                                                                                                0.2679 4.5740  
        rectangle_detect:core/or#3.cse                                                                                                                                   0.0000 4.5740  
        rectangle_detect:core/mux                              mgc_mux_10_1_2                                                                                            0.3690 4.9430  
        rectangle_detect:core/mux.itm                                                                                                                                    0.0000 4.9430  
        rectangle_detect:core/reg(mux#2.itm)                   mgc_reg_pos_10_1_0_0_0_1_1                                                                                0.0000 4.9430  
                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                  Port                           Slack (Delay) Messages 
      --------------------------------------------------------- ---------------------------- ------- ------- --------
      rectangle_detect:core/reg(mux#2.itm)                      mux.itm                      15.0570  4.9430          
      rectangle_detect:core/reg(mux#3.itm)                      mux#1.itm                    15.0570  4.9430          
      rectangle_detect:core/reg(mux#4.itm)                      mux#2.itm#2                  15.0570  4.9430          
      rectangle_detect:core/reg(aif#1:slc.svs)                  mux#4.itm#2                  15.0570  4.9430          
      rectangle_detect:core/reg(io_read(vga_xy:rsc.d).cse.sva)  vga_xy:rsc:mgc_in_wire.d     16.0168  3.9832          
      rectangle_detect:core/reg(slc(x_top_left).cse.sva)        x_top_left:rsc:mgc_in_wire.d 14.7154  5.2846          
      rectangle_detect:core/reg(counter.sva.dfm)                and.itm                      19.7375  0.2625          
      rectangle_detect:core/reg(slc(width).cse.sva)             width:rsc:mgc_in_wire.d      14.7154  5.2846          
      rectangle_detect:core/reg(static_fill#1.sva)              mux#5.itm                    13.5895  6.4105          
      rectangle_detect:core/reg(and#1.itm)                      and#1.itm#2                  14.7154  5.2846          
      rectangle_detect:core/reg(filled:rsc:mgc_out_stdreg.d)    mux#6.itm                    13.5895  6.4105          
      rectangle_detect:core/reg(video_out:rsc:mgc_out_stdreg.d) mux#7.itm                    19.6310  0.3690          
      rectangle_detect:core/reg(counter.sva)                    mux1h.itm                    16.5257  3.4743          
      rectangle_detect                                          video_out:rsc.z              20.0000  0.0000          
      rectangle_detect                                          filled:rsc.z                 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     1 
    -                   29     1 
    -                   12     8 
    -                   11     5 
    and                          
    -                    5     1 
    -                    3     1 
    -                    2     3 
    equal                        
    -                    1     2 
    mux                          
    -                    1     9 
    mux1h                        
    -                    3     1 
    nand                         
    -                    2     2 
    nor                          
    -                    2     2 
    not                          
    -                   28     1 
    -                   10     9 
    -                    1     6 
    or                           
    -                    2     3 
    read_port                    
    -                   30     1 
    -                   20     1 
    -                   10     4 
    -                    1     1 
    reg                          
    -                   32     2 
    -                   30     1 
    -                   20     1 
    -                   10     5 
    -                    1     4 
    write_port                   
    -                   30     1 
    -                    1     1 
    
  End of Report
