<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/i2sc1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">i2sc1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="i2sc1_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="i2sc1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1a12a6e1f7d4c26cdbdcec1339aa5671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a1a12a6e1f7d4c26cdbdcec1339aa5671">REG_I2SC1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004000U)</td></tr>
<tr class="memdesc:a1a12a6e1f7d4c26cdbdcec1339aa5671"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Control Register  <a href="#a1a12a6e1f7d4c26cdbdcec1339aa5671">More...</a><br /></td></tr>
<tr class="separator:a1a12a6e1f7d4c26cdbdcec1339aa5671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ffe412a88798940457512da625e36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a34ffe412a88798940457512da625e36a">REG_I2SC1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004004U)</td></tr>
<tr class="memdesc:a34ffe412a88798940457512da625e36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Mode Register  <a href="#a34ffe412a88798940457512da625e36a">More...</a><br /></td></tr>
<tr class="separator:a34ffe412a88798940457512da625e36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab809c12cb3f445c06667c85554709814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#ab809c12cb3f445c06667c85554709814">REG_I2SC1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004008U)</td></tr>
<tr class="memdesc:ab809c12cb3f445c06667c85554709814"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Status Register  <a href="#ab809c12cb3f445c06667c85554709814">More...</a><br /></td></tr>
<tr class="separator:ab809c12cb3f445c06667c85554709814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83112402ce5c94f3bf5fc475a9736cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#ac83112402ce5c94f3bf5fc475a9736cd">REG_I2SC1_SCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000400CU)</td></tr>
<tr class="memdesc:ac83112402ce5c94f3bf5fc475a9736cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Status Clear Register  <a href="#ac83112402ce5c94f3bf5fc475a9736cd">More...</a><br /></td></tr>
<tr class="separator:ac83112402ce5c94f3bf5fc475a9736cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89634bfc66885960b326b900538fb222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a89634bfc66885960b326b900538fb222">REG_I2SC1_SSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004010U)</td></tr>
<tr class="memdesc:a89634bfc66885960b326b900538fb222"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Status Set Register  <a href="#a89634bfc66885960b326b900538fb222">More...</a><br /></td></tr>
<tr class="separator:a89634bfc66885960b326b900538fb222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e2ea7482074041b0fa96fa1e96de28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a95e2ea7482074041b0fa96fa1e96de28">REG_I2SC1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004014U)</td></tr>
<tr class="memdesc:a95e2ea7482074041b0fa96fa1e96de28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Interrupt Enable Register  <a href="#a95e2ea7482074041b0fa96fa1e96de28">More...</a><br /></td></tr>
<tr class="separator:a95e2ea7482074041b0fa96fa1e96de28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe32c62df5ca2ab28e262940c7b8c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a2fe32c62df5ca2ab28e262940c7b8c67">REG_I2SC1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004018U)</td></tr>
<tr class="memdesc:a2fe32c62df5ca2ab28e262940c7b8c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Interrupt Disable Register  <a href="#a2fe32c62df5ca2ab28e262940c7b8c67">More...</a><br /></td></tr>
<tr class="separator:a2fe32c62df5ca2ab28e262940c7b8c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895dff354f9cd171d3e73910857c86f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a895dff354f9cd171d3e73910857c86f5">REG_I2SC1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000401CU)</td></tr>
<tr class="memdesc:a895dff354f9cd171d3e73910857c86f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Interrupt Mask Register  <a href="#a895dff354f9cd171d3e73910857c86f5">More...</a><br /></td></tr>
<tr class="separator:a895dff354f9cd171d3e73910857c86f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f58691588de9da81a903fa1a1779d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a0f58691588de9da81a903fa1a1779d87">REG_I2SC1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004020U)</td></tr>
<tr class="memdesc:a0f58691588de9da81a903fa1a1779d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Receiver Holding Register  <a href="#a0f58691588de9da81a903fa1a1779d87">More...</a><br /></td></tr>
<tr class="separator:a0f58691588de9da81a903fa1a1779d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f217770dd262f3042e3d9e9c03c9045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a6f217770dd262f3042e3d9e9c03c9045">REG_I2SC1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004024U)</td></tr>
<tr class="memdesc:a6f217770dd262f3042e3d9e9c03c9045"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transmitter Holding Register  <a href="#a6f217770dd262f3042e3d9e9c03c9045">More...</a><br /></td></tr>
<tr class="separator:a6f217770dd262f3042e3d9e9c03c9045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcbb180c6205e7573097ebbac298ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#addcbb180c6205e7573097ebbac298ebf">REG_I2SC1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004100U)</td></tr>
<tr class="memdesc:addcbb180c6205e7573097ebbac298ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Receive Pointer Register  <a href="#addcbb180c6205e7573097ebbac298ebf">More...</a><br /></td></tr>
<tr class="separator:addcbb180c6205e7573097ebbac298ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01eba873d0695efa00c77ff40f2de9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#ad01eba873d0695efa00c77ff40f2de9a">REG_I2SC1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004104U)</td></tr>
<tr class="memdesc:ad01eba873d0695efa00c77ff40f2de9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Receive Counter Register  <a href="#ad01eba873d0695efa00c77ff40f2de9a">More...</a><br /></td></tr>
<tr class="separator:ad01eba873d0695efa00c77ff40f2de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc171c41697c710d42e7fb74e0c97670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#adc171c41697c710d42e7fb74e0c97670">REG_I2SC1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004108U)</td></tr>
<tr class="memdesc:adc171c41697c710d42e7fb74e0c97670"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transmit Pointer Register  <a href="#adc171c41697c710d42e7fb74e0c97670">More...</a><br /></td></tr>
<tr class="separator:adc171c41697c710d42e7fb74e0c97670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5760d8f30d4dcd79c3e178a600136eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a5760d8f30d4dcd79c3e178a600136eb5">REG_I2SC1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000410CU)</td></tr>
<tr class="memdesc:a5760d8f30d4dcd79c3e178a600136eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transmit Counter Register  <a href="#a5760d8f30d4dcd79c3e178a600136eb5">More...</a><br /></td></tr>
<tr class="separator:a5760d8f30d4dcd79c3e178a600136eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d11044b74a44d88a5a38c38b81dcbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a4d11044b74a44d88a5a38c38b81dcbf2">REG_I2SC1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004110U)</td></tr>
<tr class="memdesc:a4d11044b74a44d88a5a38c38b81dcbf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Receive Next Pointer Register  <a href="#a4d11044b74a44d88a5a38c38b81dcbf2">More...</a><br /></td></tr>
<tr class="separator:a4d11044b74a44d88a5a38c38b81dcbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ebffdcead0645504b4e566c66de817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a22ebffdcead0645504b4e566c66de817">REG_I2SC1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004114U)</td></tr>
<tr class="memdesc:a22ebffdcead0645504b4e566c66de817"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Receive Next Counter Register  <a href="#a22ebffdcead0645504b4e566c66de817">More...</a><br /></td></tr>
<tr class="separator:a22ebffdcead0645504b4e566c66de817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd4e37bf4c63c9e1648416789d1c09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a6bd4e37bf4c63c9e1648416789d1c09f">REG_I2SC1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004118U)</td></tr>
<tr class="memdesc:a6bd4e37bf4c63c9e1648416789d1c09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transmit Next Pointer Register  <a href="#a6bd4e37bf4c63c9e1648416789d1c09f">More...</a><br /></td></tr>
<tr class="separator:a6bd4e37bf4c63c9e1648416789d1c09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb43994524fc4501649cb4cbe9fe5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a0bb43994524fc4501649cb4cbe9fe5cb">REG_I2SC1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000411CU)</td></tr>
<tr class="memdesc:a0bb43994524fc4501649cb4cbe9fe5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transmit Next Counter Register  <a href="#a0bb43994524fc4501649cb4cbe9fe5cb">More...</a><br /></td></tr>
<tr class="separator:a0bb43994524fc4501649cb4cbe9fe5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4a1dac8d4e0ceb3a1f02e524a9144d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#adb4a1dac8d4e0ceb3a1f02e524a9144d">REG_I2SC1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004120U)</td></tr>
<tr class="memdesc:adb4a1dac8d4e0ceb3a1f02e524a9144d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transfer Control Register  <a href="#adb4a1dac8d4e0ceb3a1f02e524a9144d">More...</a><br /></td></tr>
<tr class="separator:adb4a1dac8d4e0ceb3a1f02e524a9144d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110cb30441149c22ff9f10aec9041d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="i2sc1_8h.xhtml#a110cb30441149c22ff9f10aec9041d4f">REG_I2SC1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004124U)</td></tr>
<tr class="memdesc:a110cb30441149c22ff9f10aec9041d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(I2SC1) Transfer Status Register  <a href="#a110cb30441149c22ff9f10aec9041d4f">More...</a><br /></td></tr>
<tr class="separator:a110cb30441149c22ff9f10aec9041d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1a12a6e1f7d4c26cdbdcec1339aa5671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a12a6e1f7d4c26cdbdcec1339aa5671">&sect;&nbsp;</a></span>REG_I2SC1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Control Register </p>

</div>
</div>
<a id="a2fe32c62df5ca2ab28e262940c7b8c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe32c62df5ca2ab28e262940c7b8c67">&sect;&nbsp;</a></span>REG_I2SC1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Interrupt Disable Register </p>

</div>
</div>
<a id="a95e2ea7482074041b0fa96fa1e96de28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e2ea7482074041b0fa96fa1e96de28">&sect;&nbsp;</a></span>REG_I2SC1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Interrupt Enable Register </p>

</div>
</div>
<a id="a895dff354f9cd171d3e73910857c86f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895dff354f9cd171d3e73910857c86f5">&sect;&nbsp;</a></span>REG_I2SC1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Interrupt Mask Register </p>

</div>
</div>
<a id="a34ffe412a88798940457512da625e36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34ffe412a88798940457512da625e36a">&sect;&nbsp;</a></span>REG_I2SC1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Mode Register </p>

</div>
</div>
<a id="adb4a1dac8d4e0ceb3a1f02e524a9144d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4a1dac8d4e0ceb3a1f02e524a9144d">&sect;&nbsp;</a></span>REG_I2SC1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transfer Control Register </p>

</div>
</div>
<a id="a110cb30441149c22ff9f10aec9041d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110cb30441149c22ff9f10aec9041d4f">&sect;&nbsp;</a></span>REG_I2SC1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transfer Status Register </p>

</div>
</div>
<a id="ad01eba873d0695efa00c77ff40f2de9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01eba873d0695efa00c77ff40f2de9a">&sect;&nbsp;</a></span>REG_I2SC1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Receive Counter Register </p>

</div>
</div>
<a id="a0f58691588de9da81a903fa1a1779d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f58691588de9da81a903fa1a1779d87">&sect;&nbsp;</a></span>REG_I2SC1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Receiver Holding Register </p>

</div>
</div>
<a id="a22ebffdcead0645504b4e566c66de817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ebffdcead0645504b4e566c66de817">&sect;&nbsp;</a></span>REG_I2SC1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Receive Next Counter Register </p>

</div>
</div>
<a id="a4d11044b74a44d88a5a38c38b81dcbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d11044b74a44d88a5a38c38b81dcbf2">&sect;&nbsp;</a></span>REG_I2SC1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Receive Next Pointer Register </p>

</div>
</div>
<a id="addcbb180c6205e7573097ebbac298ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcbb180c6205e7573097ebbac298ebf">&sect;&nbsp;</a></span>REG_I2SC1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Receive Pointer Register </p>

</div>
</div>
<a id="ac83112402ce5c94f3bf5fc475a9736cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83112402ce5c94f3bf5fc475a9736cd">&sect;&nbsp;</a></span>REG_I2SC1_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_SCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Status Clear Register </p>

</div>
</div>
<a id="ab809c12cb3f445c06667c85554709814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab809c12cb3f445c06667c85554709814">&sect;&nbsp;</a></span>REG_I2SC1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40004008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Status Register </p>

</div>
</div>
<a id="a89634bfc66885960b326b900538fb222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89634bfc66885960b326b900538fb222">&sect;&nbsp;</a></span>REG_I2SC1_SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_SSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Status Set Register </p>

</div>
</div>
<a id="a5760d8f30d4dcd79c3e178a600136eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5760d8f30d4dcd79c3e178a600136eb5">&sect;&nbsp;</a></span>REG_I2SC1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000410CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transmit Counter Register </p>

</div>
</div>
<a id="a6f217770dd262f3042e3d9e9c03c9045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f217770dd262f3042e3d9e9c03c9045">&sect;&nbsp;</a></span>REG_I2SC1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40004024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transmitter Holding Register </p>

</div>
</div>
<a id="a0bb43994524fc4501649cb4cbe9fe5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb43994524fc4501649cb4cbe9fe5cb">&sect;&nbsp;</a></span>REG_I2SC1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000411CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transmit Next Counter Register </p>

</div>
</div>
<a id="a6bd4e37bf4c63c9e1648416789d1c09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd4e37bf4c63c9e1648416789d1c09f">&sect;&nbsp;</a></span>REG_I2SC1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transmit Next Pointer Register </p>

</div>
</div>
<a id="adc171c41697c710d42e7fb74e0c97670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc171c41697c710d42e7fb74e0c97670">&sect;&nbsp;</a></span>REG_I2SC1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_I2SC1_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40004108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(I2SC1) Transmit Pointer Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
