// Seed: 1954495314
module module_0 (
    input wand  id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri0  id_3,
    input wire  id_4
);
  wire  id_6;
  uwire id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9
);
  assign id_6 = 1;
  id_11(
      .id_0(id_3), .id_1(1'd0), .id_2(1)
  );
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_5, id_1
  );
endmodule
