{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680672572772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680672572773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 01:29:32 2023 " "Processing started: Wed Apr 05 01:29:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680672572773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680672572773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ASIC_DTMF_Detector -c ASIC_DTMF_Detector " "Command: quartus_sta ASIC_DTMF_Detector -c ASIC_DTMF_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680672572773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680672572863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680672573425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680672573425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672573456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672573456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ASIC_DTMF_Detector.sdc " "Synopsys Design Constraints File file not found: 'ASIC_DTMF_Detector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1680672574006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680672574034 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " "create_clock -period 1.000 -name ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680672574034 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672574034 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680672574061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672574070 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680672574072 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680672574082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680672574298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680672574298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.619 " "Worst-case setup slack is -6.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.619            -414.711 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -6.619            -414.711 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864          -15911.771 clk  " "   -5.864          -15911.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clk  " "    0.236               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    0.700               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.559 " "Worst-case recovery slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559            -166.971 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -3.559            -166.971 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.529 " "Worst-case removal slack is 2.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.529               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    2.529               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -3862.184 clk  " "   -2.636           -3862.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -107.208 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -2.174            -107.208 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672574335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672574335 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 206 synchronizer chains. " "Report Metastability: Found 206 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680672574402 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672574402 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680672574408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680672574437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680672575669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672575854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680672575888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680672575888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.697 " "Worst-case setup slack is -6.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.697            -423.034 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -6.697            -423.034 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.774          -14809.244 clk  " "   -5.774          -14809.244 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672575890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.038 " "Worst-case hold slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.046 clk  " "   -0.038              -0.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    0.689               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672575907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.624 " "Worst-case recovery slack is -3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624            -170.921 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -3.624            -170.921 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672575912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.636 " "Worst-case removal slack is 2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.636               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    2.636               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672575918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -4003.573 clk  " "   -2.636           -4003.573 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -106.584 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -2.174            -106.584 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672575923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672575923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 206 synchronizer chains. " "Report Metastability: Found 206 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680672575990 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672575990 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680672575996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680672576129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680672577222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672577406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680672577420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680672577420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.481 " "Worst-case setup slack is -3.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481            -210.253 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -3.481            -210.253 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244          -10168.698 clk  " "   -3.244          -10168.698 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk  " "    0.143               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    0.356               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.765 " "Worst-case recovery slack is -1.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.765             -80.623 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -1.765             -80.623 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.196 " "Worst-case removal slack is 1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    1.196               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2190.100 clk  " "   -2.636           -2190.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -67.157 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -2.174             -67.157 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577459 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 206 synchronizer chains. " "Report Metastability: Found 206 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680672577519 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672577519 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680672577524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672577744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680672577758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680672577758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.257 " "Worst-case setup slack is -3.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257            -198.732 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -3.257            -198.732 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867           -8327.916 clk  " "   -2.867           -8327.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.024 " "Worst-case hold slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 clk  " "   -0.024              -0.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    0.326               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.688 " "Worst-case recovery slack is -1.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688             -77.767 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -1.688             -77.767 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.191 " "Worst-case removal slack is 1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "    1.191               0.000 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2186.874 clk  " "   -2.636           -2186.874 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -65.481 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce  " "   -2.174             -65.481 ASICmain:u_ASICmain\|Control_Module:u_Control_Module\|ControlLogicFSM:u_ControlLogicFSM\|i_ce " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680672577791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680672577791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 206 synchronizer chains. " "Report Metastability: Found 206 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680672577851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680672577851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680672578722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680672578722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5283 " "Peak virtual memory: 5283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680672578792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 01:29:38 2023 " "Processing ended: Wed Apr 05 01:29:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680672578792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680672578792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680672578792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680672578792 ""}
