
---------- Begin Simulation Statistics ----------
final_tick                                34687536500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83702                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   129845                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1194.72                       # Real time elapsed on the host
host_tick_rate                               29034043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034688                       # Number of seconds simulated
sim_ticks                                 34687536500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87255122                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85289829                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.693751                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.693751                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7365633                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5670529                       # number of floating regfile writes
system.cpu.idleCycles                          134903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               836432                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11961921                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.546803                       # Inst execution rate
system.cpu.iew.exec_refs                     45842475                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13778589                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5563745                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36969717                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                909                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2520                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13980976                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196882259                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32063886                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1665483                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             176684681                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14953                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2372541                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 739219                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2397181                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1877                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       382633                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         453799                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 232271948                       # num instructions consuming a value
system.cpu.iew.wb_count                     175373329                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568169                       # average fanout of values written-back
system.cpu.iew.wb_producers                 131969828                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.527901                       # insts written-back per cycle
system.cpu.iew.wb_sent                      175968714                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                291472534                       # number of integer regfile reads
system.cpu.int_regfile_writes               142497181                       # number of integer regfile writes
system.cpu.ipc                               1.441440                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.441440                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2185758      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             124810274     69.98%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 45019      0.03%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677165      0.94%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1421      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9087      0.01%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                78395      0.04%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19996      0.01%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356399      1.88%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5412      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           36262      0.02%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16771      0.01%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32199443     18.05%     92.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12694016      7.12%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           83958      0.05%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1130733      0.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              178350165                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7252392                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14089659                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6799389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7121952                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2548165                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014287                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  855690     33.58%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    164      0.01%     33.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1111      0.04%     33.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412781     16.20%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   78      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1267456     49.74%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8954      0.35%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               606      0.02%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1322      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              171460180                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          414484579                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    168573940                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         231516227                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196880946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 178350165                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        41754053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             85573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            110                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     85823515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      69240171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.575819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.171007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15532049     22.43%     22.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10359149     14.96%     37.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11344968     16.38%     53.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11061190     15.98%     69.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6280401      9.07%     78.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5755296      8.31%     87.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5797118      8.37%     95.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1443282      2.08%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1666718      2.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        69240171                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.570810                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2937300                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1014746                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36969717                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13980976                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                73246425                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         69375074                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       189628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            882                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                21723971                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16608699                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            738001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11138717                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11083766                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.506667                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2319807                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10446                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9381                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1739                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        41747907                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            736982                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     63733220                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.434023                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.416193                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        13810463     21.67%     21.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15069874     23.65%     45.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12819869     20.11%     65.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7516497     11.79%     77.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1670199      2.62%     79.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4611315      7.24%     87.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1420334      2.23%     89.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          907700      1.42%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5906969      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     63733220                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5906969                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34621320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34621320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34621320                       # number of overall hits
system.cpu.dcache.overall_hits::total        34621320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       162317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       162317                       # number of overall misses
system.cpu.dcache.overall_misses::total        162317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6681199495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6681199495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6681199495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6681199495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34783637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34783637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34783637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34783637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004666                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004666                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41161.427916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41161.427916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41161.427916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41161.427916                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.566959                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.687500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73743                       # number of writebacks
system.cpu.dcache.writebacks::total             73743                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69533                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69533                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92784                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4096842495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4096842495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4096842495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4096842495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44154.622510                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44154.622510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44154.622510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44154.622510                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21324472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21324472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3757952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3757952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21445963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21445963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30931.937345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30931.937345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        51971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        51971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1214902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1214902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23376.546536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23376.546536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2923247495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2923247495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71602.593813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71602.593813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2881939995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2881939995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70613.284860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70613.284860                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.499274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34714104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            374.138903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.499274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69660058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69660058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10426332                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29260255                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  21148534                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7665831                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 739219                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10202894                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1846                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              209068938                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9636                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32062314                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13778600                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4867                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16764                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10645999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      133841317                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    21723971                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13414019                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      57846353                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1482078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  888                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5806                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10378011                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 68064                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           69240171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.155686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.499603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33394621     48.23%     48.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1309650      1.89%     50.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  4130321      5.97%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2346254      3.39%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1552279      2.24%     61.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2487089      3.59%     65.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3987660      5.76%     71.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   937728      1.35%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 19094569     27.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             69240171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.313138                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.929242                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10374693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10374693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10374693                       # number of overall hits
system.cpu.icache.overall_hits::total        10374693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3317                       # number of overall misses
system.cpu.icache.overall_misses::total          3317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201094000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201094000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201094000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201094000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10378010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10378010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10378010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10378010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60625.263793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60625.263793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60625.263793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60625.263793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2031                       # number of writebacks
system.cpu.icache.writebacks::total              2031                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          776                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2541                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2541                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2541                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2541                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157746000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157746000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157746000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62080.283353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62080.283353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62080.283353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62080.283353                       # average overall mshr miss latency
system.cpu.icache.replacements                   2031                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10374693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10374693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10378010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10378010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60625.263793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60625.263793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          776                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          776                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157746000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62080.283353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62080.283353                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.700596                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10377234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4083.917355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.700596                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20758561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20758561                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10378919                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1227                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10612812                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7417730                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               113322                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1877                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 643311                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  34687536500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 739219                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13680977                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8514709                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13172                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  25171310                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21120784                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              204450535                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11852                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7504841                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9957488                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3923278                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             163                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           268666779                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   562279153                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                340939739                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7544534                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 56916522                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     751                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 716                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39546065                       # count of insts added to the skid buffer
system.cpu.rob.reads                        254689756                       # The number of ROB reads
system.cpu.rob.writes                       399262769                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44857                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 464                       # number of overall hits
system.l2.overall_hits::.cpu.data               44857                       # number of overall hits
system.l2.overall_hits::total                   45321                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50001                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2074                       # number of overall misses
system.l2.overall_misses::.cpu.data             47927                       # number of overall misses
system.l2.overall_misses::total                 50001                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3476020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3624856500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3476020500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3624856500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.516544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524548                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.516544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524548                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71762.777242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72527.395831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72495.680086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71762.777242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72527.395831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72495.680086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31275                       # number of writebacks
system.l2.writebacks::total                     31275                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50001                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127644750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2986267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3113912250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127644750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2986267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3113912250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.516544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.524548                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.516544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.524548                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61545.202507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62308.667348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62276.999460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61545.202507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62308.667348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62276.999460                       # average overall mshr miss latency
system.l2.replacements                          42247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73743                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2026                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2026                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2026                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2026                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1992                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38822                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2796739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2796739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.951193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72040.067488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72040.067488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.951193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61817.139766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61817.139766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71762.777242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71762.777242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127644750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127644750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61545.202507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61545.202507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679281000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        51970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.175197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.175197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74605.271829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74605.271829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586402500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586402500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.175197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.175197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64404.448105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64404.448105                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8108.174544                       # Cycle average of tags in use
system.l2.tags.total_refs                      189602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.759036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.720204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       109.628558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7933.825783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989767                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1567263                       # Number of tag accesses
system.l2.tags.data_accesses                  1567263                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003110015250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              138108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29361                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50001                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50001                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.032292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.149453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.126582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.697271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1662     86.56%     86.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              246     12.81%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3200064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     92.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   34685918500                       # Total gap between requests
system.mem_ctrls.avgGap                     426767.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       132736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1999616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3826619.396854544990                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 88421845.696652457118                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 57646526.728699803352                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2074                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59201000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1404702750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 786580762500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28544.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29309.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25150464.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       132736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3200064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       132736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50001                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3826619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88427381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         92254000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3826619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3826619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     57703723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        57703723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     57703723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3826619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88427381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       149957723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                49998                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31244                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               526441250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             249990000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1463903750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10529.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29279.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40011                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28257                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.788098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.399682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   403.089433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5642     43.49%     43.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1514     11.67%     55.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          680      5.24%     60.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          621      4.79%     65.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          558      4.30%     69.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          360      2.77%     72.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          209      1.61%     73.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          239      1.84%     75.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3150     24.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3199872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1999616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               92.248465                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               57.646527                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50265600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26716800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187246500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83566980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2737606560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3792852390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10126033440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   17004288270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.213200                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  26263815000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1158040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7265681500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42368760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22515735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169739220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79526700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2737606560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3166868130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10653178080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16871803185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   486.393814                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  27645886750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1158040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5883609750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38822                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141368                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141368                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141368                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5201664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5201664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5201664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50001                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54116750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62501250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             54511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2031                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40814                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2541                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7110                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                284950                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10657728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10950144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42250                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006593                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080929                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136665     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    907      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137572                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34687536500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          170588000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3812498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139176499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
