{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574843776144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843776145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:06:15 2019 " "Processing started: Wed Nov 27 14:06:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843776145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843776145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843776145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574843776356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574843776356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main7-behave " "Found design unit 1: main7-behave" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788590 ""} { "Info" "ISGN_ENTITY_NAME" "1 main7 " "Found entity 1: main7" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behav " "Found design unit 1: mux2to1-behav" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsmblock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsmblock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsmblock-Behavioral " "Found design unit 1: lmsmblock-Behavioral" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788592 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsmblock " "Found entity 1: lmsmblock" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewithr7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfilewithr7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788592 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa16bit-fa16bit_beh " "Found design unit 1: fa16bit-fa16bit_beh" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788593 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa16bit " "Found entity 1: fa16bit" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa8bit-fa8bit_beh " "Found design unit 1: fa8bit-fa8bit_beh" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788593 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa8bit " "Found entity 1: fa8bit" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa1bit-fa1bit_beh " "Found design unit 1: fa1bit-fa1bit_beh" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788594 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa1bit " "Found entity 1: fa1bit" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-Behavioral " "Found design unit 1: alu1-Behavioral" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file imemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imemory-Form " "Found design unit 1: imemory-Form" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788595 ""} { "Info" "ISGN_ENTITY_NAME" "1 imemory " "Found entity 1: imemory" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-Behavioral " "Found design unit 1: alu3-Behavioral" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788595 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-Behavioral " "Found design unit 1: alu2-Behavioral" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788596 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-Form " "Found design unit 1: dmemory-Form" {  } { { "dmemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788596 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "dmemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit2to1-Equations " "Found design unit 1: mux3bit2to1-Equations" {  } { { "mux3bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit2to1 " "Found entity 1: mux3bit2to1" {  } { { "mux3bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit4to1-Equations " "Found design unit 1: mux3bit4to1-Equations" {  } { { "mux3bit4to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit4to1 " "Found entity 1: mux3bit4to1" {  } { { "mux3bit4to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit2to1-Equations " "Found design unit 1: mux16bit2to1-Equations" {  } { { "mux16bit2to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788598 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit2to1 " "Found entity 1: mux16bit2to1" {  } { { "mux16bit2to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit4to1-Equations " "Found design unit 1: mux16bit4to1-Equations" {  } { { "mux16bit4to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788598 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit4to1 " "Found entity 1: mux16bit4to1" {  } { { "mux16bit4to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-behavioural " "Found design unit 1: priorityencoder-behavioural" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788599 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFID.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IFID.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-Form " "Found design unit 1: IFID-Form" {  } { { "IFID.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788599 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDRR.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IDRR.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDRR-Form " "Found design unit 1: IDRR-Form" {  } { { "IDRR.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788600 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDRR " "Found entity 1: IDRR" {  } { { "IDRR.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodecontrol.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file opcodecontrol.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodecontrol-Equations " "Found design unit 1: opcodecontrol-Equations" {  } { { "opcodecontrol.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788600 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcodecontrol " "Found entity 1: opcodecontrol" {  } { { "opcodecontrol.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RREX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RREX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RREX-Form " "Found design unit 1: RREX-Form" {  } { { "RREX.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788601 ""} { "Info" "ISGN_ENTITY_NAME" "1 RREX " "Found entity 1: RREX" {  } { { "RREX.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMA.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file EXMA.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMA-Form " "Found design unit 1: EXMA-Form" {  } { { "EXMA.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788601 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMA " "Found entity 1: EXMA" {  } { { "EXMA.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAWB.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MAWB.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAWB-Form " "Found design unit 1: MAWB-Form" {  } { { "MAWB.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788602 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAWB " "Found entity 1: MAWB" {  } { { "MAWB.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8bit2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8bit2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit2to1-Equations " "Found design unit 1: mux8bit2to1-Equations" {  } { { "mux8bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788602 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit2to1 " "Found entity 1: mux8bit2to1" {  } { { "mux8bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4-Behavioral " "Found design unit 1: alu4-Behavioral" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T2_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file T2_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_reg-Form " "Found design unit 1: T2_reg-Form" {  } { { "T2_reg.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788603 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_reg " "Found entity 1: T2_reg" {  } { { "T2_reg.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843788603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main7 " "Elaborating entity \"main7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574843788681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAWB_PC_out main7.vhdl(236) " "Verilog HDL or VHDL warning at main7.vhdl(236): object \"MAWB_PC_out\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788683 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T2_rst main7.vhdl(269) " "Verilog HDL or VHDL warning at main7.vhdl(269): object \"T2_rst\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodelwCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodelwCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodeswCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodeswCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodelmCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodelmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodesmCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodebeqCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag main7.vhdl(279) " "VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFID_rst_flag main7.vhdl(279) " "VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal \"IFID_rst_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_flag main7.vhdl(282) " "Verilog HDL or VHDL warning at main7.vhdl(282): object \"RREX_flag\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MAWB_rst_flag main7.vhdl(286) " "VHDL Signal Declaration warning at main7.vhdl(286): used implicit default value for signal \"MAWB_rst_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodelhiCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodelhiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodelwCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodelwCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodejalCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodejalCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodelmCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodelmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodesmCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788684 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodejlrCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodejlrCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeaddCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeaddCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeadiCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeadiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodenduCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodenduCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodelhiCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodelhiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeswCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeswCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodesmCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodebeqCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodejalCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodejalCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodejlrCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodejlrCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAWB_opcodebeqCout main7.vhdl(297) " "Verilog HDL or VHDL warning at main7.vhdl(297): object \"MAWB_opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_wb_forw main7.vhdl(302) " "VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal \"s0_wb_forw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_wb_forw main7.vhdl(302) " "VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal \"s1_wb_forw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lm_zero main7.vhdl(304) " "VHDL Signal Declaration warning at main7.vhdl(304): used implicit default value for signal \"lm_zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788685 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "z_flag main7.vhdl(350) " "VHDL Variable Declaration warning at main7.vhdl(350): used default initial value for variable \"z_flag\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 350 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843788700 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alu2a_var main7.vhdl(353) " "Verilog HDL or VHDL warning at main7.vhdl(353): object \"s_alu2a_var\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788700 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0_alu2b_var main7.vhdl(353) " "Verilog HDL or VHDL warning at main7.vhdl(353): object \"s0_alu2b_var\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788700 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_state main7.vhdl(362) " "VHDL Process Statement warning at main7.vhdl(362): signal \"fsm_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_IP main7.vhdl(374) " "VHDL Process Statement warning at main7.vhdl(374): signal \"next_IP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodelmCout main7.vhdl(376) " "VHDL Process Statement warning at main7.vhdl(376): signal \"IDRR_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodesmCout main7.vhdl(376) " "VHDL Process Statement warning at main7.vhdl(376): signal \"IDRR_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(385) " "VHDL Process Statement warning at main7.vhdl(385): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788701 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeswCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(388) " "VHDL Process Statement warning at main7.vhdl(388): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(388) " "VHDL Process Statement warning at main7.vhdl(388): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(391) " "VHDL Process Statement warning at main7.vhdl(391): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(398) " "VHDL Process Statement warning at main7.vhdl(398): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(402) " "VHDL Process Statement warning at main7.vhdl(402): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeaddCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeadiCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodenduCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeswCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodebeqCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodelmCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodesmCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeaddCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodenduCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeswCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodebeqCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodejlrCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788702 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB7_0 main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_carry_prev main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_carry_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_zero_prev main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_zero_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788703 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(427) " "VHDL Process Statement warning at main7.vhdl(427): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelwCout main7.vhdl(427) " "VHDL Process Statement warning at main7.vhdl(427): signal \"EXMA_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodejlrCout main7.vhdl(430) " "VHDL Process Statement warning at main7.vhdl(430): signal \"IDRR_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788704 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelhiCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beqZ_flag main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"beqZ_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodejalCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beqZ_flag main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"beqZ_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodejalCout main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"RREX_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodeaddCout main7.vhdl(451) " "VHDL Process Statement warning at main7.vhdl(451): signal \"opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodenduCout main7.vhdl(451) " "VHDL Process Statement warning at main7.vhdl(451): signal \"opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR5_3 main7.vhdl(452) " "VHDL Process Statement warning at main7.vhdl(452): signal \"IDRR5_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodeadiCout main7.vhdl(453) " "VHDL Process Statement warning at main7.vhdl(453): signal \"opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodelhiCout main7.vhdl(453) " "VHDL Process Statement warning at main7.vhdl(453): signal \"opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788705 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR8_6 main7.vhdl(454) " "VHDL Process Statement warning at main7.vhdl(454): signal \"IDRR8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodelhiCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodejalCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodejlrCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR11_9 main7.vhdl(456) " "VHDL Process Statement warning at main7.vhdl(456): signal \"IDRR11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(461) " "VHDL Process Statement warning at main7.vhdl(461): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(461) " "VHDL Process Statement warning at main7.vhdl(461): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(462) " "VHDL Process Statement warning at main7.vhdl(462): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(462) " "VHDL Process Statement warning at main7.vhdl(462): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(463) " "VHDL Process Statement warning at main7.vhdl(463): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(463) " "VHDL Process Statement warning at main7.vhdl(463): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(469) " "VHDL Process Statement warning at main7.vhdl(469): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(469) " "VHDL Process Statement warning at main7.vhdl(469): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcode main7.vhdl(470) " "VHDL Process Statement warning at main7.vhdl(470): signal \"RREX_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788706 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(482) " "VHDL Process Statement warning at main7.vhdl(482): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(482) " "VHDL Process Statement warning at main7.vhdl(482): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcode main7.vhdl(483) " "VHDL Process Statement warning at main7.vhdl(483): signal \"EXMA_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(491) " "VHDL Process Statement warning at main7.vhdl(491): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(491) " "VHDL Process Statement warning at main7.vhdl(491): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(492) " "VHDL Process Statement warning at main7.vhdl(492): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788707 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(505) " "VHDL Process Statement warning at main7.vhdl(505): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(505) " "VHDL Process Statement warning at main7.vhdl(505): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(506) " "VHDL Process Statement warning at main7.vhdl(506): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(506) " "VHDL Process Statement warning at main7.vhdl(506): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(507) " "VHDL Process Statement warning at main7.vhdl(507): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(507) " "VHDL Process Statement warning at main7.vhdl(507): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(513) " "VHDL Process Statement warning at main7.vhdl(513): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(513) " "VHDL Process Statement warning at main7.vhdl(513): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcode main7.vhdl(514) " "VHDL Process Statement warning at main7.vhdl(514): signal \"RREX_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788708 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(525) " "VHDL Process Statement warning at main7.vhdl(525): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(525) " "VHDL Process Statement warning at main7.vhdl(525): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(526) " "VHDL Process Statement warning at main7.vhdl(526): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(534) " "VHDL Process Statement warning at main7.vhdl(534): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(534) " "VHDL Process Statement warning at main7.vhdl(534): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(535) " "VHDL Process Statement warning at main7.vhdl(535): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788709 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(553) " "VHDL Process Statement warning at main7.vhdl(553): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(554) " "VHDL Process Statement warning at main7.vhdl(554): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(555) " "VHDL Process Statement warning at main7.vhdl(555): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(557) " "VHDL Process Statement warning at main7.vhdl(557): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(568) " "VHDL Process Statement warning at main7.vhdl(568): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeswCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(571) " "VHDL Process Statement warning at main7.vhdl(571): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788710 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(571) " "VHDL Process Statement warning at main7.vhdl(571): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(574) " "VHDL Process Statement warning at main7.vhdl(574): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(581) " "VHDL Process Statement warning at main7.vhdl(581): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(585) " "VHDL Process Statement warning at main7.vhdl(585): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelmCout main7.vhdl(602) " "VHDL Process Statement warning at main7.vhdl(602): signal \"EXMA_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(605) " "VHDL Process Statement warning at main7.vhdl(605): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788711 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeswCout main7.vhdl(608) " "VHDL Process Statement warning at main7.vhdl(608): signal \"MAWB_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(608) " "VHDL Process Statement warning at main7.vhdl(608): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelmCout main7.vhdl(646) " "VHDL Process Statement warning at main7.vhdl(646): signal \"EXMA_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(651) " "VHDL Process Statement warning at main7.vhdl(651): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeswCout main7.vhdl(654) " "VHDL Process Statement warning at main7.vhdl(654): signal \"MAWB_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788712 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(654) " "VHDL Process Statement warning at main7.vhdl(654): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB7_0 main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_carry_prev main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_carry_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788713 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_zero_prev main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_zero_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode main7.vhdl(668) " "VHDL Process Statement warning at main7.vhdl(668): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 main7.vhdl(674) " "VHDL Process Statement warning at main7.vhdl(674): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 main7.vhdl(680) " "VHDL Process Statement warning at main7.vhdl(680): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 main7.vhdl(687) " "VHDL Process Statement warning at main7.vhdl(687): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 main7.vhdl(692) " "VHDL Process Statement warning at main7.vhdl(692): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 692 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788714 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(706) " "VHDL Process Statement warning at main7.vhdl(706): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788715 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode main7.vhdl(707) " "VHDL Process Statement warning at main7.vhdl(707): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788715 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_IP_var main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"next_IP_var\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDRR_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IDRR_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDRR_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IDRR_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"ALU1_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IFID_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IFID_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_alu2a main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_alu2a\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_alu2b main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_alu2b\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_alu3b main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_alu3b\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"alu_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"carry_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"zero_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788716 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rfd3_lmsm_mux main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rfd3_lmsm_mux\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_mem_read_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"i_mem_read_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RREX_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"RREX_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rf_a1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rf_a1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rf_a2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rf_a2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_rf_a3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_rf_a3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_en_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"reg_write_en_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r7_write_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"r7_write_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_r7in main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_r7in\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_r7in main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_r7in\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_r7minimux main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_r7minimux\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"dest_reg\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_forw1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_forw1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_forw1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_forw1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788717 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_forw2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_forw2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_forw2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_forw2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se10_ir5_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"se10_ir5_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se7_ir8_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"se7_ir8_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ls7_ir8_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"ls7_ir8_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXMA_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"EXMA_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ma main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_ma\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAWB_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"MAWB_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_din main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_din\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_rfd3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_rfd3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_rfd3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_rfd3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788718 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_mem_wr_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"d_mem_wr_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788719 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RREX_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"RREX_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788719 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXMA_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"EXMA_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788719 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu4_in_var main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"alu4_in_var\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788719 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[0\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788729 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[1\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[2\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[3\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[4\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[5\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[6\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[7\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[8\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[9\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[10\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[11\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[12\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[13\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[14\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[15\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788730 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXMA_rst_flag main7.vhdl(345) " "Inferred latch for \"EXMA_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RREX_rst_flag main7.vhdl(345) " "Inferred latch for \"RREX_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_mem_wr_en main7.vhdl(345) " "Inferred latch for \"d_mem_wr_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_rfd3 main7.vhdl(345) " "Inferred latch for \"s1_rfd3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_rfd3 main7.vhdl(345) " "Inferred latch for \"s0_rfd3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din main7.vhdl(345) " "Inferred latch for \"s_din\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAWB_en main7.vhdl(345) " "Inferred latch for \"MAWB_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ma main7.vhdl(345) " "Inferred latch for \"s_ma\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXMA_en main7.vhdl(345) " "Inferred latch for \"EXMA_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] main7.vhdl(345) " "Inferred latch for \"opcode\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] main7.vhdl(345) " "Inferred latch for \"opcode\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] main7.vhdl(345) " "Inferred latch for \"opcode\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] main7.vhdl(345) " "Inferred latch for \"opcode\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[0\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[1\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788731 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[2\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[3\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[4\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[5\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[6\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[7\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[8\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[9\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[10\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[11\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[12\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[13\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[14\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[15\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[0\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788732 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[1\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[2\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[3\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[4\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[5\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[6\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[7\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[8\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[9\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[10\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[11\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[12\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[13\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[14\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[15\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788733 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[0\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[1\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[2\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[3\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[4\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[5\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[6\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[7\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[8\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[9\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[10\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[11\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[12\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[13\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[14\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788734 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[15\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_forw2 main7.vhdl(345) " "Inferred latch for \"s1_forw2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_forw2 main7.vhdl(345) " "Inferred latch for \"s0_forw2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_forw1 main7.vhdl(345) " "Inferred latch for \"s1_forw1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_forw1 main7.vhdl(345) " "Inferred latch for \"s0_forw1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[0\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[1\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[2\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r7minimux main7.vhdl(345) " "Inferred latch for \"s_r7minimux\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_r7in main7.vhdl(345) " "Inferred latch for \"s1_r7in\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_r7in main7.vhdl(345) " "Inferred latch for \"s0_r7in\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_write_en main7.vhdl(345) " "Inferred latch for \"r7_write_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788735 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_dummy main7.vhdl(345) " "Inferred latch for \"reg_write_en_dummy\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_rf_a3 main7.vhdl(345) " "Inferred latch for \"s1_rf_a3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_rf_a3 main7.vhdl(345) " "Inferred latch for \"s0_rf_a3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rf_a2 main7.vhdl(345) " "Inferred latch for \"s_rf_a2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rf_a1 main7.vhdl(345) " "Inferred latch for \"s_rf_a1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RREX_en main7.vhdl(345) " "Inferred latch for \"RREX_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_read_en main7.vhdl(345) " "Inferred latch for \"i_mem_read_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rfd3_lmsm_mux main7.vhdl(345) " "Inferred latch for \"s_rfd3_lmsm_mux\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"zero_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"carry_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"alu_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788736 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[1\] main7.vhdl(345) " "Inferred latch for \"alu_control_dummy\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_alu3b main7.vhdl(345) " "Inferred latch for \"s_alu3b\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_alu2b main7.vhdl(345) " "Inferred latch for \"s0_alu2b\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_alu2a main7.vhdl(345) " "Inferred latch for \"s_alu2a\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_en main7.vhdl(345) " "Inferred latch for \"IFID_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_en main7.vhdl(345) " "Inferred latch for \"ALU1_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDRR_en main7.vhdl(345) " "Inferred latch for \"IDRR_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDRR_rst_flag main7.vhdl(345) " "Inferred latch for \"IDRR_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[0\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[1\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[2\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[3\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[4\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[5\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[6\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788737 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[7\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[8\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[9\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[10\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[11\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[12\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[13\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[14\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[15\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788738 "|main7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:alu1_block " "Elaborating entity \"alu1\" for hierarchy \"alu1:alu1_block\"" {  } { { "main7.vhdl" "alu1_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu1.vhdl(20) " "Verilog HDL or VHDL warning at alu1.vhdl(20): object \"carry_new2\" assigned a value but never read" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788783 "|main7|alu1:alu1_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa16bit alu1:alu1_block\|fa16bit:fa1 " "Elaborating entity \"fa16bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\"" {  } { { "alu1.vhdl" "fa1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa8bit alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1 " "Elaborating entity \"fa8bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\"" {  } { { "fa16bit.vhd" "fa1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa1bit alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\|fa1bit:fa0 " "Elaborating entity \"fa1bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\|fa1bit:fa0\"" {  } { { "fa8bit.vhd" "fa0" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemory imemory:inst_mem " "Elaborating entity \"imemory\" for hierarchy \"imemory:inst_mem\"" {  } { { "main7.vhdl" "inst_mem" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory imemory.vhdl(34) " "VHDL Process Statement warning at imemory.vhdl(34): signal \"Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788802 "|main7|imemory:inst_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_dataout imemory.vhdl(31) " "VHDL Process Statement warning at imemory.vhdl(31): inferring latch(es) for signal or variable \"Mem_dataout\", which holds its previous value in one or more paths through the process" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[0\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[0\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[1\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[1\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[2\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[2\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[3\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[3\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[4\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[4\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[5\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[5\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[6\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[6\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788803 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[7\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[7\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[8\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[8\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[9\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[9\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[10\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[10\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[11\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[11\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[12\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[12\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[13\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[13\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[14\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[14\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[15\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[15\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788804 "|main7|imemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFIDreg " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFIDreg\"" {  } { { "main7.vhdl" "IFIDreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDRR IDRR:IDRRreg " "Elaborating entity \"IDRR\" for hierarchy \"IDRR:IDRRreg\"" {  } { { "main7.vhdl" "IDRRreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit2to1 mux3bit2to1:rfa1mux " "Elaborating entity \"mux3bit2to1\" for hierarchy \"mux3bit2to1:rfa1mux\"" {  } { { "main7.vhdl" "rfa1mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit4to1 mux3bit4to1:rfa3mux " "Elaborating entity \"mux3bit4to1\" for hierarchy \"mux3bit4to1:rfa3mux\"" {  } { { "main7.vhdl" "rfa3mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit4to1 mux16bit4to1:r7inmux " "Elaborating entity \"mux16bit4to1\" for hierarchy \"mux16bit4to1:r7inmux\"" {  } { { "main7.vhdl" "r7inmux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit2to1 mux16bit4to1:r7inmux\|mux16bit2to1:mux1 " "Elaborating entity \"mux16bit2to1\" for hierarchy \"mux16bit4to1:r7inmux\|mux16bit2to1:mux1\"" {  } { { "mux16bit4to1.vhd" "mux1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:reg1 " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:reg1\"" {  } { { "main7.vhdl" "reg1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788842 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_array regfilewithr7.vhdl(26) " "VHDL Process Statement warning at regfilewithr7.vhdl(26): inferring latch(es) for signal or variable \"reg_array\", which holds its previous value in one or more paths through the process" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788846 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788850 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788851 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788852 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788853 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788854 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788855 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788856 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788857 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788858 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788859 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788860 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788861 "|main7|register_file_VHDL:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RREX RREX:RREXreg " "Elaborating entity \"RREX\" for hierarchy \"RREX:RREXreg\"" {  } { { "main7.vhdl" "RREXreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:alu2_block " "Elaborating entity \"alu2\" for hierarchy \"alu2:alu2_block\"" {  } { { "main7.vhdl" "alu2_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result3 alu2.vhd(62) " "VHDL Process Statement warning at alu2.vhd(62): signal \"result3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788891 "|main7|alu2:alu2_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result1 alu2.vhd(56) " "VHDL Process Statement warning at alu2.vhd(56): inferring latch(es) for signal or variable \"result1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788891 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] alu2.vhd(56) " "Inferred latch for \"result1\[0\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788892 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] alu2.vhd(56) " "Inferred latch for \"result1\[1\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788892 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] alu2.vhd(56) " "Inferred latch for \"result1\[2\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] alu2.vhd(56) " "Inferred latch for \"result1\[3\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] alu2.vhd(56) " "Inferred latch for \"result1\[4\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] alu2.vhd(56) " "Inferred latch for \"result1\[5\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] alu2.vhd(56) " "Inferred latch for \"result1\[6\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] alu2.vhd(56) " "Inferred latch for \"result1\[7\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] alu2.vhd(56) " "Inferred latch for \"result1\[8\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] alu2.vhd(56) " "Inferred latch for \"result1\[9\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] alu2.vhd(56) " "Inferred latch for \"result1\[10\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] alu2.vhd(56) " "Inferred latch for \"result1\[11\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] alu2.vhd(56) " "Inferred latch for \"result1\[12\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] alu2.vhd(56) " "Inferred latch for \"result1\[13\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] alu2.vhd(56) " "Inferred latch for \"result1\[14\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] alu2.vhd(56) " "Inferred latch for \"result1\[15\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788893 "|main7|alu2:alu2_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu3 alu3:alu3_block " "Elaborating entity \"alu3\" for hierarchy \"alu3:alu3_block\"" {  } { { "main7.vhdl" "alu3_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu3.vhd(19) " "Verilog HDL or VHDL warning at alu3.vhd(19): object \"carry_new2\" assigned a value but never read" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788916 "|main7|alu3:alu3_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMA EXMA:EXMAreg " "Elaborating entity \"EXMA\" for hierarchy \"EXMA:EXMAreg\"" {  } { { "main7.vhdl" "EXMAreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:data_mem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:data_mem\"" {  } { { "main7.vhdl" "data_mem" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAWB MAWB:MAWBreg " "Elaborating entity \"MAWB\" for hierarchy \"MAWB:MAWBreg\"" {  } { { "main7.vhdl" "MAWBreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsmblock lmsmblock:lmsm_unit " "Elaborating entity \"lmsmblock\" for hierarchy \"lmsmblock:lmsm_unit\"" {  } { { "main7.vhdl" "lmsm_unit" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788977 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(40) " "VHDL Process Statement warning at lmsmblock.vhdl(40): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(43) " "VHDL Process Statement warning at lmsmblock.vhdl(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(46) " "VHDL Process Statement warning at lmsmblock.vhdl(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(49) " "VHDL Process Statement warning at lmsmblock.vhdl(49): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(52) " "VHDL Process Statement warning at lmsmblock.vhdl(52): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(55) " "VHDL Process Statement warning at lmsmblock.vhdl(55): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(58) " "VHDL Process Statement warning at lmsmblock.vhdl(58): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843788978 "|main7|lmsmblock:lmsm_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder lmsmblock:lmsm_unit\|priorityencoder:pe " "Elaborating entity \"priorityencoder\" for hierarchy \"lmsmblock:lmsm_unit\|priorityencoder:pe\"" {  } { { "lmsmblock.vhdl" "pe" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788981 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityencoder.vhdl(17) " "VHDL Process Statement warning at priorityencoder.vhdl(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843788981 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[0\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788982 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[1\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788982 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[2\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843788982 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bit2to1 mux8bit2to1:t2mux " "Elaborating entity \"mux8bit2to1\" for hierarchy \"mux8bit2to1:t2mux\"" {  } { { "main7.vhdl" "t2mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu4 alu4:alu4_block " "Elaborating entity \"alu4\" for hierarchy \"alu4:alu4_block\"" {  } { { "main7.vhdl" "alu4_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu4.vhdl(19) " "Verilog HDL or VHDL warning at alu4.vhdl(19): object \"carry_new2\" assigned a value but never read" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843788988 "|main7|alu4:alu4_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcodecontrol opcodecontrol:ID_opcode_logic " "Elaborating entity \"opcodecontrol\" for hierarchy \"opcodecontrol:ID_opcode_logic\"" {  } { { "main7.vhdl" "ID_opcode_logic" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843788996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i524 " "Found entity 1: altsyncram_i524" {  } { { "db/altsyncram_i524.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/altsyncram_i524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843790687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843790687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843790823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843790823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843790870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843790870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_pgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843790937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843790937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843790975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843790975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843791023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843791023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843791085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843791085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843791123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843791123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843791172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843791172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843791207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843791207 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843791870 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574843792083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.27.14:06:37 Progress: Loading sld0a52cb60/alt_sld_fab_wrapper_hw.tcl " "2019.11.27.14:06:37 Progress: Loading sld0a52cb60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843797452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843800273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843800449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843801631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843801812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843801994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843802195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843802198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843802203 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574843802887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0a52cb60/alt_sld_fab.v" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843803754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843803754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[0\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[0\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[2\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[2\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[3\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[3\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[4\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[4\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[5\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[5\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[6\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[6\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[7\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[7\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[8\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[8\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[9\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[9\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[10\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[10\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[11\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[11\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[12\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[12\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[13\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[13\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[14\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[14\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[15\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[15\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[1\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[1\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[0\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[0\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[1\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[1\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[2\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[2\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[3\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[3\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[4\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[4\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[5\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[5\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[6\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[6\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[7\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[7\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[8\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[8\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[9\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[9\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[10\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[10\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[11\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[11\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[12\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[12\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[13\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[13\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[14\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[14\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[15\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[15\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843804991 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imemory:inst_mem\|Memory " "RAM logic \"imemory:inst_mem\|Memory\" is uninferred due to asynchronous read logic" {  } { { "imemory.vhdl" "Memory" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574843805490 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574843805490 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "13 64 0 1 1 " "13 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "51 63 " "Addresses ranging from 51 to 63 are not initialized" {  } { { "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1574843805491 ""}  } { { "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1574843805491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[0\] " "LATCH primitive \"dest_reg\[0\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[1\] " "LATCH primitive \"dest_reg\[1\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[2\] " "LATCH primitive \"dest_reg\[2\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[0\] " "LATCH primitive \"alu2:alu2_block\|result1\[0\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[1\] " "LATCH primitive \"alu2:alu2_block\|result1\[1\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[3\] " "LATCH primitive \"alu2:alu2_block\|result1\[3\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[4\] " "LATCH primitive \"alu2:alu2_block\|result1\[4\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[5\] " "LATCH primitive \"alu2:alu2_block\|result1\[5\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[10\] " "LATCH primitive \"alu2:alu2_block\|result1\[10\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[11\] " "LATCH primitive \"alu2:alu2_block\|result1\[11\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[12\] " "LATCH primitive \"alu2:alu2_block\|result1\[12\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[13\] " "LATCH primitive \"alu2:alu2_block\|result1\[13\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[14\] " "LATCH primitive \"alu2:alu2_block\|result1\[14\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[15\] " "LATCH primitive \"alu2:alu2_block\|result1\[15\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[6\] " "LATCH primitive \"alu2:alu2_block\|result1\[6\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[7\] " "LATCH primitive \"alu2:alu2_block\|result1\[7\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[8\] " "LATCH primitive \"alu2:alu2_block\|result1\[8\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[9\] " "LATCH primitive \"alu2:alu2_block\|result1\[9\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lmsmblock:lmsm_unit\|priorityencoder:pe\|dout\[0\] " "LATCH primitive \"lmsmblock:lmsm_unit\|priorityencoder:pe\|dout\[0\]\" is permanently disabled" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[1\] " "LATCH primitive \"next_IP_var\[1\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805740 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[2\] " "LATCH primitive \"next_IP_var\[2\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[3\] " "LATCH primitive \"next_IP_var\[3\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[4\] " "LATCH primitive \"next_IP_var\[4\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[5\] " "LATCH primitive \"next_IP_var\[5\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[10\] " "LATCH primitive \"next_IP_var\[10\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[11\] " "LATCH primitive \"next_IP_var\[11\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[12\] " "LATCH primitive \"next_IP_var\[12\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[13\] " "LATCH primitive \"next_IP_var\[13\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[14\] " "LATCH primitive \"next_IP_var\[14\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[15\] " "LATCH primitive \"next_IP_var\[15\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[6\] " "LATCH primitive \"next_IP_var\[6\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[7\] " "LATCH primitive \"next_IP_var\[7\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[8\] " "LATCH primitive \"next_IP_var\[8\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[9\] " "LATCH primitive \"next_IP_var\[9\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843805741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843807219 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "191 " "191 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843807628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574843807679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574843807680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843808077 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574843809144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574843809144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843809293 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 169 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1574843811485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574843811522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843811522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1579 " "Implemented 1579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574843811725 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574843811725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1503 " "Implemented 1503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574843811725 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574843811725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574843811725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 372 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 372 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843811752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:06:51 2019 " "Processing ended: Wed Nov 27 14:06:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843811752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843811752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843811752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843811752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574843812616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843812617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:06:52 2019 " "Processing started: Wed Nov 27 14:06:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843812617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574843812617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574843812617 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574843812651 ""}
{ "Info" "0" "" "Project  = nonhazardit1" {  } {  } 0 0 "Project  = nonhazardit1" 0 0 "Fitter" 0 0 1574843812651 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1574843812651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574843812741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574843812741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574843812756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574843812829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574843812829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574843813023 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574843813027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574843813104 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574843813104 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574843813104 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574843813104 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574843813112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574843813112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574843813112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574843813112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaurav/Desktop/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574843813112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574843813112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574843813114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574843813197 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574843813858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574843813858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574843813858 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574843813858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574843813871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register r7_write_data_mux\[0\] clk " "Register r7_write_data_mux\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843813876 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574843813876 "|main7|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_fpga " "Node: clk_fpga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed clk_fpga " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by clk_fpga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843813876 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574843813876 "|main7|clk_fpga"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843813889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843813889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1574843813889 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574843813889 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574843813890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574843813890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574843813890 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574843813890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_fpga~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_fpga~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574843814116 ""}  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574843814116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574843814116 ""}  } { { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574843814116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574843814116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574843814116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 3012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574843814116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574843814116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574843814116 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/gaurav/Desktop/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574843814116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574843814446 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574843814450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574843814451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574843814456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574843814463 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574843814470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574843814470 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574843814474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574843814554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574843814558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574843814558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574843814694 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574843814700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574843815620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574843816001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574843816028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574843816503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574843816503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574843816876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574843818213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574843818213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574843818356 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574843818356 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574843818356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574843818357 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574843818529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574843818549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574843818875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574843818876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574843819359 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574843819973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574843820517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1277 " "Peak virtual memory: 1277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843821051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:07:01 2019 " "Processing ended: Wed Nov 27 14:07:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843821051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843821051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843821051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574843821051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574843821957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843821958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:07:01 2019 " "Processing started: Wed Nov 27 14:07:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843821958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574843821958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574843821958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574843822191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574843823680 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574843823705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843823842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:07:03 2019 " "Processing ended: Wed Nov 27 14:07:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843823842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843823842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843823842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574843823842 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574843823976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574843824644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843824645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:07:04 2019 " "Processing started: Wed Nov 27 14:07:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843824645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574843824645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nonhazardit1 -c DUT " "Command: quartus_sta nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574843824645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574843824684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574843824802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574843824802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843824878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843824878 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574843825171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574843825171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574843825171 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574843825171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574843825185 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register r7_write_data_mux\[0\] clk " "Register r7_write_data_mux\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843825188 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843825188 "|main7|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_fpga " "Node: clk_fpga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_fpga " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_fpga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843825189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843825189 "|main7|clk_fpga"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843825193 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843825193 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574843825193 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574843825194 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574843825199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.185 " "Worst-case setup slack is 45.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.185               0.000 altera_reserved_tck  " "   45.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.378 " "Worst-case recovery slack is 96.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.378               0.000 altera_reserved_tck  " "   96.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 altera_reserved_tck  " "    1.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.583 " "Worst-case minimum pulse width slack is 49.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.583               0.000 altera_reserved_tck  " "   49.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825229 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.769 ns " "Worst Case Available Settling Time: 343.769 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825272 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574843825272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574843825275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574843825298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574843825797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register r7_write_data_mux\[0\] clk " "Register r7_write_data_mux\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843825884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843825884 "|main7|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_fpga " "Node: clk_fpga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_fpga " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_fpga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843825885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843825885 "|main7|clk_fpga"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843825888 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843825888 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574843825888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.754 " "Worst-case setup slack is 45.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.754               0.000 altera_reserved_tck  " "   45.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.801 " "Worst-case recovery slack is 96.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.801               0.000 altera_reserved_tck  " "   96.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.942 " "Worst-case removal slack is 0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 altera_reserved_tck  " "    0.942               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.550 " "Worst-case minimum pulse width slack is 49.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.550               0.000 altera_reserved_tck  " "   49.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843825917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843825917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.473 ns " "Worst Case Available Settling Time: 344.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843825965 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574843825965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574843825968 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register r7_write_data_mux\[0\] clk " "Register r7_write_data_mux\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843826066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843826066 "|main7|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_fpga " "Node: clk_fpga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var clk_fpga " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:collecting_post_data_var is being clocked by clk_fpga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574843826066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574843826066 "|main7|clk_fpga"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843826069 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574843826069 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574843826069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.372 " "Worst-case setup slack is 47.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.372               0.000 altera_reserved_tck  " "   47.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843826073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843826077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.839 " "Worst-case recovery slack is 97.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.839               0.000 altera_reserved_tck  " "   97.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843826081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843826084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 altera_reserved_tck  " "   49.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574843826087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574843826087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.732 ns " "Worst Case Available Settling Time: 346.732 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574843826129 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574843826129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574843826483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574843826484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843826540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:07:06 2019 " "Processing ended: Wed Nov 27 14:07:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843826540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843826540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843826540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574843826540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574843827415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843827417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:07:07 2019 " "Processing started: Wed Nov 27 14:07:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843827417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574843827417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574843827417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574843827687 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_6_1200mv_85c_slow.vho /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_6_1200mv_85c_slow.vho in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843828791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_6_1200mv_0c_slow.vho /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_6_1200mv_0c_slow.vho in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843828903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_fast.vho /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_fast.vho in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_6_1200mv_85c_vhd_slow.sdo /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_6_1200mv_85c_vhd_slow.sdo in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_6_1200mv_0c_vhd_slow.sdo /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_6_1200mv_0c_vhd_slow.sdo in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_vhd_fast.sdo /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_vhd_fast.sdo in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_vhd.sdo /home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/ simulation " "Generated file DUT_vhd.sdo in folder \"/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574843829628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843831343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:07:11 2019 " "Processing ended: Wed Nov 27 14:07:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843831343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843831343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843831343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574843831343 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 400 s " "Quartus Prime Full Compilation was successful. 0 errors, 400 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574843831455 ""}
