UVM_INFO <removed> @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO <removed> @ 0: test [Test] Demonstrating RO/WO sharing...
UVM_INFO <removed>@ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.R: value='hff0000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'hff0000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.R=ff0000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'hdeadbeef at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.W: value='hdeadbeef : updated value = 'hadbee0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'hdeadbeef at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.W=0xdeadbeef
UVM_INFO <removed> @ 0: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO <removed> @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO <removed> @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count :     0 of    10
** Report counts by severity
UVM_INFO :   39
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PHASESEQ]    26
[REG_PREDICT]     2
[RNTST]     1
[RegModel]     2
[TEST_DONE]     2
[Test]     1
[UVM/RELNOTES]     1
[uvm_reg_map]     4

Simulation complete via $finish(1) at time 0 FS + 232

