library ieee;
use ieee.std_logic_1164.all;


entity practica8b is port(
	clk, en: std_logic;
	dig:		std_logic_vector(3 downto 0);
	seg:		std_logic_vector(7 downto 0)
);
end practica8b;
architecture toplevel of practica8b is 
		component clkdiv is port(
		clk50M: in std_logic;
	clkout: out std_logic; -- s√≥lo si queremos que el reloj sea nuestra salida
	ENTERO: in integer
	); end component;
	
	component  decoder is 
		port(	inx: in std_logic_vector(3 downto 0); 
		seg: out std_logic_vector(7 downto 0)
		);
	end component;
	
begin
	
end toplevel;

