Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Dec 10 22:06:59 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: JAA[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: spi_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.817        0.000                      0                  142        0.245        0.000                      0                  142        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.817        0.000                      0                  142        0.245        0.000                      0                  142        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.120ns (24.337%)  route 3.482ns (75.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.712     9.677    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[0]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524    14.494    LED_DISPLAY/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.120ns (24.337%)  route 3.482ns (75.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.712     9.677    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524    14.494    LED_DISPLAY/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.120ns (24.337%)  route 3.482ns (75.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.712     9.677    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[2]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524    14.494    LED_DISPLAY/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.120ns (24.337%)  route 3.482ns (75.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.712     9.677    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  LED_DISPLAY/cnt_reg[3]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.524    14.494    LED_DISPLAY/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.620%)  route 3.429ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.659     9.624    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.428    14.769    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.524    14.485    LED_DISPLAY/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.620%)  route 3.429ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.659     9.624    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.428    14.769    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.524    14.485    LED_DISPLAY/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.620%)  route 3.429ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.659     9.624    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.428    14.769    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.524    14.485    LED_DISPLAY/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.120ns (24.620%)  route 3.429ns (75.380%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.659     9.624    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.428    14.769    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.524    14.485    LED_DISPLAY/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.120ns (24.609%)  route 3.431ns (75.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.661     9.626    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y21         FDRE                                         r  LED_DISPLAY/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.433    14.774    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  LED_DISPLAY/cnt_reg[16]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         FDRE (Setup_fdre_C_R)       -0.524    14.490    LED_DISPLAY/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.120ns (24.609%)  route 3.431ns (75.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     5.075    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     6.410    LED_DISPLAY/cnt_reg[6]
    SLICE_X39Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.982     7.517    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.152     7.669 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.971     8.640    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.326     8.966 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.661     9.626    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X38Y21         FDRE                                         r  LED_DISPLAY/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.433    14.774    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  LED_DISPLAY/cnt_reg[17]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         FDRE (Setup_fdre_C_R)       -0.524    14.490    LED_DISPLAY/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/SegmentsValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.709%)  route 0.141ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  LED_DISPLAY/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  LED_DISPLAY/cnt_reg[13]/Q
                         net (fo=8, routed)           0.141     1.742    LED_DISPLAY/cnt_reg[13]
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.787 r  LED_DISPLAY/SegmentsValue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    LED_DISPLAY/SegmentsValue[0]_i_1_n_0
    SLICE_X37Y21         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.947    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[0]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.092     1.542    LED_DISPLAY/SegmentsValue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/SegmentsValue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.866%)  route 0.146ns (41.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.554     1.437    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  LED_DISPLAY/cnt_reg[12]/Q
                         net (fo=8, routed)           0.146     1.747    LED_DISPLAY/cnt_reg[12]
    SLICE_X39Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  LED_DISPLAY/SegmentsValue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    LED_DISPLAY/SegmentsValue[2]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     1.948    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  LED_DISPLAY/SegmentsValue_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.091     1.541    LED_DISPLAY/SegmentsValue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  delay_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    delay_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    delay_reg[8]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  delay_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  delay_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    delay_reg[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  delay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    delay_reg[4]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  delay_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  delay_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    delay_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    delay_reg[16]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  delay_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  delay_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    delay_reg[23]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    delay_reg[20]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  delay_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  delay_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  delay_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    delay_reg[31]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    delay_reg[28]_i_1_n_4
    SLICE_X35Y49         FDRE                                         r  delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  delay_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  delay_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    delay_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    delay_reg[12]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  delay_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    delay_reg[27]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  delay_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    delay_reg[24]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  delay_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    delay_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  delay_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    delay_reg[0]_i_2_n_4
    SLICE_X35Y42         FDRE                                         r  delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  delay_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y20   LED_DISPLAY/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y20   LED_DISPLAY/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   LED_DISPLAY/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   LED_DISPLAY/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   LED_DISPLAY/cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y21   LED_DISPLAY/cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y17   LED_DISPLAY/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y22   LED_DISPLAY/cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y22   LED_DISPLAY/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   spi_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   LED_DISPLAY/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   LED_DISPLAY/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   LED_DISPLAY/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   LED_DISPLAY/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y24   LED_DISPLAY/cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y24   LED_DISPLAY/cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   LED_DISPLAY/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   LED_DISPLAY/cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   LED_DISPLAY/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   LED_DISPLAY/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   counter_RX_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   counter_RX_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y17   counter_RX_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   counter_RX_reg[30]/C



