// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module normalize_0_0_0_0_0_s (
        ap_ready,
        data_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11
);


output   ap_ready;
input  [59:0] data_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;

wire   [4:0] mul_ln731_3_fu_104_p1;
wire   [4:0] mul_ln731_1_fu_105_p1;
wire   [4:0] mul_ln731_fu_106_p1;
wire   [4:0] mul_ln731_2_fu_112_p1;
wire   [4:0] trunc_ln446_fu_337_p1;
wire   [12:0] mul_ln731_fu_106_p2;
wire   [12:0] add_ln731_fu_346_p2;
wire   [13:0] tmp_2_fu_352_p3;
wire   [4:0] tmp_5_fu_364_p4;
wire   [11:0] shl_ln731_1_fu_374_p3;
wire   [7:0] shl_ln731_2_fu_386_p3;
wire   [12:0] zext_ln731_1_fu_382_p1;
wire   [12:0] zext_ln731_2_fu_394_p1;
wire   [12:0] add_ln731_12_fu_398_p2;
wire   [12:0] add_ln731_1_fu_404_p2;
wire   [13:0] tmp_1_fu_410_p3;
wire   [4:0] tmp_3_fu_422_p4;
wire   [6:0] shl_ln731_4_fu_436_p3;
wire   [6:0] zext_ln731_3_fu_432_p1;
wire   [6:0] add_ln731_13_fu_448_p2;
wire   [7:0] zext_ln731_4_fu_444_p1;
wire   [7:0] zext_ln731_5_fu_454_p1;
wire   [7:0] add_ln731_2_fu_458_p2;
wire   [8:0] res_2_V_write_assig_fu_464_p3;
wire   [4:0] tmp_4_fu_476_p4;
wire   [12:0] mul_ln731_1_fu_105_p2;
wire   [12:0] add_ln731_3_fu_491_p2;
wire   [13:0] tmp_8_fu_497_p3;
wire   [4:0] tmp_10_fu_509_p4;
wire   [11:0] shl_ln731_7_fu_519_p3;
wire   [7:0] shl_ln731_8_fu_531_p3;
wire   [12:0] zext_ln731_8_fu_527_p1;
wire   [12:0] zext_ln731_9_fu_539_p1;
wire   [12:0] add_ln731_14_fu_543_p2;
wire   [12:0] add_ln731_4_fu_549_p2;
wire   [13:0] tmp_12_fu_555_p3;
wire   [4:0] tmp_6_fu_567_p4;
wire   [6:0] shl_ln731_s_fu_581_p3;
wire   [6:0] zext_ln731_10_fu_577_p1;
wire   [6:0] add_ln731_15_fu_593_p2;
wire   [7:0] zext_ln731_11_fu_589_p1;
wire   [7:0] zext_ln731_12_fu_599_p1;
wire   [7:0] add_ln731_5_fu_603_p2;
wire   [8:0] res_5_V_write_assig_fu_609_p3;
wire   [4:0] tmp_7_fu_621_p4;
wire   [12:0] mul_ln731_2_fu_112_p2;
wire   [12:0] add_ln731_6_fu_636_p2;
wire   [13:0] tmp_13_fu_642_p3;
wire   [4:0] tmp_14_fu_654_p4;
wire   [11:0] shl_ln731_3_fu_664_p3;
wire   [7:0] shl_ln731_5_fu_676_p3;
wire   [12:0] zext_ln731_15_fu_672_p1;
wire   [12:0] zext_ln731_16_fu_684_p1;
wire   [12:0] add_ln731_16_fu_688_p2;
wire   [12:0] add_ln731_7_fu_694_p2;
wire   [13:0] tmp_15_fu_700_p3;
wire   [4:0] tmp_9_fu_712_p4;
wire   [6:0] shl_ln731_6_fu_726_p3;
wire   [6:0] zext_ln731_17_fu_722_p1;
wire   [6:0] add_ln731_17_fu_738_p2;
wire   [7:0] zext_ln731_18_fu_734_p1;
wire   [7:0] zext_ln731_19_fu_744_p1;
wire   [7:0] add_ln731_8_fu_748_p2;
wire   [8:0] res_8_V_write_assig_fu_754_p3;
wire   [4:0] tmp_s_fu_766_p4;
wire   [12:0] mul_ln731_3_fu_104_p2;
wire   [12:0] add_ln731_9_fu_781_p2;
wire   [13:0] tmp_16_fu_787_p3;
wire   [4:0] tmp_17_fu_799_p4;
wire   [11:0] shl_ln731_9_fu_809_p3;
wire   [7:0] shl_ln731_10_fu_821_p3;
wire   [12:0] zext_ln731_22_fu_817_p1;
wire   [12:0] zext_ln731_23_fu_829_p1;
wire   [12:0] add_ln731_18_fu_833_p2;
wire   [12:0] add_ln731_10_fu_839_p2;
wire   [13:0] tmp_18_fu_845_p3;
wire   [4:0] tmp_11_fu_857_p4;
wire   [6:0] shl_ln731_11_fu_871_p3;
wire   [6:0] zext_ln731_24_fu_867_p1;
wire   [6:0] add_ln731_19_fu_883_p2;
wire   [7:0] zext_ln731_25_fu_879_p1;
wire   [7:0] zext_ln731_26_fu_889_p1;
wire   [7:0] add_ln731_11_fu_893_p2;
wire   [8:0] res_11_V_write_assi_fu_899_p3;
wire  signed [15:0] sext_ln731_fu_360_p1;
wire  signed [15:0] sext_ln731_1_fu_418_p1;
wire   [15:0] zext_ln731_6_fu_472_p1;
wire  signed [15:0] sext_ln731_2_fu_505_p1;
wire  signed [15:0] sext_ln731_3_fu_563_p1;
wire   [15:0] zext_ln731_13_fu_617_p1;
wire  signed [15:0] sext_ln731_4_fu_650_p1;
wire  signed [15:0] sext_ln731_5_fu_708_p1;
wire   [15:0] zext_ln731_20_fu_762_p1;
wire  signed [15:0] sext_ln731_6_fu_795_p1;
wire  signed [15:0] sext_ln731_7_fu_853_p1;
wire   [15:0] zext_ln731_27_fu_907_p1;
wire   [12:0] mul_ln731_1_fu_105_p10;
wire   [12:0] mul_ln731_2_fu_112_p10;
wire   [12:0] mul_ln731_3_fu_104_p10;
wire   [12:0] mul_ln731_fu_106_p10;

assign add_ln731_10_fu_839_p2 = (zext_ln731_23_fu_829_p1 + add_ln731_18_fu_833_p2);

assign add_ln731_11_fu_893_p2 = (zext_ln731_25_fu_879_p1 + zext_ln731_26_fu_889_p1);

assign add_ln731_12_fu_398_p2 = ($signed(13'd7012) + $signed(zext_ln731_1_fu_382_p1));

assign add_ln731_13_fu_448_p2 = ($signed(7'd88) + $signed(zext_ln731_3_fu_432_p1));

assign add_ln731_14_fu_543_p2 = ($signed(13'd7012) + $signed(zext_ln731_8_fu_527_p1));

assign add_ln731_15_fu_593_p2 = ($signed(7'd88) + $signed(zext_ln731_10_fu_577_p1));

assign add_ln731_16_fu_688_p2 = ($signed(13'd7012) + $signed(zext_ln731_15_fu_672_p1));

assign add_ln731_17_fu_738_p2 = ($signed(7'd88) + $signed(zext_ln731_17_fu_722_p1));

assign add_ln731_18_fu_833_p2 = ($signed(13'd7012) + $signed(zext_ln731_22_fu_817_p1));

assign add_ln731_19_fu_883_p2 = ($signed(7'd88) + $signed(zext_ln731_24_fu_867_p1));

assign add_ln731_1_fu_404_p2 = (zext_ln731_2_fu_394_p1 + add_ln731_12_fu_398_p2);

assign add_ln731_2_fu_458_p2 = (zext_ln731_4_fu_444_p1 + zext_ln731_5_fu_454_p1);

assign add_ln731_3_fu_491_p2 = ($signed(13'd5341) + $signed(mul_ln731_1_fu_105_p2));

assign add_ln731_4_fu_549_p2 = (zext_ln731_9_fu_539_p1 + add_ln731_14_fu_543_p2);

assign add_ln731_5_fu_603_p2 = (zext_ln731_11_fu_589_p1 + zext_ln731_12_fu_599_p1);

assign add_ln731_6_fu_636_p2 = ($signed(13'd5341) + $signed(mul_ln731_2_fu_112_p2));

assign add_ln731_7_fu_694_p2 = (zext_ln731_16_fu_684_p1 + add_ln731_16_fu_688_p2);

assign add_ln731_8_fu_748_p2 = (zext_ln731_18_fu_734_p1 + zext_ln731_19_fu_744_p1);

assign add_ln731_9_fu_781_p2 = ($signed(13'd5341) + $signed(mul_ln731_3_fu_104_p2));

assign add_ln731_fu_346_p2 = ($signed(13'd5341) + $signed(mul_ln731_fu_106_p2));

assign ap_ready = 1'b1;

assign ap_return_0 = sext_ln731_fu_360_p1;

assign ap_return_1 = sext_ln731_1_fu_418_p1;

assign ap_return_10 = sext_ln731_7_fu_853_p1;

assign ap_return_11 = zext_ln731_27_fu_907_p1;

assign ap_return_2 = zext_ln731_6_fu_472_p1;

assign ap_return_3 = sext_ln731_2_fu_505_p1;

assign ap_return_4 = sext_ln731_3_fu_563_p1;

assign ap_return_5 = zext_ln731_13_fu_617_p1;

assign ap_return_6 = sext_ln731_4_fu_650_p1;

assign ap_return_7 = sext_ln731_5_fu_708_p1;

assign ap_return_8 = zext_ln731_20_fu_762_p1;

assign ap_return_9 = sext_ln731_6_fu_795_p1;

assign mul_ln731_1_fu_105_p1 = mul_ln731_1_fu_105_p10;

assign mul_ln731_1_fu_105_p10 = tmp_4_fu_476_p4;

assign mul_ln731_1_fu_105_p2 = (13'd185 * mul_ln731_1_fu_105_p1);

assign mul_ln731_2_fu_112_p1 = mul_ln731_2_fu_112_p10;

assign mul_ln731_2_fu_112_p10 = tmp_7_fu_621_p4;

assign mul_ln731_2_fu_112_p2 = (13'd185 * mul_ln731_2_fu_112_p1);

assign mul_ln731_3_fu_104_p1 = mul_ln731_3_fu_104_p10;

assign mul_ln731_3_fu_104_p10 = tmp_s_fu_766_p4;

assign mul_ln731_3_fu_104_p2 = (13'd185 * mul_ln731_3_fu_104_p1);

assign mul_ln731_fu_106_p1 = mul_ln731_fu_106_p10;

assign mul_ln731_fu_106_p10 = trunc_ln446_fu_337_p1;

assign mul_ln731_fu_106_p2 = (13'd185 * mul_ln731_fu_106_p1);

assign res_11_V_write_assi_fu_899_p3 = {{add_ln731_11_fu_893_p2}, {1'd0}};

assign res_2_V_write_assig_fu_464_p3 = {{add_ln731_2_fu_458_p2}, {1'd0}};

assign res_5_V_write_assig_fu_609_p3 = {{add_ln731_5_fu_603_p2}, {1'd0}};

assign res_8_V_write_assig_fu_754_p3 = {{add_ln731_8_fu_748_p2}, {1'd0}};

assign sext_ln731_1_fu_418_p1 = $signed(tmp_1_fu_410_p3);

assign sext_ln731_2_fu_505_p1 = $signed(tmp_8_fu_497_p3);

assign sext_ln731_3_fu_563_p1 = $signed(tmp_12_fu_555_p3);

assign sext_ln731_4_fu_650_p1 = $signed(tmp_13_fu_642_p3);

assign sext_ln731_5_fu_708_p1 = $signed(tmp_15_fu_700_p3);

assign sext_ln731_6_fu_795_p1 = $signed(tmp_16_fu_787_p3);

assign sext_ln731_7_fu_853_p1 = $signed(tmp_18_fu_845_p3);

assign sext_ln731_fu_360_p1 = $signed(tmp_2_fu_352_p3);

assign shl_ln731_10_fu_821_p3 = {{tmp_17_fu_799_p4}, {3'd0}};

assign shl_ln731_11_fu_871_p3 = {{tmp_11_fu_857_p4}, {2'd0}};

assign shl_ln731_1_fu_374_p3 = {{tmp_5_fu_364_p4}, {7'd0}};

assign shl_ln731_2_fu_386_p3 = {{tmp_5_fu_364_p4}, {3'd0}};

assign shl_ln731_3_fu_664_p3 = {{tmp_14_fu_654_p4}, {7'd0}};

assign shl_ln731_4_fu_436_p3 = {{tmp_3_fu_422_p4}, {2'd0}};

assign shl_ln731_5_fu_676_p3 = {{tmp_14_fu_654_p4}, {3'd0}};

assign shl_ln731_6_fu_726_p3 = {{tmp_9_fu_712_p4}, {2'd0}};

assign shl_ln731_7_fu_519_p3 = {{tmp_10_fu_509_p4}, {7'd0}};

assign shl_ln731_8_fu_531_p3 = {{tmp_10_fu_509_p4}, {3'd0}};

assign shl_ln731_9_fu_809_p3 = {{tmp_17_fu_799_p4}, {7'd0}};

assign shl_ln731_s_fu_581_p3 = {{tmp_6_fu_567_p4}, {2'd0}};

assign tmp_10_fu_509_p4 = {{data_V_read[24:20]}};

assign tmp_11_fu_857_p4 = {{data_V_read[59:55]}};

assign tmp_12_fu_555_p3 = {{add_ln731_4_fu_549_p2}, {1'd0}};

assign tmp_13_fu_642_p3 = {{add_ln731_6_fu_636_p2}, {1'd0}};

assign tmp_14_fu_654_p4 = {{data_V_read[39:35]}};

assign tmp_15_fu_700_p3 = {{add_ln731_7_fu_694_p2}, {1'd0}};

assign tmp_16_fu_787_p3 = {{add_ln731_9_fu_781_p2}, {1'd0}};

assign tmp_17_fu_799_p4 = {{data_V_read[54:50]}};

assign tmp_18_fu_845_p3 = {{add_ln731_10_fu_839_p2}, {1'd0}};

assign tmp_1_fu_410_p3 = {{add_ln731_1_fu_404_p2}, {1'd0}};

assign tmp_2_fu_352_p3 = {{add_ln731_fu_346_p2}, {1'd0}};

assign tmp_3_fu_422_p4 = {{data_V_read[14:10]}};

assign tmp_4_fu_476_p4 = {{data_V_read[19:15]}};

assign tmp_5_fu_364_p4 = {{data_V_read[9:5]}};

assign tmp_6_fu_567_p4 = {{data_V_read[29:25]}};

assign tmp_7_fu_621_p4 = {{data_V_read[34:30]}};

assign tmp_8_fu_497_p3 = {{add_ln731_3_fu_491_p2}, {1'd0}};

assign tmp_9_fu_712_p4 = {{data_V_read[44:40]}};

assign tmp_s_fu_766_p4 = {{data_V_read[49:45]}};

assign trunc_ln446_fu_337_p1 = data_V_read[4:0];

assign zext_ln731_10_fu_577_p1 = tmp_6_fu_567_p4;

assign zext_ln731_11_fu_589_p1 = shl_ln731_s_fu_581_p3;

assign zext_ln731_12_fu_599_p1 = add_ln731_15_fu_593_p2;

assign zext_ln731_13_fu_617_p1 = res_5_V_write_assig_fu_609_p3;

assign zext_ln731_15_fu_672_p1 = shl_ln731_3_fu_664_p3;

assign zext_ln731_16_fu_684_p1 = shl_ln731_5_fu_676_p3;

assign zext_ln731_17_fu_722_p1 = tmp_9_fu_712_p4;

assign zext_ln731_18_fu_734_p1 = shl_ln731_6_fu_726_p3;

assign zext_ln731_19_fu_744_p1 = add_ln731_17_fu_738_p2;

assign zext_ln731_1_fu_382_p1 = shl_ln731_1_fu_374_p3;

assign zext_ln731_20_fu_762_p1 = res_8_V_write_assig_fu_754_p3;

assign zext_ln731_22_fu_817_p1 = shl_ln731_9_fu_809_p3;

assign zext_ln731_23_fu_829_p1 = shl_ln731_10_fu_821_p3;

assign zext_ln731_24_fu_867_p1 = tmp_11_fu_857_p4;

assign zext_ln731_25_fu_879_p1 = shl_ln731_11_fu_871_p3;

assign zext_ln731_26_fu_889_p1 = add_ln731_19_fu_883_p2;

assign zext_ln731_27_fu_907_p1 = res_11_V_write_assi_fu_899_p3;

assign zext_ln731_2_fu_394_p1 = shl_ln731_2_fu_386_p3;

assign zext_ln731_3_fu_432_p1 = tmp_3_fu_422_p4;

assign zext_ln731_4_fu_444_p1 = shl_ln731_4_fu_436_p3;

assign zext_ln731_5_fu_454_p1 = add_ln731_13_fu_448_p2;

assign zext_ln731_6_fu_472_p1 = res_2_V_write_assig_fu_464_p3;

assign zext_ln731_8_fu_527_p1 = shl_ln731_7_fu_519_p3;

assign zext_ln731_9_fu_539_p1 = shl_ln731_8_fu_531_p3;

endmodule //normalize_0_0_0_0_0_s
