#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 17:33:48 2020
# Process ID: 26336
# Current directory: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26420 F:\Repos\MIPS-CPU-HDL\Single-Cycle-MIPS\Single-Cycle-MIPS.xpr
# Log file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/vivado.log
# Journal file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.xpr
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/projects/Single-Cycle-MIPS' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 689.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 15 18:33:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 689.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.ans could not be opened
ERROR: File descriptor (0) passed to $fscanf in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 136 is not valid.
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.run could not be opened
========== In runtime checker ==========
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 712.473 ; gain = 22.957
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.run could not be opened
========== In runtime checker ==========
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 712.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.run could not be opened
========== In runtime checker ==========
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
ERROR: File descriptor (0) passed to $feof in file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv at line 74 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1:
cycle =           2:
cycle =           3:
cycle =           4:
cycle =           5:
cycle =           6:
cycle =           7:
cycle =           8:
cycle =           9:
cycle =          10:
cycle =          11:
cycle =          12:
cycle =          13:
cycle =          14:
cycle =          15:
cycle =          16:
cycle =          17:
cycle =          18:
cycle =          19:
cycle =          20:
cycle =          21:
cycle =          22:
cycle =          23:
cycle =          24:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 712.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1:
cycle =           2:
cycle =           3:
cycle =           4:
cycle =           5:
cycle =           6:
cycle =           7:
cycle =           8:
cycle =           9:
cycle =          10:
cycle =          11:
cycle =          12:
cycle =          13:
cycle =          14:
cycle =          15:
cycle =          16:
cycle =          17:
cycle =          18:
cycle =          19:
cycle =          20:
cycle =          21:
cycle =          22:
cycle =          23:
cycle =          24:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 712.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1:
cycle =           2:
cycle =           3:
cycle =           4:
cycle =           5:
cycle =           6:
cycle =           7:
cycle =           8:
cycle =           9:
cycle =          10:
cycle =          11:
cycle =          12:
cycle =          13:
cycle =          14:
cycle =          15:
cycle =          16:
cycle =          17:
cycle =          18:
cycle =          19:
cycle =          20:
cycle =          21:
cycle =          22:
cycle =          23:
cycle =          24:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 712.859 ; gain = 0.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: ad hoc ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         19 instructions in total
========== In runtime checker ==========
cycle =           1:
cycle =           2:
cycle =           3:
cycle =           4:
cycle =           5:
cycle =           6:
cycle =           7:
cycle =           8:
cycle =           9:
cycle =          10:
cycle =          11:
cycle =          12:
cycle =          13:
cycle =          14:
cycle =          15:
cycle =          16:
cycle =          17:
cycle =          18:
cycle =          19:
cycle =          20:
cycle =          21:
cycle =          22:
cycle =          23:
cycle =          24:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 715.656 ; gain = 2.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 716.332 ; gain = 0.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1:
cycle =           2:
cycle =           3:
cycle =           4:
cycle =           5:
cycle =           6:
cycle =           7:
cycle =           8:
cycle =           9:
cycle =          10:
cycle =          11:
cycle =          12:
cycle =          13:
cycle =          14:
cycle =          15:
cycle =          16:
cycle =          17:
cycle =          18:
cycle =          19:
cycle =          20:
cycle =          21:
cycle =          22:
cycle =          23:
cycle =          24:
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 727.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mips
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 795.934 ; gain = 68.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:23]
	Parameter ADDRLEN bound to: 32 - type: integer 
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcounter' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcounter' (1#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:23]
	Parameter ADDRLEN bound to: 5 - type: integer 
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
	Parameter DATALEN bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:23]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'bx1xxxxxx will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'b1x100000 will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'b1x100010 will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'b1x100100 will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'b1x100101 will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-153] case item 8'b1x101010 will never be executed [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:43]
WARNING: [Synth 8-87] always_comb on 'Out_reg' did not result in combinational logic [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:35]
WARNING: [Synth 8-3848] Net ALUControl in module/entity control does not have driver. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (8#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:23]
WARNING: [Synth 8-3331] design control has unconnected port ALUControl[2]
WARNING: [Synth 8-3331] design control has unconnected port ALUControl[1]
WARNING: [Synth 8-3331] design control has unconnected port ALUControl[0]
WARNING: [Synth 8-3331] design control has unconnected port Funct[5]
WARNING: [Synth 8-3331] design control has unconnected port Funct[4]
WARNING: [Synth 8-3331] design control has unconnected port Funct[3]
WARNING: [Synth 8-3331] design control has unconnected port Funct[2]
WARNING: [Synth 8-3331] design control has unconnected port Funct[1]
WARNING: [Synth 8-3331] design control has unconnected port Funct[0]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[31]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[30]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[29]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[28]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[27]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[26]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[25]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[24]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[23]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[22]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[21]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[20]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[19]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[18]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[17]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[16]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[15]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[14]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[13]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[12]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[11]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[10]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[9]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[8]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[7]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[6]
WARNING: [Synth 8-3331] design regfile has unconnected port wd3[5]
WARNING: [Synth 8-3331] design mips has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 851.637 ; gain = 123.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 851.637 ; gain = 123.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 851.637 ; gain = 123.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1245.375 ; gain = 517.520
23 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1245.375 ; gain = 517.520
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'pc' might have multiple concurrent drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'pc' might have multiple concurrent drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'pc' might have multiple concurrent drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3818] variable 'cur_pc' is driven by invalid combination of procedural drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:26]
WARNING: [VRFC 10-2921] 'cur_pc' driven by this always_ff block should not be driven by any other process [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3818] variable 'cur_pc' is driven by invalid combination of procedural drivers [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:26]
WARNING: [VRFC 10-2921] 'cur_pc' driven by this always_ff block should not be driven by any other process [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0xxxxxxxxx
cycle =           2: pc = 0xxxxxxxxx
cycle =           3: pc = 0xxxxxxxxx
cycle =           4: pc = 0xxxxxxxxx
cycle =           5: pc = 0xxxxxxxxx
cycle =           6: pc = 0xxxxxxxxx
cycle =           7: pc = 0xxxxxxxxx
cycle =           8: pc = 0xxxxxxxxx
cycle =           9: pc = 0xxxxxxxxx
cycle =          10: pc = 0xxxxxxxxx
cycle =          11: pc = 0xxxxxxxxx
cycle =          12: pc = 0xxxxxxxxx
cycle =          13: pc = 0xxxxxxxxx
cycle =          14: pc = 0xxxxxxxxx
cycle =          15: pc = 0xxxxxxxxx
cycle =          16: pc = 0xxxxxxxxx
cycle =          17: pc = 0xxxxxxxxx
cycle =          18: pc = 0xxxxxxxxx
cycle =          19: pc = 0xxxxxxxxx
cycle =          20: pc = 0xxxxxxxxx
cycle =          21: pc = 0xxxxxxxxx
cycle =          22: pc = 0xxxxxxxxx
cycle =          23: pc = 0xxxxxxxxx
cycle =          24: pc = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
cycle =           2: pc = 0x00000008
cycle =           3: pc = 0x0000000c
cycle =           4: pc = 0x00000010
cycle =           5: pc = 0x00000014
cycle =           6: pc = 0x00000018
cycle =           7: pc = 0x0000001c
cycle =           8: pc = 0x00000020
cycle =           9: pc = 0x00000024
cycle =          10: pc = 0x00000028
cycle =          11: pc = 0x0000002c
cycle =          12: pc = 0x00000030
cycle =          13: pc = 0x00000034
cycle =          14: pc = 0x00000038
cycle =          15: pc = 0x0000003c
cycle =          16: pc = 0x00000040
cycle =          17: pc = 0x00000044
cycle =          18: pc = 0x00000048
cycle =          19: pc = 0x0000004c
cycle =          20: pc = 0x00000050
cycle =          21: pc = 0x00000054
cycle =          22: pc = 0x00000058
cycle =          23: pc = 0x0000005c
cycle =          24: pc = 0x00000060
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
cycle =           2: pc = 0x00000008
cycle =           3: pc = 0x0000000c
cycle =           4: pc = 0x00000010
cycle =           5: pc = 0x00000014
cycle =           6: pc = 0x00000018
cycle =           7: pc = 0x0000001c
cycle =           8: pc = 0x00000020
cycle =           9: pc = 0x00000024
cycle =          10: pc = 0x00000028
cycle =          11: pc = 0x0000002c
cycle =          12: pc = 0x00000030
cycle =          13: pc = 0x00000034
cycle =          14: pc = 0x00000038
cycle =          15: pc = 0x0000003c
cycle =          16: pc = 0x00000040
cycle =          17: pc = 0x00000044
cycle =          18: pc = 0x00000048
cycle =          19: pc = 0x0000004c
cycle =          20: pc = 0x00000050
cycle =          21: pc = 0x00000054
cycle =          22: pc = 0x00000058
cycle =          23: pc = 0x0000005c
cycle =          24: pc = 0x00000060
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
add_bp {F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv} 45
remove_bps -file {F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv} -line 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 109. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
cycle =           2: pc = 0x00000008
cycle =           3: pc = 0x0000000c
cycle =           4: pc = 0x00000010
cycle =           5: pc = 0x00000014
cycle =           6: pc = 0x00000018
cycle =           7: pc = 0x0000001c
cycle =           8: pc = 0x00000020
cycle =           9: pc = 0x00000024
cycle =          10: pc = 0x00000028
cycle =          11: pc = 0x0000002c
cycle =          12: pc = 0x00000030
cycle =          13: pc = 0x00000034
cycle =          14: pc = 0x00000038
cycle =          15: pc = 0x0000003c
cycle =          16: pc = 0x00000040
cycle =          17: pc = 0x00000044
cycle =          18: pc = 0x00000048
cycle =          19: pc = 0x0000004c
cycle =          20: pc = 0x00000050
cycle =          21: pc = 0x00000054
cycle =          22: pc = 0x00000058
cycle =          23: pc = 0x0000005c
cycle =          24: pc = 0x00000060
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 110. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          1 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 0xZ0
cycle =           2: pc = 0x00000008
a1 = 0xZ0
cycle =           3: pc = 0x0000000c
a1 = 0xZ0
cycle =           4: pc = 0x00000010
a1 = 0xZ0
cycle =           5: pc = 0x00000014
a1 = 0xZ0
cycle =           6: pc = 0x00000018
a1 = 0xZ0
cycle =           7: pc = 0x0000001c
a1 = 0xZ0
cycle =           8: pc = 0x00000020
a1 = 0xZ0
cycle =           9: pc = 0x00000024
a1 = 0xZ0
cycle =          10: pc = 0x00000028
a1 = 0xZ0
cycle =          11: pc = 0x0000002c
a1 = 0xZ0
cycle =          12: pc = 0x00000030
a1 = 0xZ0
cycle =          13: pc = 0x00000034
a1 = 0xZ0
cycle =          14: pc = 0x00000038
a1 = 0xZ0
cycle =          15: pc = 0x0000003c
a1 = 0xZ0
cycle =          16: pc = 0x00000040
a1 = 0xZ0
cycle =          17: pc = 0x00000044
a1 = 0xZ0
cycle =          18: pc = 0x00000048
a1 = 0xZ0
cycle =          19: pc = 0x0000004c
a1 = 0xZ0
cycle =          20: pc = 0x00000050
a1 = 0xZ0
cycle =          21: pc = 0x00000054
a1 = 0xZ0
cycle =          22: pc = 0x00000058
a1 = 0xZ0
cycle =          23: pc = 0x0000005c
a1 = 0xZ0
cycle =          24: pc = 0x00000060
a1 = 0xZ0
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 110. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 0xZ2
cycle =           2: pc = 0x00000008
a1 = 0xZ0
cycle =           3: pc = 0x0000000c
a1 = 0xZ0
cycle =           4: pc = 0x00000010
a1 = 0xZ0
cycle =           5: pc = 0x00000014
a1 = 0xZ0
cycle =           6: pc = 0x00000018
a1 = 0xZ0
cycle =           7: pc = 0x0000001c
a1 = 0xZ0
cycle =           8: pc = 0x00000020
a1 = 0xZ0
cycle =           9: pc = 0x00000024
a1 = 0xZ0
cycle =          10: pc = 0x00000028
a1 = 0xZ0
cycle =          11: pc = 0x0000002c
a1 = 0xZ0
cycle =          12: pc = 0x00000030
a1 = 0xZ0
cycle =          13: pc = 0x00000034
a1 = 0xZ0
cycle =          14: pc = 0x00000038
a1 = 0xZ0
cycle =          15: pc = 0x0000003c
a1 = 0xZ0
cycle =          16: pc = 0x00000040
a1 = 0xZ0
cycle =          17: pc = 0x00000044
a1 = 0xZ0
cycle =          18: pc = 0x00000048
a1 = 0xZ0
cycle =          19: pc = 0x0000004c
a1 = 0xZ0
cycle =          20: pc = 0x00000050
a1 = 0xZ0
cycle =          21: pc = 0x00000054
a1 = 0xZ0
cycle =          22: pc = 0x00000058
a1 = 0xZ0
cycle =          23: pc = 0x0000005c
a1 = 0xZ0
cycle =          24: pc = 0x00000060
a1 = 0xZ0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 110. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 0xZ2
cycle =           2: pc = 0x00000008
a1 = 0xZ0
cycle =           3: pc = 0x0000000c
a1 = 0xZ0
cycle =           4: pc = 0x00000010
a1 = 0xZ0
cycle =           5: pc = 0x00000014
a1 = 0xZ0
cycle =           6: pc = 0x00000018
a1 = 0xZ0
cycle =           7: pc = 0x0000001c
a1 = 0xZ0
cycle =           8: pc = 0x00000020
a1 = 0xZ0
cycle =           9: pc = 0x00000024
a1 = 0xZ0
cycle =          10: pc = 0x00000028
a1 = 0xZ0
cycle =          11: pc = 0x0000002c
a1 = 0xZ0
cycle =          12: pc = 0x00000030
a1 = 0xZ0
cycle =          13: pc = 0x00000034
a1 = 0xZ0
cycle =          14: pc = 0x00000038
a1 = 0xZ0
cycle =          15: pc = 0x0000003c
a1 = 0xZ0
cycle =          16: pc = 0x00000040
a1 = 0xZ0
cycle =          17: pc = 0x00000044
a1 = 0xZ0
cycle =          18: pc = 0x00000048
a1 = 0xZ0
cycle =          19: pc = 0x0000004c
a1 = 0xZ0
cycle =          20: pc = 0x00000050
a1 = 0xZ0
cycle =          21: pc = 0x00000054
a1 = 0xZ0
cycle =          22: pc = 0x00000058
a1 = 0xZ0
cycle =          23: pc = 0x0000005c
a1 = 0xZ0
cycle =          24: pc = 0x00000060
a1 = 0xZ0
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 110. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = z10010, a2 = z10011
cycle =           2: pc = 0x00000008
a1 = z00000, a2 = z00000
cycle =           3: pc = 0x0000000c
a1 = z00000, a2 = z00000
cycle =           4: pc = 0x00000010
a1 = z00000, a2 = z00000
cycle =           5: pc = 0x00000014
a1 = z00000, a2 = z00000
cycle =           6: pc = 0x00000018
a1 = z00000, a2 = z00000
cycle =           7: pc = 0x0000001c
a1 = z00000, a2 = z00000
cycle =           8: pc = 0x00000020
a1 = z00000, a2 = z00000
cycle =           9: pc = 0x00000024
a1 = z00000, a2 = z00000
cycle =          10: pc = 0x00000028
a1 = z00000, a2 = z00000
cycle =          11: pc = 0x0000002c
a1 = z00000, a2 = z00000
cycle =          12: pc = 0x00000030
a1 = z00000, a2 = z00000
cycle =          13: pc = 0x00000034
a1 = z00000, a2 = z00000
cycle =          14: pc = 0x00000038
a1 = z00000, a2 = z00000
cycle =          15: pc = 0x0000003c
a1 = z00000, a2 = z00000
cycle =          16: pc = 0x00000040
a1 = z00000, a2 = z00000
cycle =          17: pc = 0x00000044
a1 = z00000, a2 = z00000
cycle =          18: pc = 0x00000048
a1 = z00000, a2 = z00000
cycle =          19: pc = 0x0000004c
a1 = z00000, a2 = z00000
cycle =          20: pc = 0x00000050
a1 = z00000, a2 = z00000
cycle =          21: pc = 0x00000054
a1 = z00000, a2 = z00000
cycle =          22: pc = 0x00000058
a1 = z00000, a2 = z00000
cycle =          23: pc = 0x0000005c
a1 = z00000, a2 = z00000
cycle =          24: pc = 0x00000060
a1 = z00000, a2 = z00000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 110. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 120. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           2: pc = 0x00000008
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           3: pc = 0x0000000c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           4: pc = 0x00000010
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           5: pc = 0x00000014
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           6: pc = 0x00000018
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           7: pc = 0x0000001c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           8: pc = 0x00000020
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =           9: pc = 0x00000024
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          10: pc = 0x00000028
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          11: pc = 0x0000002c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          12: pc = 0x00000030
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          13: pc = 0x00000034
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          14: pc = 0x00000038
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          15: pc = 0x0000003c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          16: pc = 0x00000040
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          17: pc = 0x00000044
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          18: pc = 0x00000048
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          19: pc = 0x0000004c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          20: pc = 0x00000050
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          21: pc = 0x00000054
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          22: pc = 0x00000058
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          23: pc = 0x0000005c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
cycle =          24: pc = 0x00000060
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 121. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           2: pc = 0x00000008
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           3: pc = 0x0000000c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           4: pc = 0x00000010
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           5: pc = 0x00000014
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           6: pc = 0x00000018
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           7: pc = 0x0000001c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           8: pc = 0x00000020
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           9: pc = 0x00000024
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          10: pc = 0x00000028
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          11: pc = 0x0000002c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          12: pc = 0x00000030
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          13: pc = 0x00000034
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          14: pc = 0x00000038
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          15: pc = 0x0000003c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          16: pc = 0x00000040
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          17: pc = 0x00000044
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          18: pc = 0x00000048
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          19: pc = 0x0000004c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          20: pc = 0x00000050
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          21: pc = 0x00000054
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          22: pc = 0x00000058
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          23: pc = 0x0000005c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          24: pc = 0x00000060
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1245.375 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 121. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           2: pc = 0x00000008
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           3: pc = 0x0000000c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           4: pc = 0x00000010
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           5: pc = 0x00000014
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           6: pc = 0x00000018
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           7: pc = 0x0000001c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           8: pc = 0x00000020
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           9: pc = 0x00000024
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          10: pc = 0x00000028
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          11: pc = 0x0000002c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          12: pc = 0x00000030
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          13: pc = 0x00000034
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          14: pc = 0x00000038
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          15: pc = 0x0000003c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          16: pc = 0x00000040
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          17: pc = 0x00000044
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          18: pc = 0x00000048
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          19: pc = 0x0000004c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          20: pc = 0x00000050
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          21: pc = 0x00000054
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          22: pc = 0x00000058
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          23: pc = 0x0000005c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          24: pc = 0x00000060
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 121. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 139. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           2: pc = 0x00000008
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           3: pc = 0x0000000c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           4: pc = 0x00000010
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           5: pc = 0x00000014
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           6: pc = 0x00000018
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           7: pc = 0x0000001c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           8: pc = 0x00000020
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =           9: pc = 0x00000024
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          10: pc = 0x00000028
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          11: pc = 0x0000002c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          12: pc = 0x00000030
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          13: pc = 0x00000034
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          14: pc = 0x00000038
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          15: pc = 0x0000003c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          16: pc = 0x00000040
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          17: pc = 0x00000044
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          18: pc = 0x00000048
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          19: pc = 0x0000004c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          20: pc = 0x00000050
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          21: pc = 0x00000054
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          22: pc = 0x00000058
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          23: pc = 0x0000005c
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
cycle =          24: pc = 0x00000060
rd1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, rd2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
R[0] = 0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'a1' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 112. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 122. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 140. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = z10010b, a2 = z10011b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           2: pc = 0x00000008
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           3: pc = 0x0000000c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           4: pc = 0x00000010
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           5: pc = 0x00000014
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           6: pc = 0x00000018
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           7: pc = 0x0000001c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           8: pc = 0x00000020
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =           9: pc = 0x00000024
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          10: pc = 0x00000028
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          11: pc = 0x0000002c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          12: pc = 0x00000030
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          13: pc = 0x00000034
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          14: pc = 0x00000038
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          15: pc = 0x0000003c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          16: pc = 0x00000040
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          17: pc = 0x00000044
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          18: pc = 0x00000048
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          19: pc = 0x0000004c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          20: pc = 0x00000050
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          21: pc = 0x00000054
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          22: pc = 0x00000058
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          23: pc = 0x0000005c
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
cycle =          24: pc = 0x00000060
a1 = z00000b, a2 = z00000b
rd1 = 0xxxxxxxxx, rd2 = 0xxxxxxxxx
R[0] = 0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 112. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 122. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 140. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
cycle =           2: pc = 0x00000008
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
cycle =           3: pc = 0x0000000c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           4: pc = 0x00000010
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           5: pc = 0x00000014
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           6: pc = 0x00000018
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           7: pc = 0x0000001c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           8: pc = 0x00000020
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =           9: pc = 0x00000024
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          10: pc = 0x00000028
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          11: pc = 0x0000002c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          12: pc = 0x00000030
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          13: pc = 0x00000034
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          14: pc = 0x00000038
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          15: pc = 0x0000003c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          16: pc = 0x00000040
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          17: pc = 0x00000044
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          18: pc = 0x00000048
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          19: pc = 0x0000004c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          20: pc = 0x00000050
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          21: pc = 0x00000054
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          22: pc = 0x00000058
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          23: pc = 0x0000005c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
cycle =          24: pc = 0x00000060
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.156 ; gain = 1.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.156 ; gain = 1.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000
cycle =           2: pc = 0x00000008
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000
cycle =           3: pc = 0x0000000c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           4: pc = 0x00000010
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           5: pc = 0x00000014
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           6: pc = 0x00000018
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           7: pc = 0x0000001c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           8: pc = 0x00000020
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =           9: pc = 0x00000024
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          10: pc = 0x00000028
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          11: pc = 0x0000002c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          12: pc = 0x00000030
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          13: pc = 0x00000034
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          14: pc = 0x00000038
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          15: pc = 0x0000003c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          16: pc = 0x00000040
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          17: pc = 0x00000044
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          18: pc = 0x00000048
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          19: pc = 0x0000004c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          20: pc = 0x00000050
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          21: pc = 0x00000054
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          22: pc = 0x00000058
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          23: pc = 0x0000005c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
cycle =          24: pc = 0x00000060
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.555 ; gain = 1.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           2: pc = 0x00000008
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           3: pc = 0x0000000c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           4: pc = 0x00000010
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           5: pc = 0x00000014
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           6: pc = 0x00000018
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           7: pc = 0x0000001c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           8: pc = 0x00000020
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           9: pc = 0x00000024
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          10: pc = 0x00000028
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          11: pc = 0x0000002c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          12: pc = 0x00000030
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          13: pc = 0x00000034
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          14: pc = 0x00000038
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          15: pc = 0x0000003c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          16: pc = 0x00000040
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          17: pc = 0x00000044
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          18: pc = 0x00000048
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          19: pc = 0x0000004c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          20: pc = 0x00000050
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          21: pc = 0x00000054
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          22: pc = 0x00000058
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          23: pc = 0x0000005c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          24: pc = 0x00000060
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.031 ; gain = 5.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           2: pc = 0x00000008
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           3: pc = 0x0000000c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           4: pc = 0x00000010
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           5: pc = 0x00000014
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           6: pc = 0x00000018
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           7: pc = 0x0000001c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           8: pc = 0x00000020
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =           9: pc = 0x00000024
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          10: pc = 0x00000028
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          11: pc = 0x0000002c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          12: pc = 0x00000030
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          13: pc = 0x00000034
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          14: pc = 0x00000038
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          15: pc = 0x0000003c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          16: pc = 0x00000040
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          17: pc = 0x00000044
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          18: pc = 0x00000048
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          19: pc = 0x0000004c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          20: pc = 0x00000050
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          21: pc = 0x00000054
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          22: pc = 0x00000058
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          23: pc = 0x0000005c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
cycle =          24: pc = 0x00000060
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0xxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.527 ; gain = 9.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000004
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           2: pc = 0x00000008
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           3: pc = 0x0000000c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           4: pc = 0x00000010
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           5: pc = 0x00000014
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           6: pc = 0x00000018
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           7: pc = 0x0000001c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           8: pc = 0x00000020
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =           9: pc = 0x00000024
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          10: pc = 0x00000028
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          11: pc = 0x0000002c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          12: pc = 0x00000030
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          13: pc = 0x00000034
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          14: pc = 0x00000038
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          15: pc = 0x0000003c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          16: pc = 0x00000040
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          17: pc = 0x00000044
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          18: pc = 0x00000048
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          19: pc = 0x0000004c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          20: pc = 0x00000050
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          21: pc = 0x00000054
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          22: pc = 0x00000058
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          23: pc = 0x0000005c
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
cycle =          24: pc = 0x00000060
a1 = 00000b, a2 = 00000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0xxxxxxxxx
mips.WriteData = 0x00000000, writedata = 0x00000000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.945 ; gain = 5.352
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.945 ; gain = 5.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
[Error] PC: 0x00000000 Cycle:           1	Expected: [0x00000004]=0x00000000, Got: [0xxxxxxxxx]=0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.285 ; gain = 9.340
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.285 ; gain = 9.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
[Error] PC: 0x00000000 Cycle:           1	Expected: [0x00000004]=0x00000000, Got: [0xxxxxxxxx]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.477 ; gain = 0.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 142. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0xxxxxxxxx
[Error] PC: 0x00000000 Cycle:           1	Expected: [0x00000004]=0x00000000, Got: [0xxxxxxxxx]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.680 ; gain = 8.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 142. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0xxxxxxxxx, ALUControl = xxx
[Error] PC: 0x00000000 Cycle:           1	Expected: [0x00000004]=0x00000000, Got: [0xxxxxxxxx]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.355 ; gain = 4.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 142. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
WARNING: file F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/test1/test1.data could not be opened
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
successfully pass runtime checker
========== In memory judge ==========
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.340 ; gain = 3.344
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.340 ; gain = 3.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 142. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
successfully pass runtime checker
========== In memory judge ==========
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.563 ; gain = 1.590
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.563 ; gain = 1.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          2 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10000b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
[Error] PC: 0x00000000 Cycle:           1	Expected: [0x00000000]=0x0000000c, Got: [0x00000004]=0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.078 ; gain = 6.496
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.078 ; gain = 6.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
cycle =           2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           3: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           4: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           5: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           6: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           7: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           8: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           9: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          10: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          11: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          12: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          13: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          14: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          15: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          16: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          17: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          18: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          19: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          20: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          21: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          22: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          23: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          24: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1334.574 ; gain = 14.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 142. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
cycle =           2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           3: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           4: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           5: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           6: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           7: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           8: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =           9: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          10: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          11: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          12: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          13: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          14: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          15: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          16: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          17: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          18: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          19: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          20: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          21: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          22: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          23: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
cycle =          24: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.781 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1334.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'out' is not declared under prefix 'control' [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle =           2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           3: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           4: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           5: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           6: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           7: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           8: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           9: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          10: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          11: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          12: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          13: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          14: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          15: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          16: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          17: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          18: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          19: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          20: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          21: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          22: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          23: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =          24: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.820 ; gain = 3.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle =           1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle =           2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle =           3: pc = 0x00000008
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle =           4: pc = 0x0000000c
a1 = 00000b, a2 = 10001b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.051 ; gain = 6.230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.051 ; gain = 6.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x00000008
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0x0000000c
a1 = 00000b, a2 = 10001b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.781 ; gain = 6.652
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.781 ; gain = 6.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.a = 0x0, alu.b = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.a = 0x0, alu.b = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x00000008
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.a = 0x0, alu.b = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0x0000000c
a1 = 00000b, a2 = 10001b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
alu.a = 0x0, alu.b = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.895 ; gain = 6.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x00000000
a1 = 00000b, a2 = 10010b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x00000004
a1 = 00000b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x00000008
a1 = 10010b, a2 = 10011b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0x0000000c
a1 = 00000b, a2 = 10001b
rd1 = 0x00000000, rd2 = 0x00000000
R[0] = 0x00000000
mips.WriteData = 0x00000000, writedata = 0x00000000
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1364.594 ; gain = 2.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 125. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 143. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1372.219 ; gain = 3.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10011b
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10001b
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = x000xb
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.473 ; gain = 4.254
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.473 ; gain = 4.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10011b, we3 = 1
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10001b, we3 = 1
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = x000xb, we3 = 0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.816 ; gain = 5.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 144. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10001b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.348 ; gain = 6.484
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.348 ; gain = 6.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x0
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x0
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10001b, we3 = 1, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 110000b
dmem.rd = 0x0
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
dmem.rd = 0x0
 
[Error] PC: 0x0000000c Cycle:           4	Expected: [0x00000000]=0x0000000c, Got: [0x00000000]=0x00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1396.594 ; gain = 6.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x4
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x4
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x4, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x8
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x8
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x4, rd2 = 0x8
R[17] = 0x0, R[18] = 0x4, R[19] = 0x8
a3 = 10001b, we3 = 1, wd3 = 0xc
mips.WriteData = 0x8, writedata = 0x8
SrcA = 0x4, SrcB = 0x8, alu.y = 0x0000000c, ALUControl = 010
control.Out = 110000b
dmem.rd = 0xc
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0xc
R[17] = 0xc, R[18] = 0x4, R[19] = 0x8
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0xc, writedata = 0xc
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
dmem.rd = 0x0
 
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] test1

[Done]

$finish called at time : 200 ns : File "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 170
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.105 ; gain = 5.242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.105 ; gain = 5.242
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sim_1/new/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x4
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x4
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x4, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x8
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x8
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x4, rd2 = 0x8
R[17] = 0x0, R[18] = 0x4, R[19] = 0x8
a3 = 10001b, we3 = 1, wd3 = 0xc
mips.WriteData = 0x8, writedata = 0x8
SrcA = 0x4, SrcB = 0x8, alu.y = 0x0000000c, ALUControl = 010
control.Out = 110000b
dmem.rd = 0xc
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0xc
R[17] = 0xc, R[18] = 0x4, R[19] = 0x8
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0xc, writedata = 0xc
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
dmem.rd = 0x0
 
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] test1

[Done]

$finish called at time : 200 ns : File "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 170
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1429.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x4
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x4
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x4, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x8
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x8
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x4, rd2 = 0x8
R[17] = 0x0, R[18] = 0x4, R[19] = 0x8
a3 = 10001b, we3 = 1, wd3 = 0xc
mips.WriteData = 0x8, writedata = 0x8
SrcA = 0x4, SrcB = 0x8, alu.y = 0x0000000c, ALUControl = 010
control.Out = 110000b
dmem.rd = 0xc
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0xc
R[17] = 0xc, R[18] = 0x4, R[19] = 0x8
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0xc, writedata = 0xc
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
dmem.rd = 0x0
 
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] test1

[Done]

$finish called at time : 200 ns : File "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 170
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1434.672 ; gain = 1.227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.672 ; gain = 1.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1100814564b4d7b9301ed40ccc30079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcounter
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(DATALEN=5)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /cpu_tb/summary was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
========== Test: test1 ==========
========== In init ==========
          4 instructions in total
========== In runtime checker ==========
cycle 1: pc = 0x0
a1 = 00000b, a2 = 10010b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x0, R[19] = 0x0
a3 = 10010b, we3 = 1, wd3 = 0x4
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x4, alu.y = 0x00000004, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x4
 
cycle 2: pc = 0x4
a1 = 00000b, a2 = 10011b, rd1 = 0x0, rd2 = 0x0
R[17] = 0x0, R[18] = 0x4, R[19] = 0x0
a3 = 10011b, we3 = 1, wd3 = 0x8
mips.WriteData = 0x0, writedata = 0x0
SrcA = 0x0, SrcB = 0x8, alu.y = 0x00000008, ALUControl = 010
control.Out = 101001b
dmem.rd = 0x8
 
cycle 3: pc = 0x8
a1 = 10010b, a2 = 10011b, rd1 = 0x4, rd2 = 0x8
R[17] = 0x0, R[18] = 0x4, R[19] = 0x8
a3 = 10001b, we3 = 1, wd3 = 0xc
mips.WriteData = 0x8, writedata = 0x8
SrcA = 0x4, SrcB = 0x8, alu.y = 0x0000000c, ALUControl = 010
control.Out = 110000b
dmem.rd = 0xc
 
cycle 4: pc = 0xc
a1 = 00000b, a2 = 10001b, rd1 = 0x0, rd2 = 0xc
R[17] = 0xc, R[18] = 0x4, R[19] = 0x8
a3 = x000xb, we3 = 0, wd3 = 0x0
mips.WriteData = 0xc, writedata = 0xc
SrcA = 0x0, SrcB = 0x0, alu.y = 0x00000000, ALUControl = 010
control.Out = 0x101xb
dmem.rd = 0x0
 
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] test1

[Done]

$finish called at time : 200 ns : File "F:/Repos/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" Line 170
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.660 ; gain = 6.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 12:43:07 2020...
