{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681861145268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861145270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:39:05 2023 " "Processing started: Tue Apr 18 19:39:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861145270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861145270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861145271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681861145373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681861145373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC240_top " "Found entity 1: RISC240_top" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../RISC240/regfile.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149961 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(28) " "Verilog HDL warning at memory.sv(28): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(102) " "Verilog HDL warning at memory.sv(102): extended using \"x\" or \"z\"" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149963 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_synthesis " "Found entity 2: memory_synthesis" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149963 ""} { "Info" "ISGN_ENTITY_NAME" "3 memorySystem " "Found entity 3: memorySystem" {  } { { "../RISC240/memory.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149963 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(82) " "Verilog HDL warning at library.sv(82): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(147) " "Verilog HDL warning at library.sv(147): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(173) " "Verilog HDL warning at library.sv(173): extended using \"x\" or \"z\"" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv 12 12 " "Found 12 design units, including 12 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory1024x16 " "Found entity 1: memory1024x16" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory1024x16_program " "Found entity 2: memory1024x16_program" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluMux " "Found entity 4: aluMux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder " "Found entity 7: decoder" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "9 HEXtoSevenSegment " "Found entity 9: HEXtoSevenSegment" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentDigit " "Found entity 10: SevenSegmentDigit" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "11 SevenSegmentControl " "Found entity 11: SevenSegmentControl" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""} { "Info" "ISGN_ENTITY_NAME" "12 comb_write_reg " "Found entity 12: comb_write_reg" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RISC240/datapath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(359) " "Verilog HDL warning at controlpath.sv(359): extended using \"x\" or \"z\"" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681861149967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861149969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861149969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC240_top " "Elaborating entity \"RISC240_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681861150033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r7\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861150034 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r6\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861150034 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r5\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861150034 "|RISC240_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RISC240.sv(69) " "Verilog HDL or VHDL warning at RISC240.sv(69): object \"r0\" assigned a value but never read" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681861150034 "|RISC240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG RISC240.sv(51) " "Output port \"LEDG\" at RISC240.sv(51) has no driver" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681861150037 "|RISC240_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..0\] RISC240.sv(52) " "Output port \"LEDR\[15..0\]\" at RISC240.sv(52) has no driver" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681861150037 "|RISC240_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "../RISC240/RISC240.sv" "cp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../RISC240/RISC240.sv" "dp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dp\|reg_file:rfile " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "../RISC240/datapath.sv" "rfile" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|reg_file:rfile\|register:reg1 " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|reg_file:rfile\|register:reg1\"" {  } { { "../RISC240/regfile.sv" "reg1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux datapath:dp\|reg_file:rfile\|demux:reg_en_decoder " "Elaborating entity \"demux\" for hierarchy \"datapath:dp\|reg_file:rfile\|demux:reg_en_decoder\"" {  } { { "../RISC240/regfile.sv" "reg_en_decoder" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:dp\|reg_file:rfile\|mux8to1:muxRS1 " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:dp\|reg_file:rfile\|mux8to1:muxRS1\"" {  } { { "../RISC240/regfile.sv" "muxRS1" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/regfile.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(173) " "Verilog HDL assignment warning at library.sv(173): truncated value with size 32 to match size of target (16)" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861150112 "|RISC240_top|datapath:dp|reg_file:rfile|mux8to1:muxRS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tridrive datapath:dp\|tridrive:a " "Elaborating entity \"tridrive\" for hierarchy \"datapath:dp\|tridrive:a\"" {  } { { "../RISC240/datapath.sv" "a" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluMux datapath:dp\|aluMux:MuxA " "Elaborating entity \"aluMux\" for hierarchy \"datapath:dp\|aluMux:MuxA\"" {  } { { "../RISC240/datapath.sv" "MuxA" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(147) " "Verilog HDL assignment warning at library.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861150125 "|RISC240_top|datapath:dp|aluMux:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_dp " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_dp\"" {  } { { "../RISC240/datapath.sv" "alu_dp" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(63) " "Verilog HDL assignment warning at alu.sv(63): truncated value with size 32 to match size of target (17)" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861150131 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(99) " "Verilog HDL assignment warning at alu.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "../RISC240/alu.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/alu.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681861150131 "|RISC240_top|datapath:dp|alu:alu_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:dp\|decoder:reg_load_decoder " "Elaborating entity \"decoder\" for hierarchy \"datapath:dp\|decoder:reg_load_decoder\"" {  } { { "../RISC240/datapath.sv" "reg_load_decoder" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:memAddrReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:memAddrReg\"" {  } { { "../RISC240/datapath.sv" "memAddrReg" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:condCodeReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:condCodeReg\"" {  } { { "../RISC240/datapath.sv" "condCodeReg" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySystem memorySystem:mem " "Elaborating entity \"memorySystem\" for hierarchy \"memorySystem:mem\"" {  } { { "../RISC240/RISC240.sv" "mem" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_synthesis memorySystem:mem\|memory_synthesis:mem " "Elaborating entity \"memory_synthesis\" for hierarchy \"memorySystem:mem\|memory_synthesis:mem\"" {  } { { "../RISC240/memory.sv" "mem" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/memory.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "../RISC240/RISC240.sv" "ssc" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\"" {  } { { "../RISC240/library.sv" "ssd0" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss " "Elaborating entity \"HEXtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss\"" {  } { { "../RISC240/library.sv" "h2ss" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861150180 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/memory.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/memory.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1681861150397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1681861150397 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE memory.mif " "Parameter INIT_FILE set to memory.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681861150594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681861150594 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681861150594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861151061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memorySystem:mem\|memory_synthesis:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE memory.mif " "Parameter \"INIT_FILE\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681861151061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681861151061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7g1 " "Found entity 1: altsyncram_k7g1" {  } { { "db/altsyncram_k7g1.tdf" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/db/altsyncram_k7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681861151095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861151095 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[12\] datapath:dp\|register:memDataReg\|out\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[12\]\" to the node \"datapath:dp\|register:memDataReg\|out\[12\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[13\] datapath:dp\|register:memDataReg\|out\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[13\]\" to the node \"datapath:dp\|register:memDataReg\|out\[13\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[14\] datapath:dp\|register:memDataReg\|out\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[14\]\" to the node \"datapath:dp\|register:memDataReg\|out\[14\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[15\] datapath:dp\|register:memDataReg\|out\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[15\]\" to the node \"datapath:dp\|register:memDataReg\|out\[15\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[8\] datapath:dp\|register:memDataReg\|out\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[8\]\" to the node \"datapath:dp\|register:memDataReg\|out\[8\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[9\] datapath:dp\|register:memDataReg\|out\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[9\]\" to the node \"datapath:dp\|register:memDataReg\|out\[9\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[10\] datapath:dp\|register:memDataReg\|out\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[10\]\" to the node \"datapath:dp\|register:memDataReg\|out\[10\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[11\] datapath:dp\|register:memDataReg\|out\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[11\]\" to the node \"datapath:dp\|register:memDataReg\|out\[11\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[4\] datapath:dp\|register:memDataReg\|out\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[4\]\" to the node \"datapath:dp\|register:memDataReg\|out\[4\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[5\] datapath:dp\|register:memDataReg\|out\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[5\]\" to the node \"datapath:dp\|register:memDataReg\|out\[5\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[6\] datapath:dp\|register:memDataReg\|out\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[6\]\" to the node \"datapath:dp\|register:memDataReg\|out\[6\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[7\] datapath:dp\|register:memDataReg\|out\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[7\]\" to the node \"datapath:dp\|register:memDataReg\|out\[7\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[0\] datapath:dp\|register:memDataReg\|out\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[0\]\" to the node \"datapath:dp\|register:memDataReg\|out\[0\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[1\] datapath:dp\|register:memDataReg\|out\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[1\]\" to the node \"datapath:dp\|register:memDataReg\|out\[1\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[2\] datapath:dp\|register:memDataReg\|out\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[2\]\" to the node \"datapath:dp\|register:memDataReg\|out\[2\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[3\] datapath:dp\|register:memDataReg\|out\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[3\]\" to the node \"datapath:dp\|register:memDataReg\|out\[3\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[12\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[12\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[13\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[34\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[13\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[34\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[14\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[14\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[15\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[36\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[15\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[36\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[8\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[8\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[29\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[9\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[30\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[9\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[30\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[10\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[10\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[31\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[11\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[32\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[11\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[32\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[4\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[4\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[25\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[5\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[26\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[5\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[26\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[6\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[6\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[27\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[7\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[28\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[7\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[28\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[0\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[0\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[21\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[1\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[22\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[1\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[22\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[2\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[2\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[23\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[3\] memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[24\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[3\]\" to the node \"memorySystem:mem\|memory_synthesis:mem\|mem_rtl_0_bypass\[24\]\" into an OR gate" {  } { { "../RISC240/library.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/library.sv" 123 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1681861151538 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1681861151538 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RISC240/controlpath.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/controlpath.sv" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681861151540 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681861151540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681861151996 "|RISC240_top|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681861151996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681861152043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861154411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681861154591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681861154591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681861155668 "|RISC240_top|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681861155668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1513 " "Implemented 1513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681861155669 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681861155669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1392 " "Implemented 1392 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681861155669 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681861155669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681861155669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1195 " "Peak virtual memory: 1195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861155688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:39:15 2023 " "Processing ended: Tue Apr 18 19:39:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861155688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861155688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861155688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681861155688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681861158833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861158835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:39:16 2023 " "Processing started: Tue Apr 18 19:39:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861158835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681861158835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681861158835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681861159641 ""}
{ "Info" "0" "" "Project  = ChipInterface" {  } {  } 0 0 "Project  = ChipInterface" 0 0 "Fitter" 0 0 1681861159641 ""}
{ "Info" "0" "" "Revision = ChipInterface" {  } {  } 0 0 "Revision = ChipInterface" 0 0 "Fitter" 0 0 1681861159641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681861159702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681861159702 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ChipInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ChipInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681861159727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681861159750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681861159750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681861160627 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681861161999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681861161999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681861162002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681861162002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681861162002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681861162002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/16.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1681861162002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1681861162002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681861162003 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681861162124 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "105 105 " "No exact pin location assignment(s) for 105 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1681861162467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681861163375 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681861163376 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681861163382 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1681861163382 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681861163382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[0\]~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1681861163486 ""}  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681861163486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node KEY\[1\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1681861163486 ""}  } { { "../RISC240/RISC240.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/RISC240/RISC240.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 0 { 0 ""} 0 2439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681861163486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681861164384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681861164384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681861164384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681861164385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681861164387 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681861164388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681861164388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681861164388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681861164388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681861164389 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681861164389 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 2.5V 20 83 0 " "Number of I/O pins in group: 103 (unused VREF, 2.5V VCCIO, 20 input, 83 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1681861164390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1681861164390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1681861164390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1681861164391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1681861164391 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1681861164391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681861164538 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1681861164790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681861165921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681861166066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681861166091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681861169558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681861169558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681861170020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681861172814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681861172814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681861175119 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681861175119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681861175121 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681861175306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681861175318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681861175628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681861175629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681861175893 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681861176277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.fit.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/output_files/ChipInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681861176568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1707 " "Peak virtual memory: 1707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861177006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:39:37 2023 " "Processing ended: Tue Apr 18 19:39:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861177006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861177006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861177006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681861177006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681861179545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861179548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:39:39 2023 " "Processing started: Tue Apr 18 19:39:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861179548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681861179548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681861179548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1681861179675 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681861182102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681861182194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861182625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:39:42 2023 " "Processing ended: Tue Apr 18 19:39:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861182625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861182625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861182625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681861182625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681861183206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681861183653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861183655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:39:43 2023 " "Processing started: Tue Apr 18 19:39:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861183655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ChipInterface -c ChipInterface " "Command: quartus_sta ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1681861183699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861183793 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ChipInterface.sdc " "Synopsys Design Constraints File file not found: 'ChipInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184240 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681861184243 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1681861184245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681861184254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681861184278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.326 " "Worst-case setup slack is -12.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.326           -2445.123 KEY\[0\]  " "  -12.326           -2445.123 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 KEY\[0\]  " "    0.403               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -330.374 KEY\[0\]  " "   -3.000            -330.374 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681861184326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681861184879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.203 " "Worst-case setup slack is -11.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.203           -2239.777 KEY\[0\]  " "  -11.203           -2239.777 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 KEY\[0\]  " "    0.354               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -330.022 KEY\[0\]  " "   -3.000            -330.022 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861184906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861184906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1681861184933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1681861185014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.671 " "Worst-case setup slack is -5.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.671           -1113.388 KEY\[0\]  " "   -5.671           -1113.388 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 KEY\[0\]  " "    0.182               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -267.474 KEY\[0\]  " "   -3.000            -267.474 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681861185070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1146 " "Peak virtual memory: 1146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861185529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:39:45 2023 " "Processing ended: Tue Apr 18 19:39:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861185529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861185529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861185529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861185529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1681861186976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681861186978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 19:39:46 2023 " "Processing started: Tue Apr 18 19:39:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681861186978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681861186978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681861186978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1681861187133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_slow.vo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_slow.vo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861187605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_slow.vo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_slow.vo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861187731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_fast.vo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_fast.vo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861187854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface.vo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface.vo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861187978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_v_slow.sdo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_v_slow.sdo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861188061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_v_slow.sdo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_v_slow.sdo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861188142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_v_fast.sdo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_v_fast.sdo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861188222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_v.sdo /afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_v.sdo in folder \"/afs/andrew.cmu.edu/usr24/xinyew/public/lab5/proj_lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681861188303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681861188343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 19:39:48 2023 " "Processing ended: Tue Apr 18 19:39:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681861188343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681861188343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681861188343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681861188343 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus Prime Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681861188433 ""}
