<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.7.2" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.7.2(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
    <tool name="Tunnel">
      <a name="width" val="32"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8">
    <tool name="Text Tool">
      <a name="font" val="SansSerif plain 12"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Menu Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool">
      <a name="font" val="SansSerif plain 12"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(1270,120)" name="Splitter">
      <a name="appear" val="right"/>
      <a name="facing" val="west"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(1310,180)" name="Splitter">
      <a name="appear" val="right"/>
      <a name="bit0" val="2"/>
      <a name="bit1" val="0"/>
      <a name="bit2" val="1"/>
      <a name="facing" val="west"/>
      <a name="fanout" val="3"/>
      <a name="incoming" val="3"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(1350,220)" name="Splitter">
      <a name="appear" val="right"/>
      <a name="facing" val="west"/>
      <a name="fanout" val="3"/>
      <a name="incoming" val="3"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(30,410)" name="Clock"/>
    <comp lib="0" loc="(410,340)" name="Constant">
      <a name="value" val="0x4"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(820,460)" name="Splitter">
      <a name="bit1" val="0"/>
      <a name="bit10" val="1"/>
      <a name="bit11" val="1"/>
      <a name="bit12" val="4"/>
      <a name="bit13" val="4"/>
      <a name="bit14" val="4"/>
      <a name="bit15" val="2"/>
      <a name="bit16" val="2"/>
      <a name="bit17" val="2"/>
      <a name="bit18" val="2"/>
      <a name="bit19" val="2"/>
      <a name="bit2" val="0"/>
      <a name="bit20" val="3"/>
      <a name="bit21" val="3"/>
      <a name="bit22" val="3"/>
      <a name="bit23" val="3"/>
      <a name="bit24" val="3"/>
      <a name="bit25" val="none"/>
      <a name="bit26" val="none"/>
      <a name="bit27" val="none"/>
      <a name="bit28" val="none"/>
      <a name="bit29" val="none"/>
      <a name="bit3" val="0"/>
      <a name="bit30" val="4"/>
      <a name="bit31" val="none"/>
      <a name="bit4" val="0"/>
      <a name="bit5" val="0"/>
      <a name="bit6" val="0"/>
      <a name="bit7" val="1"/>
      <a name="bit8" val="1"/>
      <a name="bit9" val="1"/>
      <a name="fanout" val="5"/>
      <a name="incoming" val="32"/>
      <a name="spacing" val="4"/>
    </comp>
    <comp lib="1" loc="(2800,200)" name="AND Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="5" loc="(80,390)" name="Button">
      <a name="label" val="Reset"/>
    </comp>
    <comp loc="(1190,350)" name="Reg_File"/>
    <comp loc="(1190,630)" name="ImmGen">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1190,70)" name="Control">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1620,360)" name="ID_EX"/>
    <comp loc="(2010,460)" name="mux_2_1">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2350,230)" name="ADD">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2350,600)" name="alu_control">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2360,420)" name="ALU">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2670,320)" name="EX_MEM"/>
    <comp loc="(3060,510)" name="datamem_subcircuit"/>
    <comp loc="(3290,380)" name="MEM_WB"/>
    <comp loc="(330,290)" name="PC"/>
    <comp loc="(3600,400)" name="mux_2_1">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(480,450)" name="IM"/>
    <comp loc="(620,180)" name="mux_2_1_24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(630,320)" name="ADD">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(780,440)" name="IF_ID"/>
    <wire from="(100,310)" to="(100,390)"/>
    <wire from="(100,310)" to="(110,310)"/>
    <wire from="(100,390)" to="(100,400)"/>
    <wire from="(100,400)" to="(510,400)"/>
    <wire from="(1190,110)" to="(1250,110)"/>
    <wire from="(1190,130)" to="(1290,130)"/>
    <wire from="(1190,150)" to="(1290,150)"/>
    <wire from="(1190,170)" to="(1290,170)"/>
    <wire from="(1190,190)" to="(1330,190)"/>
    <wire from="(1190,210)" to="(1330,210)"/>
    <wire from="(1190,350)" to="(1200,350)"/>
    <wire from="(1190,370)" to="(1190,500)"/>
    <wire from="(1190,500)" to="(1400,500)"/>
    <wire from="(1190,520)" to="(1190,630)"/>
    <wire from="(1190,520)" to="(1400,520)"/>
    <wire from="(1190,70)" to="(1290,70)"/>
    <wire from="(1190,90)" to="(1250,90)"/>
    <wire from="(1200,350)" to="(1200,480)"/>
    <wire from="(1200,480)" to="(1400,480)"/>
    <wire from="(1270,120)" to="(1270,400)"/>
    <wire from="(1270,400)" to="(1400,400)"/>
    <wire from="(1290,110)" to="(1330,110)"/>
    <wire from="(1290,70)" to="(1290,110)"/>
    <wire from="(1310,180)" to="(1310,420)"/>
    <wire from="(1310,420)" to="(1400,420)"/>
    <wire from="(1330,110)" to="(1330,170)"/>
    <wire from="(1350,220)" to="(1350,440)"/>
    <wire from="(1350,440)" to="(1400,440)"/>
    <wire from="(1390,290)" to="(1390,380)"/>
    <wire from="(1390,290)" to="(2440,290)"/>
    <wire from="(1390,380)" to="(1400,380)"/>
    <wire from="(1390,460)" to="(1390,510)"/>
    <wire from="(1390,460)" to="(1400,460)"/>
    <wire from="(1400,300)" to="(1400,320)"/>
    <wire from="(1400,300)" to="(2450,300)"/>
    <wire from="(1400,320)" to="(1400,360)"/>
    <wire from="(1620,360)" to="(2450,360)"/>
    <wire from="(1620,380)" to="(2450,380)"/>
    <wire from="(1620,400)" to="(1790,400)"/>
    <wire from="(1620,420)" to="(1630,420)"/>
    <wire from="(1620,440)" to="(1640,440)"/>
    <wire from="(1620,460)" to="(1660,460)"/>
    <wire from="(1620,480)" to="(1760,480)"/>
    <wire from="(1620,500)" to="(1790,500)"/>
    <wire from="(1620,520)" to="(1650,520)"/>
    <wire from="(1620,540)" to="(1640,540)"/>
    <wire from="(1620,560)" to="(2450,560)"/>
    <wire from="(1630,420)" to="(1630,620)"/>
    <wire from="(1630,620)" to="(2130,620)"/>
    <wire from="(1640,230)" to="(1640,440)"/>
    <wire from="(1640,230)" to="(2130,230)"/>
    <wire from="(1640,540)" to="(1640,600)"/>
    <wire from="(1640,600)" to="(2130,600)"/>
    <wire from="(1650,250)" to="(1650,520)"/>
    <wire from="(1650,250)" to="(2130,250)"/>
    <wire from="(1660,420)" to="(1660,460)"/>
    <wire from="(1660,420)" to="(2140,420)"/>
    <wire from="(1760,480)" to="(1760,540)"/>
    <wire from="(1760,480)" to="(1790,480)"/>
    <wire from="(1760,540)" to="(2010,540)"/>
    <wire from="(1790,400)" to="(1790,460)"/>
    <wire from="(2010,440)" to="(2010,460)"/>
    <wire from="(2010,440)" to="(2140,440)"/>
    <wire from="(2010,500)" to="(2010,540)"/>
    <wire from="(2010,500)" to="(2360,500)"/>
    <wire from="(2130,460)" to="(2130,520)"/>
    <wire from="(2130,460)" to="(2140,460)"/>
    <wire from="(2130,520)" to="(2350,520)"/>
    <wire from="(2350,230)" to="(2420,230)"/>
    <wire from="(2350,520)" to="(2350,600)"/>
    <wire from="(2360,420)" to="(2450,420)"/>
    <wire from="(2360,440)" to="(2450,440)"/>
    <wire from="(2360,460)" to="(2360,500)"/>
    <wire from="(2360,460)" to="(2450,460)"/>
    <wire from="(2420,230)" to="(2420,400)"/>
    <wire from="(2420,400)" to="(2450,400)"/>
    <wire from="(2440,290)" to="(2440,340)"/>
    <wire from="(2440,290)" to="(3060,290)"/>
    <wire from="(2440,340)" to="(2450,340)"/>
    <wire from="(2450,300)" to="(2450,320)"/>
    <wire from="(2450,300)" to="(2820,300)"/>
    <wire from="(2450,480)" to="(2450,560)"/>
    <wire from="(2670,320)" to="(3050,320)"/>
    <wire from="(2670,340)" to="(2850,340)"/>
    <wire from="(2670,360)" to="(2810,360)"/>
    <wire from="(2670,380)" to="(2800,380)"/>
    <wire from="(2670,400)" to="(2710,400)"/>
    <wire from="(2670,420)" to="(2720,420)"/>
    <wire from="(2670,440)" to="(2830,440)"/>
    <wire from="(2670,460)" to="(2840,460)"/>
    <wire from="(2670,480)" to="(3070,480)"/>
    <wire from="(2710,50)" to="(2710,400)"/>
    <wire from="(2720,190)" to="(2800,190)"/>
    <wire from="(2720,250)" to="(2720,420)"/>
    <wire from="(2720,250)" to="(2780,250)"/>
    <wire from="(2720,40)" to="(2720,190)"/>
    <wire from="(2800,190)" to="(2800,200)"/>
    <wire from="(2800,380)" to="(2800,590)"/>
    <wire from="(2800,590)" to="(2840,590)"/>
    <wire from="(2810,360)" to="(2810,570)"/>
    <wire from="(2810,570)" to="(2840,570)"/>
    <wire from="(2820,250)" to="(2850,250)"/>
    <wire from="(2820,300)" to="(2820,550)"/>
    <wire from="(2820,300)" to="(3070,300)"/>
    <wire from="(2820,550)" to="(2840,550)"/>
    <wire from="(2830,440)" to="(2830,530)"/>
    <wire from="(2830,440)" to="(3050,440)"/>
    <wire from="(2830,530)" to="(2840,530)"/>
    <wire from="(2840,460)" to="(2840,510)"/>
    <wire from="(2850,250)" to="(2850,340)"/>
    <wire from="(30,410)" to="(90,410)"/>
    <wire from="(300,410)" to="(300,460)"/>
    <wire from="(300,410)" to="(520,410)"/>
    <wire from="(300,460)" to="(340,460)"/>
    <wire from="(3050,320)" to="(3050,420)"/>
    <wire from="(3050,420)" to="(3070,420)"/>
    <wire from="(3050,440)" to="(3050,460)"/>
    <wire from="(3050,460)" to="(3070,460)"/>
    <wire from="(3060,290)" to="(3060,400)"/>
    <wire from="(3060,400)" to="(3070,400)"/>
    <wire from="(3060,440)" to="(3060,510)"/>
    <wire from="(3060,440)" to="(3070,440)"/>
    <wire from="(3070,300)" to="(3070,380)"/>
    <wire from="(3290,30)" to="(3290,380)"/>
    <wire from="(3290,400)" to="(3380,400)"/>
    <wire from="(3290,420)" to="(3380,420)"/>
    <wire from="(3290,440)" to="(3380,440)"/>
    <wire from="(3290,460)" to="(3290,670)"/>
    <wire from="(330,290)" to="(330,450)"/>
    <wire from="(330,290)" to="(410,290)"/>
    <wire from="(330,450)" to="(340,450)"/>
    <wire from="(340,160)" to="(340,390)"/>
    <wire from="(340,160)" to="(620,160)"/>
    <wire from="(340,390)" to="(500,390)"/>
    <wire from="(3600,400)" to="(3600,680)"/>
    <wire from="(380,200)" to="(380,270)"/>
    <wire from="(380,200)" to="(400,200)"/>
    <wire from="(380,270)" to="(630,270)"/>
    <wire from="(390,220)" to="(390,260)"/>
    <wire from="(390,220)" to="(400,220)"/>
    <wire from="(390,260)" to="(720,260)"/>
    <wire from="(400,40)" to="(2720,40)"/>
    <wire from="(400,40)" to="(400,180)"/>
    <wire from="(410,290)" to="(410,320)"/>
    <wire from="(480,450)" to="(490,450)"/>
    <wire from="(490,450)" to="(490,500)"/>
    <wire from="(490,500)" to="(560,500)"/>
    <wire from="(500,390)" to="(500,480)"/>
    <wire from="(500,480)" to="(560,480)"/>
    <wire from="(510,400)" to="(510,460)"/>
    <wire from="(510,400)" to="(950,400)"/>
    <wire from="(510,460)" to="(560,460)"/>
    <wire from="(520,410)" to="(520,440)"/>
    <wire from="(520,410)" to="(810,410)"/>
    <wire from="(520,440)" to="(560,440)"/>
    <wire from="(620,160)" to="(620,180)"/>
    <wire from="(630,270)" to="(630,320)"/>
    <wire from="(720,50)" to="(2710,50)"/>
    <wire from="(720,50)" to="(720,260)"/>
    <wire from="(780,440)" to="(800,440)"/>
    <wire from="(780,460)" to="(820,460)"/>
    <wire from="(80,280)" to="(80,330)"/>
    <wire from="(80,280)" to="(90,280)"/>
    <wire from="(80,330)" to="(110,330)"/>
    <wire from="(80,390)" to="(100,390)"/>
    <wire from="(800,440)" to="(800,510)"/>
    <wire from="(800,510)" to="(1390,510)"/>
    <wire from="(810,320)" to="(810,410)"/>
    <wire from="(810,320)" to="(960,320)"/>
    <wire from="(820,460)" to="(920,460)"/>
    <wire from="(840,330)" to="(890,330)"/>
    <wire from="(840,370)" to="(900,370)"/>
    <wire from="(840,410)" to="(910,410)"/>
    <wire from="(840,450)" to="(930,450)"/>
    <wire from="(840,70)" to="(840,290)"/>
    <wire from="(840,70)" to="(970,70)"/>
    <wire from="(890,330)" to="(890,560)"/>
    <wire from="(890,560)" to="(1400,560)"/>
    <wire from="(90,160)" to="(340,160)"/>
    <wire from="(90,160)" to="(90,280)"/>
    <wire from="(90,290)" to="(110,290)"/>
    <wire from="(90,290)" to="(90,410)"/>
    <wire from="(90,410)" to="(300,410)"/>
    <wire from="(900,350)" to="(900,370)"/>
    <wire from="(900,350)" to="(970,350)"/>
    <wire from="(910,370)" to="(910,410)"/>
    <wire from="(910,370)" to="(970,370)"/>
    <wire from="(920,460)" to="(920,630)"/>
    <wire from="(920,630)" to="(970,630)"/>
    <wire from="(930,450)" to="(930,540)"/>
    <wire from="(930,540)" to="(1400,540)"/>
    <wire from="(940,30)" to="(3290,30)"/>
    <wire from="(940,30)" to="(940,450)"/>
    <wire from="(940,450)" to="(970,450)"/>
    <wire from="(950,290)" to="(1390,290)"/>
    <wire from="(950,290)" to="(950,400)"/>
    <wire from="(950,400)" to="(950,430)"/>
    <wire from="(950,430)" to="(970,430)"/>
    <wire from="(950,460)" to="(950,680)"/>
    <wire from="(950,460)" to="(960,460)"/>
    <wire from="(950,680)" to="(3600,680)"/>
    <wire from="(960,320)" to="(1400,320)"/>
    <wire from="(960,320)" to="(960,390)"/>
    <wire from="(960,390)" to="(970,390)"/>
    <wire from="(960,410)" to="(960,460)"/>
    <wire from="(960,410)" to="(970,410)"/>
    <wire from="(960,470)" to="(960,670)"/>
    <wire from="(960,470)" to="(970,470)"/>
    <wire from="(960,670)" to="(3290,670)"/>
  </circuit>
  <circuit name="datamem_subcircuit">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="datamem_subcircuit"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(330,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="input_data"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(330,190)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="byte_address"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(330,240)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clock"/>
    </comp>
    <comp lib="0" loc="(330,260)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="read"/>
    </comp>
    <comp lib="0" loc="(330,280)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="write"/>
    </comp>
    <comp lib="0" loc="(660,170)" name="Splitter">
      <a name="facing" val="south"/>
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
    </comp>
    <comp lib="0" loc="(940,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="output_data"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp loc="(650,110)" name="datamem_interface">
      <a name="appearance" val="evolution"/>
    </comp>
    <comp loc="(990,200)" name="datamem">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(990,300)" name="datamem">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(990,400)" name="datamem">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(990,500)" name="datamem">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(1000,400)" to="(1000,610)"/>
    <wire from="(1010,300)" to="(1010,620)"/>
    <wire from="(1020,200)" to="(1020,630)"/>
    <wire from="(330,110)" to="(420,110)"/>
    <wire from="(330,190)" to="(340,190)"/>
    <wire from="(330,240)" to="(350,240)"/>
    <wire from="(330,260)" to="(360,260)"/>
    <wire from="(330,280)" to="(370,280)"/>
    <wire from="(340,120)" to="(340,190)"/>
    <wire from="(340,120)" to="(420,120)"/>
    <wire from="(350,130)" to="(350,210)"/>
    <wire from="(350,130)" to="(420,130)"/>
    <wire from="(350,210)" to="(350,240)"/>
    <wire from="(350,210)" to="(660,210)"/>
    <wire from="(360,140)" to="(360,260)"/>
    <wire from="(360,140)" to="(420,140)"/>
    <wire from="(370,150)" to="(370,280)"/>
    <wire from="(370,150)" to="(420,150)"/>
    <wire from="(380,160)" to="(380,630)"/>
    <wire from="(380,160)" to="(420,160)"/>
    <wire from="(380,630)" to="(1020,630)"/>
    <wire from="(390,170)" to="(390,620)"/>
    <wire from="(390,170)" to="(420,170)"/>
    <wire from="(390,620)" to="(1010,620)"/>
    <wire from="(400,180)" to="(400,610)"/>
    <wire from="(400,180)" to="(420,180)"/>
    <wire from="(400,610)" to="(1000,610)"/>
    <wire from="(410,190)" to="(410,600)"/>
    <wire from="(410,190)" to="(420,190)"/>
    <wire from="(410,600)" to="(990,600)"/>
    <wire from="(650,110)" to="(940,110)"/>
    <wire from="(650,120)" to="(750,120)"/>
    <wire from="(650,130)" to="(740,130)"/>
    <wire from="(650,140)" to="(730,140)"/>
    <wire from="(650,150)" to="(720,150)"/>
    <wire from="(650,160)" to="(710,160)"/>
    <wire from="(650,170)" to="(660,170)"/>
    <wire from="(660,200)" to="(660,210)"/>
    <wire from="(660,200)" to="(760,200)"/>
    <wire from="(670,190)" to="(670,520)"/>
    <wire from="(670,520)" to="(770,520)"/>
    <wire from="(680,190)" to="(680,420)"/>
    <wire from="(680,420)" to="(770,420)"/>
    <wire from="(690,190)" to="(690,320)"/>
    <wire from="(690,320)" to="(770,320)"/>
    <wire from="(700,190)" to="(700,220)"/>
    <wire from="(700,220)" to="(770,220)"/>
    <wire from="(710,160)" to="(710,240)"/>
    <wire from="(710,240)" to="(710,340)"/>
    <wire from="(710,240)" to="(770,240)"/>
    <wire from="(710,340)" to="(710,440)"/>
    <wire from="(710,340)" to="(770,340)"/>
    <wire from="(710,440)" to="(710,540)"/>
    <wire from="(710,440)" to="(770,440)"/>
    <wire from="(710,540)" to="(770,540)"/>
    <wire from="(720,150)" to="(720,560)"/>
    <wire from="(720,560)" to="(770,560)"/>
    <wire from="(730,140)" to="(730,460)"/>
    <wire from="(730,460)" to="(770,460)"/>
    <wire from="(740,130)" to="(740,360)"/>
    <wire from="(740,360)" to="(770,360)"/>
    <wire from="(750,120)" to="(750,260)"/>
    <wire from="(750,260)" to="(770,260)"/>
    <wire from="(760,200)" to="(760,300)"/>
    <wire from="(760,200)" to="(770,200)"/>
    <wire from="(760,300)" to="(760,400)"/>
    <wire from="(760,300)" to="(770,300)"/>
    <wire from="(760,400)" to="(760,500)"/>
    <wire from="(760,400)" to="(770,400)"/>
    <wire from="(760,500)" to="(770,500)"/>
    <wire from="(990,200)" to="(1020,200)"/>
    <wire from="(990,300)" to="(1010,300)"/>
    <wire from="(990,400)" to="(1000,400)"/>
    <wire from="(990,500)" to="(990,600)"/>
  </circuit>
  <circuit name="Reg_File">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="Reg_File"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(150,720)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="write_control"/>
    </comp>
    <comp lib="0" loc="(210,580)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clock"/>
    </comp>
    <comp lib="0" loc="(210,680)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clear"/>
    </comp>
    <comp lib="0" loc="(2320,160)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="read_data_2"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(2320,80)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="read_data_1"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(240,540)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="read_register_1"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(240,560)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="read_register_2"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(240,780)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="write_register"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(270,630)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="write_data"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(440,750)" name="Splitter">
      <a name="facing" val="south"/>
      <a name="fanout" val="32"/>
      <a name="incoming" val="32"/>
    </comp>
    <comp lib="0" loc="(800,560)" name="Constant">
      <a name="value" val="0x0"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(840,820)" name="Constant"/>
    <comp loc="(1070,1000)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1100)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1200)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1300)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1400)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1500)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1600)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1070,1700)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1800)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,1900)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2000)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2100)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2200)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2300)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2400)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2500)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2600)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2700)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2800)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,2900)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3000)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3100)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3200)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3300)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3400)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3500)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3600)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3700)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3800)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,3900)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,800)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1070,900)" name="reg32b_falling_edge">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1620,50)" name="mux_32_1">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(2210,50)" name="mux_32_1">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(400,700)" name="register_file">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(1070,1000)" to="(1090,1000)"/>
    <wire from="(1070,1100)" to="(1100,1100)"/>
    <wire from="(1070,1200)" to="(1110,1200)"/>
    <wire from="(1070,1300)" to="(1120,1300)"/>
    <wire from="(1070,1400)" to="(1130,1400)"/>
    <wire from="(1070,1500)" to="(1140,1500)"/>
    <wire from="(1070,1600)" to="(1150,1600)"/>
    <wire from="(1070,1700)" to="(1160,1700)"/>
    <wire from="(1070,1800)" to="(1170,1800)"/>
    <wire from="(1070,1900)" to="(1180,1900)"/>
    <wire from="(1070,2000)" to="(1190,2000)"/>
    <wire from="(1070,2100)" to="(1200,2100)"/>
    <wire from="(1070,2200)" to="(1210,2200)"/>
    <wire from="(1070,2300)" to="(1220,2300)"/>
    <wire from="(1070,2400)" to="(1230,2400)"/>
    <wire from="(1070,2500)" to="(1240,2500)"/>
    <wire from="(1070,2600)" to="(1250,2600)"/>
    <wire from="(1070,2700)" to="(1260,2700)"/>
    <wire from="(1070,2800)" to="(1270,2800)"/>
    <wire from="(1070,2900)" to="(1280,2900)"/>
    <wire from="(1070,3000)" to="(1290,3000)"/>
    <wire from="(1070,3100)" to="(1300,3100)"/>
    <wire from="(1070,3200)" to="(1310,3200)"/>
    <wire from="(1070,3300)" to="(1320,3300)"/>
    <wire from="(1070,3400)" to="(1330,3400)"/>
    <wire from="(1070,3500)" to="(1340,3500)"/>
    <wire from="(1070,3600)" to="(1350,3600)"/>
    <wire from="(1070,3700)" to="(1360,3700)"/>
    <wire from="(1070,3800)" to="(1370,3800)"/>
    <wire from="(1070,3900)" to="(1380,3900)"/>
    <wire from="(1070,70)" to="(1070,730)"/>
    <wire from="(1070,70)" to="(1400,70)"/>
    <wire from="(1070,730)" to="(1070,800)"/>
    <wire from="(1070,730)" to="(1660,730)"/>
    <wire from="(1070,900)" to="(1080,900)"/>
    <wire from="(1080,740)" to="(1080,900)"/>
    <wire from="(1080,740)" to="(1670,740)"/>
    <wire from="(1080,90)" to="(1080,740)"/>
    <wire from="(1080,90)" to="(1400,90)"/>
    <wire from="(1090,110)" to="(1090,750)"/>
    <wire from="(1090,110)" to="(1400,110)"/>
    <wire from="(1090,750)" to="(1090,1000)"/>
    <wire from="(1090,750)" to="(1680,750)"/>
    <wire from="(1100,130)" to="(1100,760)"/>
    <wire from="(1100,130)" to="(1400,130)"/>
    <wire from="(1100,760)" to="(1100,1100)"/>
    <wire from="(1100,760)" to="(1690,760)"/>
    <wire from="(1110,150)" to="(1110,770)"/>
    <wire from="(1110,150)" to="(1400,150)"/>
    <wire from="(1110,770)" to="(1110,1200)"/>
    <wire from="(1110,770)" to="(1700,770)"/>
    <wire from="(1120,170)" to="(1120,780)"/>
    <wire from="(1120,170)" to="(1400,170)"/>
    <wire from="(1120,780)" to="(1120,1300)"/>
    <wire from="(1120,780)" to="(1710,780)"/>
    <wire from="(1130,190)" to="(1130,790)"/>
    <wire from="(1130,190)" to="(1400,190)"/>
    <wire from="(1130,790)" to="(1130,1400)"/>
    <wire from="(1130,790)" to="(1720,790)"/>
    <wire from="(1140,210)" to="(1140,800)"/>
    <wire from="(1140,210)" to="(1400,210)"/>
    <wire from="(1140,800)" to="(1140,1500)"/>
    <wire from="(1140,800)" to="(1730,800)"/>
    <wire from="(1150,230)" to="(1150,810)"/>
    <wire from="(1150,230)" to="(1400,230)"/>
    <wire from="(1150,810)" to="(1150,1600)"/>
    <wire from="(1150,810)" to="(1740,810)"/>
    <wire from="(1160,250)" to="(1160,820)"/>
    <wire from="(1160,250)" to="(1400,250)"/>
    <wire from="(1160,820)" to="(1160,1700)"/>
    <wire from="(1160,820)" to="(1750,820)"/>
    <wire from="(1170,270)" to="(1170,830)"/>
    <wire from="(1170,270)" to="(1400,270)"/>
    <wire from="(1170,830)" to="(1170,1800)"/>
    <wire from="(1170,830)" to="(1760,830)"/>
    <wire from="(1180,290)" to="(1180,840)"/>
    <wire from="(1180,290)" to="(1400,290)"/>
    <wire from="(1180,840)" to="(1180,1900)"/>
    <wire from="(1180,840)" to="(1770,840)"/>
    <wire from="(1190,310)" to="(1190,850)"/>
    <wire from="(1190,310)" to="(1400,310)"/>
    <wire from="(1190,850)" to="(1190,2000)"/>
    <wire from="(1190,850)" to="(1780,850)"/>
    <wire from="(1200,330)" to="(1200,860)"/>
    <wire from="(1200,330)" to="(1400,330)"/>
    <wire from="(1200,860)" to="(1200,2100)"/>
    <wire from="(1200,860)" to="(1790,860)"/>
    <wire from="(1210,350)" to="(1210,870)"/>
    <wire from="(1210,350)" to="(1400,350)"/>
    <wire from="(1210,870)" to="(1210,2200)"/>
    <wire from="(1210,870)" to="(1800,870)"/>
    <wire from="(1220,370)" to="(1220,880)"/>
    <wire from="(1220,370)" to="(1400,370)"/>
    <wire from="(1220,880)" to="(1220,2300)"/>
    <wire from="(1220,880)" to="(1810,880)"/>
    <wire from="(1230,390)" to="(1230,890)"/>
    <wire from="(1230,390)" to="(1400,390)"/>
    <wire from="(1230,890)" to="(1230,2400)"/>
    <wire from="(1230,890)" to="(1820,890)"/>
    <wire from="(1240,410)" to="(1240,900)"/>
    <wire from="(1240,410)" to="(1400,410)"/>
    <wire from="(1240,900)" to="(1240,2500)"/>
    <wire from="(1240,900)" to="(1830,900)"/>
    <wire from="(1250,430)" to="(1250,910)"/>
    <wire from="(1250,430)" to="(1400,430)"/>
    <wire from="(1250,910)" to="(1250,2600)"/>
    <wire from="(1250,910)" to="(1840,910)"/>
    <wire from="(1260,450)" to="(1260,920)"/>
    <wire from="(1260,450)" to="(1400,450)"/>
    <wire from="(1260,920)" to="(1260,2700)"/>
    <wire from="(1260,920)" to="(1850,920)"/>
    <wire from="(1270,470)" to="(1270,930)"/>
    <wire from="(1270,470)" to="(1400,470)"/>
    <wire from="(1270,930)" to="(1270,2800)"/>
    <wire from="(1270,930)" to="(1860,930)"/>
    <wire from="(1280,490)" to="(1280,940)"/>
    <wire from="(1280,490)" to="(1400,490)"/>
    <wire from="(1280,940)" to="(1280,2900)"/>
    <wire from="(1280,940)" to="(1870,940)"/>
    <wire from="(1290,510)" to="(1290,950)"/>
    <wire from="(1290,510)" to="(1400,510)"/>
    <wire from="(1290,950)" to="(1290,3000)"/>
    <wire from="(1290,950)" to="(1880,950)"/>
    <wire from="(1300,530)" to="(1300,960)"/>
    <wire from="(1300,530)" to="(1400,530)"/>
    <wire from="(1300,960)" to="(1300,3100)"/>
    <wire from="(1300,960)" to="(1890,960)"/>
    <wire from="(1310,550)" to="(1310,970)"/>
    <wire from="(1310,550)" to="(1400,550)"/>
    <wire from="(1310,970)" to="(1310,3200)"/>
    <wire from="(1310,970)" to="(1900,970)"/>
    <wire from="(1320,570)" to="(1320,980)"/>
    <wire from="(1320,570)" to="(1400,570)"/>
    <wire from="(1320,980)" to="(1320,3300)"/>
    <wire from="(1320,980)" to="(1910,980)"/>
    <wire from="(1330,590)" to="(1330,990)"/>
    <wire from="(1330,590)" to="(1400,590)"/>
    <wire from="(1330,990)" to="(1330,3400)"/>
    <wire from="(1330,990)" to="(1920,990)"/>
    <wire from="(1340,1000)" to="(1340,3500)"/>
    <wire from="(1340,1000)" to="(1930,1000)"/>
    <wire from="(1340,610)" to="(1340,1000)"/>
    <wire from="(1340,610)" to="(1400,610)"/>
    <wire from="(1350,1010)" to="(1350,3600)"/>
    <wire from="(1350,1010)" to="(1940,1010)"/>
    <wire from="(1350,630)" to="(1350,1010)"/>
    <wire from="(1350,630)" to="(1400,630)"/>
    <wire from="(1360,1020)" to="(1360,3700)"/>
    <wire from="(1360,1020)" to="(1950,1020)"/>
    <wire from="(1360,650)" to="(1360,1020)"/>
    <wire from="(1360,650)" to="(1400,650)"/>
    <wire from="(1370,1030)" to="(1370,3800)"/>
    <wire from="(1370,1030)" to="(1960,1030)"/>
    <wire from="(1370,670)" to="(1370,1030)"/>
    <wire from="(1370,670)" to="(1400,670)"/>
    <wire from="(1380,1040)" to="(1380,3900)"/>
    <wire from="(1380,1040)" to="(1970,1040)"/>
    <wire from="(1380,690)" to="(1380,1040)"/>
    <wire from="(1380,690)" to="(1400,690)"/>
    <wire from="(150,720)" to="(180,720)"/>
    <wire from="(1620,50)" to="(1920,50)"/>
    <wire from="(1660,70)" to="(1660,730)"/>
    <wire from="(1660,70)" to="(1990,70)"/>
    <wire from="(1670,90)" to="(1670,740)"/>
    <wire from="(1670,90)" to="(1990,90)"/>
    <wire from="(1680,110)" to="(1680,750)"/>
    <wire from="(1680,110)" to="(1990,110)"/>
    <wire from="(1690,130)" to="(1690,760)"/>
    <wire from="(1690,130)" to="(1990,130)"/>
    <wire from="(170,700)" to="(170,760)"/>
    <wire from="(170,700)" to="(180,700)"/>
    <wire from="(170,760)" to="(260,760)"/>
    <wire from="(1700,150)" to="(1700,770)"/>
    <wire from="(1700,150)" to="(1990,150)"/>
    <wire from="(1710,170)" to="(1710,780)"/>
    <wire from="(1710,170)" to="(1990,170)"/>
    <wire from="(1720,190)" to="(1720,790)"/>
    <wire from="(1720,190)" to="(1990,190)"/>
    <wire from="(1730,210)" to="(1730,800)"/>
    <wire from="(1730,210)" to="(1990,210)"/>
    <wire from="(1740,230)" to="(1740,810)"/>
    <wire from="(1740,230)" to="(1990,230)"/>
    <wire from="(1750,250)" to="(1750,820)"/>
    <wire from="(1750,250)" to="(1990,250)"/>
    <wire from="(1760,270)" to="(1760,830)"/>
    <wire from="(1760,270)" to="(1990,270)"/>
    <wire from="(1770,290)" to="(1770,840)"/>
    <wire from="(1770,290)" to="(1990,290)"/>
    <wire from="(1780,310)" to="(1780,850)"/>
    <wire from="(1780,310)" to="(1990,310)"/>
    <wire from="(1790,330)" to="(1790,860)"/>
    <wire from="(1790,330)" to="(1990,330)"/>
    <wire from="(1800,350)" to="(1800,870)"/>
    <wire from="(1800,350)" to="(1990,350)"/>
    <wire from="(1810,370)" to="(1810,880)"/>
    <wire from="(1810,370)" to="(1990,370)"/>
    <wire from="(1820,390)" to="(1820,890)"/>
    <wire from="(1820,390)" to="(1990,390)"/>
    <wire from="(1830,410)" to="(1830,900)"/>
    <wire from="(1830,410)" to="(1990,410)"/>
    <wire from="(1840,430)" to="(1840,910)"/>
    <wire from="(1840,430)" to="(1990,430)"/>
    <wire from="(1850,450)" to="(1850,920)"/>
    <wire from="(1850,450)" to="(1990,450)"/>
    <wire from="(1860,470)" to="(1860,930)"/>
    <wire from="(1860,470)" to="(1990,470)"/>
    <wire from="(1870,490)" to="(1870,940)"/>
    <wire from="(1870,490)" to="(1990,490)"/>
    <wire from="(1880,510)" to="(1880,950)"/>
    <wire from="(1880,510)" to="(1990,510)"/>
    <wire from="(1890,530)" to="(1890,960)"/>
    <wire from="(1890,530)" to="(1990,530)"/>
    <wire from="(1900,550)" to="(1900,970)"/>
    <wire from="(1900,550)" to="(1990,550)"/>
    <wire from="(1910,570)" to="(1910,980)"/>
    <wire from="(1910,570)" to="(1990,570)"/>
    <wire from="(1920,30)" to="(1920,50)"/>
    <wire from="(1920,30)" to="(2300,30)"/>
    <wire from="(1920,590)" to="(1920,990)"/>
    <wire from="(1920,590)" to="(1990,590)"/>
    <wire from="(1930,610)" to="(1930,1000)"/>
    <wire from="(1930,610)" to="(1990,610)"/>
    <wire from="(1940,630)" to="(1940,1010)"/>
    <wire from="(1940,630)" to="(1990,630)"/>
    <wire from="(1950,650)" to="(1950,1020)"/>
    <wire from="(1950,650)" to="(1990,650)"/>
    <wire from="(1960,670)" to="(1960,1030)"/>
    <wire from="(1960,670)" to="(1990,670)"/>
    <wire from="(1970,690)" to="(1970,1040)"/>
    <wire from="(1970,690)" to="(1990,690)"/>
    <wire from="(1980,20)" to="(1980,50)"/>
    <wire from="(1980,50)" to="(1990,50)"/>
    <wire from="(210,580)" to="(800,580)"/>
    <wire from="(210,680)" to="(780,680)"/>
    <wire from="(2210,160)" to="(2320,160)"/>
    <wire from="(2210,50)" to="(2210,160)"/>
    <wire from="(2300,30)" to="(2300,80)"/>
    <wire from="(2300,80)" to="(2320,80)"/>
    <wire from="(240,540)" to="(250,540)"/>
    <wire from="(240,560)" to="(330,560)"/>
    <wire from="(240,780)" to="(260,780)"/>
    <wire from="(250,50)" to="(1400,50)"/>
    <wire from="(250,50)" to="(250,540)"/>
    <wire from="(260,760)" to="(260,780)"/>
    <wire from="(270,630)" to="(790,630)"/>
    <wire from="(330,20)" to="(1980,20)"/>
    <wire from="(330,20)" to="(330,560)"/>
    <wire from="(400,700)" to="(420,700)"/>
    <wire from="(420,700)" to="(420,750)"/>
    <wire from="(420,750)" to="(440,750)"/>
    <wire from="(450,3920)" to="(850,3920)"/>
    <wire from="(450,770)" to="(450,3920)"/>
    <wire from="(460,3820)" to="(850,3820)"/>
    <wire from="(460,770)" to="(460,3820)"/>
    <wire from="(470,3720)" to="(850,3720)"/>
    <wire from="(470,770)" to="(470,3720)"/>
    <wire from="(480,3620)" to="(850,3620)"/>
    <wire from="(480,770)" to="(480,3620)"/>
    <wire from="(490,3520)" to="(850,3520)"/>
    <wire from="(490,770)" to="(490,3520)"/>
    <wire from="(500,3420)" to="(850,3420)"/>
    <wire from="(500,770)" to="(500,3420)"/>
    <wire from="(510,3320)" to="(850,3320)"/>
    <wire from="(510,770)" to="(510,3320)"/>
    <wire from="(520,3220)" to="(850,3220)"/>
    <wire from="(520,770)" to="(520,3220)"/>
    <wire from="(530,3120)" to="(850,3120)"/>
    <wire from="(530,770)" to="(530,3120)"/>
    <wire from="(540,3020)" to="(850,3020)"/>
    <wire from="(540,770)" to="(540,3020)"/>
    <wire from="(550,2920)" to="(850,2920)"/>
    <wire from="(550,770)" to="(550,2920)"/>
    <wire from="(560,2820)" to="(850,2820)"/>
    <wire from="(560,770)" to="(560,2820)"/>
    <wire from="(570,2720)" to="(850,2720)"/>
    <wire from="(570,770)" to="(570,2720)"/>
    <wire from="(580,2620)" to="(850,2620)"/>
    <wire from="(580,770)" to="(580,2620)"/>
    <wire from="(590,2520)" to="(850,2520)"/>
    <wire from="(590,770)" to="(590,2520)"/>
    <wire from="(600,2420)" to="(850,2420)"/>
    <wire from="(600,770)" to="(600,2420)"/>
    <wire from="(610,2320)" to="(850,2320)"/>
    <wire from="(610,770)" to="(610,2320)"/>
    <wire from="(620,2220)" to="(850,2220)"/>
    <wire from="(620,770)" to="(620,2220)"/>
    <wire from="(630,2120)" to="(850,2120)"/>
    <wire from="(630,770)" to="(630,2120)"/>
    <wire from="(640,2020)" to="(850,2020)"/>
    <wire from="(640,770)" to="(640,2020)"/>
    <wire from="(650,1920)" to="(850,1920)"/>
    <wire from="(650,770)" to="(650,1920)"/>
    <wire from="(660,1820)" to="(850,1820)"/>
    <wire from="(660,770)" to="(660,1820)"/>
    <wire from="(670,1720)" to="(850,1720)"/>
    <wire from="(670,770)" to="(670,1720)"/>
    <wire from="(680,1620)" to="(850,1620)"/>
    <wire from="(680,770)" to="(680,1620)"/>
    <wire from="(690,1520)" to="(850,1520)"/>
    <wire from="(690,770)" to="(690,1520)"/>
    <wire from="(700,1420)" to="(850,1420)"/>
    <wire from="(700,770)" to="(700,1420)"/>
    <wire from="(710,1320)" to="(850,1320)"/>
    <wire from="(710,770)" to="(710,1320)"/>
    <wire from="(720,1220)" to="(850,1220)"/>
    <wire from="(720,770)" to="(720,1220)"/>
    <wire from="(730,1120)" to="(850,1120)"/>
    <wire from="(730,770)" to="(730,1120)"/>
    <wire from="(740,1020)" to="(850,1020)"/>
    <wire from="(740,770)" to="(740,1020)"/>
    <wire from="(750,770)" to="(750,920)"/>
    <wire from="(750,920)" to="(850,920)"/>
    <wire from="(780,1060)" to="(780,1160)"/>
    <wire from="(780,1060)" to="(850,1060)"/>
    <wire from="(780,1160)" to="(780,1260)"/>
    <wire from="(780,1160)" to="(850,1160)"/>
    <wire from="(780,1260)" to="(780,1360)"/>
    <wire from="(780,1260)" to="(850,1260)"/>
    <wire from="(780,1360)" to="(780,1460)"/>
    <wire from="(780,1360)" to="(850,1360)"/>
    <wire from="(780,1460)" to="(780,1560)"/>
    <wire from="(780,1460)" to="(850,1460)"/>
    <wire from="(780,1560)" to="(780,1660)"/>
    <wire from="(780,1560)" to="(850,1560)"/>
    <wire from="(780,1660)" to="(780,1760)"/>
    <wire from="(780,1660)" to="(850,1660)"/>
    <wire from="(780,1760)" to="(780,1860)"/>
    <wire from="(780,1760)" to="(850,1760)"/>
    <wire from="(780,1860)" to="(780,1960)"/>
    <wire from="(780,1860)" to="(850,1860)"/>
    <wire from="(780,1960)" to="(780,2060)"/>
    <wire from="(780,1960)" to="(850,1960)"/>
    <wire from="(780,2060)" to="(780,2160)"/>
    <wire from="(780,2060)" to="(850,2060)"/>
    <wire from="(780,2160)" to="(780,2260)"/>
    <wire from="(780,2160)" to="(850,2160)"/>
    <wire from="(780,2260)" to="(780,2360)"/>
    <wire from="(780,2260)" to="(850,2260)"/>
    <wire from="(780,2360)" to="(780,2460)"/>
    <wire from="(780,2360)" to="(850,2360)"/>
    <wire from="(780,2460)" to="(780,2560)"/>
    <wire from="(780,2460)" to="(850,2460)"/>
    <wire from="(780,2560)" to="(780,2660)"/>
    <wire from="(780,2560)" to="(850,2560)"/>
    <wire from="(780,2660)" to="(780,2760)"/>
    <wire from="(780,2660)" to="(850,2660)"/>
    <wire from="(780,2760)" to="(780,2860)"/>
    <wire from="(780,2760)" to="(850,2760)"/>
    <wire from="(780,2860)" to="(780,2960)"/>
    <wire from="(780,2860)" to="(850,2860)"/>
    <wire from="(780,2960)" to="(780,3060)"/>
    <wire from="(780,2960)" to="(850,2960)"/>
    <wire from="(780,3060)" to="(780,3160)"/>
    <wire from="(780,3060)" to="(850,3060)"/>
    <wire from="(780,3160)" to="(780,3260)"/>
    <wire from="(780,3160)" to="(850,3160)"/>
    <wire from="(780,3260)" to="(780,3360)"/>
    <wire from="(780,3260)" to="(850,3260)"/>
    <wire from="(780,3360)" to="(780,3460)"/>
    <wire from="(780,3360)" to="(850,3360)"/>
    <wire from="(780,3460)" to="(780,3560)"/>
    <wire from="(780,3460)" to="(850,3460)"/>
    <wire from="(780,3560)" to="(780,3660)"/>
    <wire from="(780,3560)" to="(850,3560)"/>
    <wire from="(780,3660)" to="(780,3760)"/>
    <wire from="(780,3660)" to="(850,3660)"/>
    <wire from="(780,3760)" to="(780,3860)"/>
    <wire from="(780,3760)" to="(850,3760)"/>
    <wire from="(780,3860)" to="(780,3960)"/>
    <wire from="(780,3860)" to="(850,3860)"/>
    <wire from="(780,3960)" to="(850,3960)"/>
    <wire from="(780,680)" to="(780,860)"/>
    <wire from="(780,860)" to="(780,960)"/>
    <wire from="(780,860)" to="(850,860)"/>
    <wire from="(780,960)" to="(780,1060)"/>
    <wire from="(780,960)" to="(850,960)"/>
    <wire from="(790,1000)" to="(790,1100)"/>
    <wire from="(790,1000)" to="(850,1000)"/>
    <wire from="(790,1100)" to="(790,1200)"/>
    <wire from="(790,1100)" to="(850,1100)"/>
    <wire from="(790,1200)" to="(790,1300)"/>
    <wire from="(790,1200)" to="(850,1200)"/>
    <wire from="(790,1300)" to="(790,1400)"/>
    <wire from="(790,1300)" to="(850,1300)"/>
    <wire from="(790,1400)" to="(790,1500)"/>
    <wire from="(790,1400)" to="(850,1400)"/>
    <wire from="(790,1500)" to="(790,1600)"/>
    <wire from="(790,1500)" to="(850,1500)"/>
    <wire from="(790,1600)" to="(790,1700)"/>
    <wire from="(790,1600)" to="(850,1600)"/>
    <wire from="(790,1700)" to="(790,1800)"/>
    <wire from="(790,1700)" to="(850,1700)"/>
    <wire from="(790,1800)" to="(790,1900)"/>
    <wire from="(790,1800)" to="(850,1800)"/>
    <wire from="(790,1900)" to="(790,2000)"/>
    <wire from="(790,1900)" to="(850,1900)"/>
    <wire from="(790,2000)" to="(790,2100)"/>
    <wire from="(790,2000)" to="(850,2000)"/>
    <wire from="(790,2100)" to="(790,2200)"/>
    <wire from="(790,2100)" to="(850,2100)"/>
    <wire from="(790,2200)" to="(790,2300)"/>
    <wire from="(790,2200)" to="(850,2200)"/>
    <wire from="(790,2300)" to="(790,2400)"/>
    <wire from="(790,2300)" to="(850,2300)"/>
    <wire from="(790,2400)" to="(790,2500)"/>
    <wire from="(790,2400)" to="(850,2400)"/>
    <wire from="(790,2500)" to="(790,2600)"/>
    <wire from="(790,2500)" to="(850,2500)"/>
    <wire from="(790,2600)" to="(790,2700)"/>
    <wire from="(790,2600)" to="(850,2600)"/>
    <wire from="(790,2700)" to="(790,2800)"/>
    <wire from="(790,2700)" to="(850,2700)"/>
    <wire from="(790,2800)" to="(790,2900)"/>
    <wire from="(790,2800)" to="(850,2800)"/>
    <wire from="(790,2900)" to="(790,3000)"/>
    <wire from="(790,2900)" to="(850,2900)"/>
    <wire from="(790,3000)" to="(790,3100)"/>
    <wire from="(790,3000)" to="(850,3000)"/>
    <wire from="(790,3100)" to="(790,3200)"/>
    <wire from="(790,3100)" to="(850,3100)"/>
    <wire from="(790,3200)" to="(790,3300)"/>
    <wire from="(790,3200)" to="(850,3200)"/>
    <wire from="(790,3300)" to="(790,3400)"/>
    <wire from="(790,3300)" to="(850,3300)"/>
    <wire from="(790,3400)" to="(790,3500)"/>
    <wire from="(790,3400)" to="(850,3400)"/>
    <wire from="(790,3500)" to="(790,3600)"/>
    <wire from="(790,3500)" to="(850,3500)"/>
    <wire from="(790,3600)" to="(790,3700)"/>
    <wire from="(790,3600)" to="(850,3600)"/>
    <wire from="(790,3700)" to="(790,3800)"/>
    <wire from="(790,3700)" to="(850,3700)"/>
    <wire from="(790,3800)" to="(790,3900)"/>
    <wire from="(790,3800)" to="(850,3800)"/>
    <wire from="(790,3900)" to="(850,3900)"/>
    <wire from="(790,630)" to="(790,900)"/>
    <wire from="(790,900)" to="(790,1000)"/>
    <wire from="(790,900)" to="(850,900)"/>
    <wire from="(800,1040)" to="(800,1140)"/>
    <wire from="(800,1040)" to="(850,1040)"/>
    <wire from="(800,1140)" to="(800,1240)"/>
    <wire from="(800,1140)" to="(850,1140)"/>
    <wire from="(800,1240)" to="(800,1340)"/>
    <wire from="(800,1240)" to="(850,1240)"/>
    <wire from="(800,1340)" to="(800,1440)"/>
    <wire from="(800,1340)" to="(850,1340)"/>
    <wire from="(800,1440)" to="(800,1540)"/>
    <wire from="(800,1440)" to="(850,1440)"/>
    <wire from="(800,1540)" to="(800,1640)"/>
    <wire from="(800,1540)" to="(850,1540)"/>
    <wire from="(800,1640)" to="(800,1740)"/>
    <wire from="(800,1640)" to="(850,1640)"/>
    <wire from="(800,1740)" to="(800,1840)"/>
    <wire from="(800,1740)" to="(850,1740)"/>
    <wire from="(800,1840)" to="(800,1940)"/>
    <wire from="(800,1840)" to="(850,1840)"/>
    <wire from="(800,1940)" to="(800,2040)"/>
    <wire from="(800,1940)" to="(850,1940)"/>
    <wire from="(800,2040)" to="(800,2140)"/>
    <wire from="(800,2040)" to="(850,2040)"/>
    <wire from="(800,2140)" to="(800,2240)"/>
    <wire from="(800,2140)" to="(850,2140)"/>
    <wire from="(800,2240)" to="(800,2340)"/>
    <wire from="(800,2240)" to="(850,2240)"/>
    <wire from="(800,2340)" to="(800,2440)"/>
    <wire from="(800,2340)" to="(850,2340)"/>
    <wire from="(800,2440)" to="(800,2540)"/>
    <wire from="(800,2440)" to="(850,2440)"/>
    <wire from="(800,2540)" to="(800,2640)"/>
    <wire from="(800,2540)" to="(850,2540)"/>
    <wire from="(800,2640)" to="(800,2740)"/>
    <wire from="(800,2640)" to="(850,2640)"/>
    <wire from="(800,2740)" to="(800,2840)"/>
    <wire from="(800,2740)" to="(850,2740)"/>
    <wire from="(800,2840)" to="(800,2940)"/>
    <wire from="(800,2840)" to="(850,2840)"/>
    <wire from="(800,2940)" to="(800,3040)"/>
    <wire from="(800,2940)" to="(850,2940)"/>
    <wire from="(800,3040)" to="(800,3140)"/>
    <wire from="(800,3040)" to="(850,3040)"/>
    <wire from="(800,3140)" to="(800,3240)"/>
    <wire from="(800,3140)" to="(850,3140)"/>
    <wire from="(800,3240)" to="(800,3340)"/>
    <wire from="(800,3240)" to="(850,3240)"/>
    <wire from="(800,3340)" to="(800,3440)"/>
    <wire from="(800,3340)" to="(850,3340)"/>
    <wire from="(800,3440)" to="(800,3540)"/>
    <wire from="(800,3440)" to="(850,3440)"/>
    <wire from="(800,3540)" to="(800,3640)"/>
    <wire from="(800,3540)" to="(850,3540)"/>
    <wire from="(800,3640)" to="(800,3740)"/>
    <wire from="(800,3640)" to="(850,3640)"/>
    <wire from="(800,3740)" to="(800,3840)"/>
    <wire from="(800,3740)" to="(850,3740)"/>
    <wire from="(800,3840)" to="(800,3940)"/>
    <wire from="(800,3840)" to="(850,3840)"/>
    <wire from="(800,3940)" to="(850,3940)"/>
    <wire from="(800,560)" to="(850,560)"/>
    <wire from="(800,580)" to="(800,840)"/>
    <wire from="(800,840)" to="(800,940)"/>
    <wire from="(800,840)" to="(850,840)"/>
    <wire from="(800,940)" to="(800,1040)"/>
    <wire from="(800,940)" to="(850,940)"/>
    <wire from="(840,820)" to="(850,820)"/>
    <wire from="(850,3940)" to="(860,3940)"/>
    <wire from="(850,560)" to="(850,800)"/>
  </circuit>
  <circuit name="IF_ID">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="IF_ID"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(270,270)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clock"/>
    </comp>
    <comp lib="0" loc="(270,290)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clear"/>
    </comp>
    <comp lib="0" loc="(330,340)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="instruction_address_in"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(330,420)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="instruction_data_in"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(510,250)" name="Constant"/>
    <comp lib="0" loc="(800,230)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="instruction_address_out"/>
      <a name="output" val="true"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(800,340)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="instruction_data_out"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp loc="(770,230)" name="reg24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(770,340)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(270,270)" to="(520,270)"/>
    <wire from="(270,290)" to="(530,290)"/>
    <wire from="(330,340)" to="(360,340)"/>
    <wire from="(330,420)" to="(370,420)"/>
    <wire from="(360,230)" to="(360,340)"/>
    <wire from="(360,230)" to="(550,230)"/>
    <wire from="(370,340)" to="(370,420)"/>
    <wire from="(370,340)" to="(550,340)"/>
    <wire from="(510,250)" to="(510,360)"/>
    <wire from="(510,250)" to="(550,250)"/>
    <wire from="(510,360)" to="(550,360)"/>
    <wire from="(520,270)" to="(520,380)"/>
    <wire from="(520,270)" to="(550,270)"/>
    <wire from="(520,380)" to="(550,380)"/>
    <wire from="(530,290)" to="(530,400)"/>
    <wire from="(530,290)" to="(550,290)"/>
    <wire from="(530,400)" to="(550,400)"/>
    <wire from="(770,230)" to="(800,230)"/>
    <wire from="(770,340)" to="(800,340)"/>
  </circuit>
  <circuit name="ID_EX">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="ID_EX"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(250,750)" name="Constant">
      <a name="value" val="0x0"/>
      <a name="width" val="4"/>
    </comp>
    <comp lib="0" loc="(250,790)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="IMM_IN"/>
      <a name="width" val="20"/>
    </comp>
    <comp lib="0" loc="(250,830)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ALU_CONTROL_IN"/>
      <a name="width" val="4"/>
    </comp>
    <comp lib="0" loc="(250,850)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WRITE_REG_IN"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(260,100)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLR"/>
    </comp>
    <comp lib="0" loc="(260,160)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WB_IN"/>
      <a name="width" val="2"/>
    </comp>
    <comp lib="0" loc="(260,180)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="M_IN"/>
      <a name="width" val="3"/>
    </comp>
    <comp lib="0" loc="(260,200)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="EX_IN"/>
      <a name="width" val="3"/>
    </comp>
    <comp lib="0" loc="(260,440)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ADDRESS_IN"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(260,550)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="REG_FILE_DATA_1_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(260,60)" name="Constant"/>
    <comp lib="0" loc="(260,630)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="REG_FILE_DATA_2_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(260,80)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(290,770)" name="Splitter">
      <a name="bit0" val="1"/>
      <a name="bit10" val="1"/>
      <a name="bit11" val="1"/>
      <a name="bit12" val="1"/>
      <a name="bit13" val="1"/>
      <a name="bit14" val="1"/>
      <a name="bit15" val="1"/>
      <a name="bit16" val="1"/>
      <a name="bit17" val="1"/>
      <a name="bit18" val="1"/>
      <a name="bit19" val="1"/>
      <a name="bit2" val="1"/>
      <a name="bit20" val="0"/>
      <a name="bit21" val="0"/>
      <a name="bit22" val="0"/>
      <a name="bit23" val="0"/>
      <a name="bit3" val="1"/>
      <a name="bit4" val="1"/>
      <a name="bit5" val="1"/>
      <a name="bit6" val="1"/>
      <a name="bit7" val="1"/>
      <a name="bit8" val="1"/>
      <a name="bit9" val="1"/>
      <a name="facing" val="west"/>
      <a name="incoming" val="24"/>
    </comp>
    <comp lib="0" loc="(640,200)" name="Splitter">
      <a name="bit2" val="1"/>
      <a name="incoming" val="3"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(700,470)" name="Constant">
      <a name="value" val="0x0"/>
      <a name="width" val="8"/>
    </comp>
    <comp lib="0" loc="(720,130)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WB_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="2"/>
    </comp>
    <comp lib="0" loc="(720,150)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="M_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="3"/>
    </comp>
    <comp lib="0" loc="(720,170)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ALU_SRC_OUT"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(720,190)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ALU_OP_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="2"/>
    </comp>
    <comp lib="0" loc="(720,230)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ADDRESS_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(720,300)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="REG_FILE_DATA_1_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(720,380)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="REG_FILE_DATA_2_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(720,460)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="IMM_32B_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(720,460)" name="Splitter">
      <a name="bit0" val="1"/>
      <a name="bit10" val="1"/>
      <a name="bit11" val="1"/>
      <a name="bit12" val="1"/>
      <a name="bit13" val="1"/>
      <a name="bit14" val="1"/>
      <a name="bit15" val="1"/>
      <a name="bit16" val="1"/>
      <a name="bit17" val="1"/>
      <a name="bit18" val="1"/>
      <a name="bit19" val="1"/>
      <a name="bit2" val="1"/>
      <a name="bit20" val="1"/>
      <a name="bit21" val="1"/>
      <a name="bit22" val="1"/>
      <a name="bit23" val="1"/>
      <a name="bit24" val="0"/>
      <a name="bit25" val="0"/>
      <a name="bit26" val="0"/>
      <a name="bit27" val="0"/>
      <a name="bit28" val="0"/>
      <a name="bit29" val="0"/>
      <a name="bit3" val="1"/>
      <a name="bit30" val="0"/>
      <a name="bit31" val="0"/>
      <a name="bit4" val="1"/>
      <a name="bit5" val="1"/>
      <a name="bit6" val="1"/>
      <a name="bit7" val="1"/>
      <a name="bit8" val="1"/>
      <a name="bit9" val="1"/>
      <a name="facing" val="west"/>
      <a name="incoming" val="32"/>
    </comp>
    <comp lib="0" loc="(720,530)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="IMM_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(720,570)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ALU_CONTROL_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="4"/>
    </comp>
    <comp lib="0" loc="(720,590)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WRITE_REG_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="5"/>
    </comp>
    <comp loc="(590,130)" name="reg2b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,230)" name="reg3b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,330)" name="reg3b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,440)" name="reg24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,550)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,650)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,770)" name="reg24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,870)" name="reg4b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(590,970)" name="reg5b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(250,750)" to="(260,750)"/>
    <wire from="(250,790)" to="(270,790)"/>
    <wire from="(250,830)" to="(320,830)"/>
    <wire from="(250,850)" to="(310,850)"/>
    <wire from="(260,100)" to="(340,100)"/>
    <wire from="(260,160)" to="(330,160)"/>
    <wire from="(260,180)" to="(330,180)"/>
    <wire from="(260,200)" to="(320,200)"/>
    <wire from="(260,440)" to="(370,440)"/>
    <wire from="(260,550)" to="(370,550)"/>
    <wire from="(260,60)" to="(360,60)"/>
    <wire from="(260,630)" to="(330,630)"/>
    <wire from="(260,750)" to="(260,780)"/>
    <wire from="(260,780)" to="(270,780)"/>
    <wire from="(260,80)" to="(350,80)"/>
    <wire from="(290,770)" to="(370,770)"/>
    <wire from="(310,850)" to="(310,970)"/>
    <wire from="(310,970)" to="(370,970)"/>
    <wire from="(320,200)" to="(320,330)"/>
    <wire from="(320,330)" to="(370,330)"/>
    <wire from="(320,830)" to="(320,870)"/>
    <wire from="(320,870)" to="(370,870)"/>
    <wire from="(330,130)" to="(330,160)"/>
    <wire from="(330,130)" to="(370,130)"/>
    <wire from="(330,180)" to="(330,230)"/>
    <wire from="(330,230)" to="(370,230)"/>
    <wire from="(330,630)" to="(330,650)"/>
    <wire from="(330,650)" to="(370,650)"/>
    <wire from="(340,100)" to="(340,190)"/>
    <wire from="(340,1030)" to="(370,1030)"/>
    <wire from="(340,190)" to="(340,290)"/>
    <wire from="(340,190)" to="(370,190)"/>
    <wire from="(340,290)" to="(340,390)"/>
    <wire from="(340,290)" to="(370,290)"/>
    <wire from="(340,390)" to="(340,500)"/>
    <wire from="(340,390)" to="(370,390)"/>
    <wire from="(340,500)" to="(340,610)"/>
    <wire from="(340,500)" to="(370,500)"/>
    <wire from="(340,610)" to="(340,710)"/>
    <wire from="(340,610)" to="(370,610)"/>
    <wire from="(340,710)" to="(340,830)"/>
    <wire from="(340,710)" to="(370,710)"/>
    <wire from="(340,830)" to="(340,930)"/>
    <wire from="(340,830)" to="(370,830)"/>
    <wire from="(340,930)" to="(340,1030)"/>
    <wire from="(340,930)" to="(370,930)"/>
    <wire from="(350,1010)" to="(370,1010)"/>
    <wire from="(350,170)" to="(350,270)"/>
    <wire from="(350,170)" to="(370,170)"/>
    <wire from="(350,270)" to="(350,370)"/>
    <wire from="(350,270)" to="(370,270)"/>
    <wire from="(350,370)" to="(350,480)"/>
    <wire from="(350,370)" to="(370,370)"/>
    <wire from="(350,480)" to="(350,590)"/>
    <wire from="(350,480)" to="(370,480)"/>
    <wire from="(350,590)" to="(350,690)"/>
    <wire from="(350,590)" to="(370,590)"/>
    <wire from="(350,690)" to="(350,810)"/>
    <wire from="(350,690)" to="(370,690)"/>
    <wire from="(350,80)" to="(350,170)"/>
    <wire from="(350,810)" to="(350,910)"/>
    <wire from="(350,810)" to="(370,810)"/>
    <wire from="(350,910)" to="(350,1010)"/>
    <wire from="(350,910)" to="(370,910)"/>
    <wire from="(360,150)" to="(360,250)"/>
    <wire from="(360,150)" to="(370,150)"/>
    <wire from="(360,250)" to="(360,350)"/>
    <wire from="(360,250)" to="(370,250)"/>
    <wire from="(360,350)" to="(360,460)"/>
    <wire from="(360,350)" to="(370,350)"/>
    <wire from="(360,460)" to="(360,570)"/>
    <wire from="(360,460)" to="(370,460)"/>
    <wire from="(360,570)" to="(360,670)"/>
    <wire from="(360,570)" to="(370,570)"/>
    <wire from="(360,60)" to="(360,150)"/>
    <wire from="(360,670)" to="(360,790)"/>
    <wire from="(360,670)" to="(370,670)"/>
    <wire from="(360,790)" to="(360,890)"/>
    <wire from="(360,790)" to="(370,790)"/>
    <wire from="(360,890)" to="(360,990)"/>
    <wire from="(360,890)" to="(370,890)"/>
    <wire from="(360,990)" to="(370,990)"/>
    <wire from="(590,130)" to="(720,130)"/>
    <wire from="(590,230)" to="(630,230)"/>
    <wire from="(590,330)" to="(640,330)"/>
    <wire from="(590,440)" to="(650,440)"/>
    <wire from="(590,550)" to="(660,550)"/>
    <wire from="(590,650)" to="(670,650)"/>
    <wire from="(590,770)" to="(700,770)"/>
    <wire from="(590,870)" to="(710,870)"/>
    <wire from="(590,970)" to="(720,970)"/>
    <wire from="(630,150)" to="(630,230)"/>
    <wire from="(630,150)" to="(720,150)"/>
    <wire from="(640,200)" to="(640,330)"/>
    <wire from="(650,230)" to="(650,440)"/>
    <wire from="(650,230)" to="(720,230)"/>
    <wire from="(660,170)" to="(720,170)"/>
    <wire from="(660,190)" to="(720,190)"/>
    <wire from="(660,300)" to="(660,550)"/>
    <wire from="(660,300)" to="(720,300)"/>
    <wire from="(670,380)" to="(670,650)"/>
    <wire from="(670,380)" to="(720,380)"/>
    <wire from="(700,480)" to="(700,530)"/>
    <wire from="(700,530)" to="(700,770)"/>
    <wire from="(700,530)" to="(720,530)"/>
    <wire from="(710,570)" to="(710,870)"/>
    <wire from="(710,570)" to="(720,570)"/>
    <wire from="(720,590)" to="(720,970)"/>
  </circuit>
  <circuit name="EX_MEM">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="EX_MEM"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(220,10)" name="Constant"/>
    <comp lib="0" loc="(220,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="M_IN"/>
      <a name="width" val="3"/>
    </comp>
    <comp lib="0" loc="(220,150)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ADRESS_IN"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(220,190)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ZERO_IN"/>
    </comp>
    <comp lib="0" loc="(220,240)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ALU_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(220,30)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clock"/>
    </comp>
    <comp lib="0" loc="(220,320)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WRITE_DATA_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(220,370)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WRITE_REG_IN"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(220,50)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clear"/>
    </comp>
    <comp lib="0" loc="(220,90)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WB_IN"/>
      <a name="width" val="2"/>
    </comp>
    <comp lib="0" loc="(580,160)" name="Splitter">
      <a name="fanout" val="3"/>
      <a name="incoming" val="3"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(600,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="BRANCH_OU"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(600,130)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="MEM_READ"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="MEM_WRITE"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(600,190)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ADRESS_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(600,230)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ZERO_OUT"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(600,280)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ALU_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(600,360)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WRITE_DATA_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(600,410)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WRITE_REG_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(600,90)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WB_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="2"/>
    </comp>
    <comp loc="(540,190)" name="reg3b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,310)" name="reg24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,430)" name="reg1b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,530)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,650)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,770)" name="reg5b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,90)" name="reg2b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(220,10)" to="(310,10)"/>
    <wire from="(220,110)" to="(280,110)"/>
    <wire from="(220,150)" to="(270,150)"/>
    <wire from="(220,190)" to="(260,190)"/>
    <wire from="(220,240)" to="(250,240)"/>
    <wire from="(220,30)" to="(300,30)"/>
    <wire from="(220,320)" to="(240,320)"/>
    <wire from="(220,370)" to="(230,370)"/>
    <wire from="(220,50)" to="(290,50)"/>
    <wire from="(220,90)" to="(320,90)"/>
    <wire from="(230,370)" to="(230,770)"/>
    <wire from="(230,770)" to="(320,770)"/>
    <wire from="(240,320)" to="(240,650)"/>
    <wire from="(240,650)" to="(320,650)"/>
    <wire from="(250,240)" to="(250,530)"/>
    <wire from="(250,530)" to="(320,530)"/>
    <wire from="(260,190)" to="(260,430)"/>
    <wire from="(260,430)" to="(320,430)"/>
    <wire from="(270,150)" to="(270,310)"/>
    <wire from="(270,310)" to="(320,310)"/>
    <wire from="(280,110)" to="(280,190)"/>
    <wire from="(280,190)" to="(320,190)"/>
    <wire from="(290,150)" to="(290,250)"/>
    <wire from="(290,150)" to="(320,150)"/>
    <wire from="(290,250)" to="(290,370)"/>
    <wire from="(290,250)" to="(320,250)"/>
    <wire from="(290,370)" to="(290,490)"/>
    <wire from="(290,370)" to="(320,370)"/>
    <wire from="(290,490)" to="(290,590)"/>
    <wire from="(290,490)" to="(320,490)"/>
    <wire from="(290,50)" to="(290,150)"/>
    <wire from="(290,590)" to="(290,710)"/>
    <wire from="(290,590)" to="(320,590)"/>
    <wire from="(290,710)" to="(290,830)"/>
    <wire from="(290,710)" to="(320,710)"/>
    <wire from="(290,830)" to="(320,830)"/>
    <wire from="(300,130)" to="(300,230)"/>
    <wire from="(300,130)" to="(320,130)"/>
    <wire from="(300,230)" to="(300,350)"/>
    <wire from="(300,230)" to="(320,230)"/>
    <wire from="(300,30)" to="(300,130)"/>
    <wire from="(300,350)" to="(300,470)"/>
    <wire from="(300,350)" to="(320,350)"/>
    <wire from="(300,470)" to="(300,570)"/>
    <wire from="(300,470)" to="(320,470)"/>
    <wire from="(300,570)" to="(300,690)"/>
    <wire from="(300,570)" to="(320,570)"/>
    <wire from="(300,690)" to="(300,810)"/>
    <wire from="(300,690)" to="(320,690)"/>
    <wire from="(300,810)" to="(320,810)"/>
    <wire from="(310,10)" to="(310,110)"/>
    <wire from="(310,110)" to="(310,210)"/>
    <wire from="(310,110)" to="(320,110)"/>
    <wire from="(310,210)" to="(310,330)"/>
    <wire from="(310,210)" to="(320,210)"/>
    <wire from="(310,330)" to="(310,450)"/>
    <wire from="(310,330)" to="(320,330)"/>
    <wire from="(310,450)" to="(310,550)"/>
    <wire from="(310,450)" to="(320,450)"/>
    <wire from="(310,550)" to="(310,670)"/>
    <wire from="(310,550)" to="(320,550)"/>
    <wire from="(310,670)" to="(310,790)"/>
    <wire from="(310,670)" to="(320,670)"/>
    <wire from="(310,790)" to="(320,790)"/>
    <wire from="(540,160)" to="(540,190)"/>
    <wire from="(540,160)" to="(580,160)"/>
    <wire from="(540,310)" to="(550,310)"/>
    <wire from="(540,430)" to="(560,430)"/>
    <wire from="(540,530)" to="(570,530)"/>
    <wire from="(540,650)" to="(580,650)"/>
    <wire from="(540,770)" to="(590,770)"/>
    <wire from="(540,90)" to="(600,90)"/>
    <wire from="(550,190)" to="(550,310)"/>
    <wire from="(550,190)" to="(600,190)"/>
    <wire from="(560,230)" to="(560,430)"/>
    <wire from="(560,230)" to="(600,230)"/>
    <wire from="(570,280)" to="(570,530)"/>
    <wire from="(570,280)" to="(600,280)"/>
    <wire from="(580,360)" to="(580,650)"/>
    <wire from="(580,360)" to="(600,360)"/>
    <wire from="(590,410)" to="(590,770)"/>
    <wire from="(590,410)" to="(600,410)"/>
  </circuit>
  <circuit name="MEM_WB">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="MEM_WB"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(330,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLR"/>
    </comp>
    <comp lib="0" loc="(330,140)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WB_IN"/>
      <a name="width" val="2"/>
    </comp>
    <comp lib="0" loc="(330,190)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="DATAMEM_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(330,270)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="ALU_RES_IN"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(330,320)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="WRITE_REG_IN"/>
      <a name="width" val="5"/>
    </comp>
    <comp lib="0" loc="(330,70)" name="Constant"/>
    <comp lib="0" loc="(330,90)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(800,120)" name="Splitter">
      <a name="appear" val="right"/>
      <a name="bit0" val="1"/>
      <a name="bit1" val="0"/>
      <a name="spacing" val="2"/>
    </comp>
    <comp lib="0" loc="(820,130)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="REG_WRITE"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(820,150)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="MEM_TO_REG"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(820,200)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="ALU_RES_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(820,280)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="DATAMEM_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="0" loc="(820,330)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="WRITE_REG_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="5"/>
    </comp>
    <comp loc="(670,140)" name="reg2b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(670,240)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(670,340)" name="reg32b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(670,440)" name="reg5b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(330,110)" to="(420,110)"/>
    <wire from="(330,140)" to="(450,140)"/>
    <wire from="(330,190)" to="(410,190)"/>
    <wire from="(330,270)" to="(410,270)"/>
    <wire from="(330,320)" to="(400,320)"/>
    <wire from="(330,70)" to="(440,70)"/>
    <wire from="(330,90)" to="(430,90)"/>
    <wire from="(400,320)" to="(400,440)"/>
    <wire from="(400,440)" to="(450,440)"/>
    <wire from="(410,190)" to="(410,240)"/>
    <wire from="(410,240)" to="(450,240)"/>
    <wire from="(410,270)" to="(410,340)"/>
    <wire from="(410,340)" to="(450,340)"/>
    <wire from="(420,110)" to="(420,200)"/>
    <wire from="(420,200)" to="(420,300)"/>
    <wire from="(420,200)" to="(450,200)"/>
    <wire from="(420,300)" to="(420,400)"/>
    <wire from="(420,300)" to="(450,300)"/>
    <wire from="(420,400)" to="(420,500)"/>
    <wire from="(420,400)" to="(450,400)"/>
    <wire from="(420,500)" to="(450,500)"/>
    <wire from="(430,180)" to="(430,280)"/>
    <wire from="(430,180)" to="(450,180)"/>
    <wire from="(430,280)" to="(430,380)"/>
    <wire from="(430,280)" to="(450,280)"/>
    <wire from="(430,380)" to="(430,480)"/>
    <wire from="(430,380)" to="(450,380)"/>
    <wire from="(430,480)" to="(450,480)"/>
    <wire from="(430,90)" to="(430,180)"/>
    <wire from="(440,160)" to="(440,260)"/>
    <wire from="(440,160)" to="(450,160)"/>
    <wire from="(440,260)" to="(440,360)"/>
    <wire from="(440,260)" to="(450,260)"/>
    <wire from="(440,360)" to="(440,460)"/>
    <wire from="(440,360)" to="(450,360)"/>
    <wire from="(440,460)" to="(450,460)"/>
    <wire from="(440,70)" to="(440,160)"/>
    <wire from="(670,140)" to="(780,140)"/>
    <wire from="(670,240)" to="(710,240)"/>
    <wire from="(670,340)" to="(800,340)"/>
    <wire from="(670,440)" to="(810,440)"/>
    <wire from="(710,240)" to="(710,280)"/>
    <wire from="(710,280)" to="(820,280)"/>
    <wire from="(780,120)" to="(780,140)"/>
    <wire from="(780,120)" to="(800,120)"/>
    <wire from="(800,200)" to="(800,340)"/>
    <wire from="(800,200)" to="(820,200)"/>
    <wire from="(810,330)" to="(810,440)"/>
    <wire from="(810,330)" to="(820,330)"/>
  </circuit>
  <circuit name="IM">
    <a name="appearance" val="evolution"/>
    <a name="circuit" val="IM"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(390,140)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="address"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(390,200)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="clock"/>
    </comp>
    <comp lib="0" loc="(430,170)" name="Constant">
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(430,190)" name="Constant"/>
    <comp lib="0" loc="(820,220)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="instruction_out"/>
      <a name="output" val="true"/>
      <a name="width" val="32"/>
    </comp>
    <comp lib="4" loc="(480,130)" name="RAM">
      <a name="addrWidth" val="24"/>
      <a name="appearance" val="logisim_evolution"/>
      <a name="dataWidth" val="32"/>
    </comp>
    <wire from="(390,140)" to="(480,140)"/>
    <wire from="(390,200)" to="(480,200)"/>
    <wire from="(430,170)" to="(480,170)"/>
    <wire from="(430,190)" to="(480,190)"/>
    <wire from="(480,170)" to="(480,180)"/>
    <wire from="(720,220)" to="(820,220)"/>
  </circuit>
  <circuit name="PC">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="PC"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp lib="0" loc="(160,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLR"/>
    </comp>
    <comp lib="0" loc="(160,170)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="PC_IN"/>
      <a name="width" val="24"/>
    </comp>
    <comp lib="0" loc="(160,70)" name="Constant"/>
    <comp lib="0" loc="(160,90)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(600,170)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="PC_OUT"/>
      <a name="output" val="true"/>
      <a name="width" val="24"/>
    </comp>
    <comp loc="(510,170)" name="reg24b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(160,110)" to="(260,110)"/>
    <wire from="(160,170)" to="(290,170)"/>
    <wire from="(160,70)" to="(280,70)"/>
    <wire from="(160,90)" to="(270,90)"/>
    <wire from="(260,110)" to="(260,230)"/>
    <wire from="(260,230)" to="(290,230)"/>
    <wire from="(270,210)" to="(290,210)"/>
    <wire from="(270,90)" to="(270,210)"/>
    <wire from="(280,190)" to="(290,190)"/>
    <wire from="(280,70)" to="(280,190)"/>
    <wire from="(510,170)" to="(600,170)"/>
  </circuit>
  <vhdl name="Control">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY Control IS&#13;
  PORT (&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    I    : IN  std_logic_vector(6 DOWNTO 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    ALUSrc        : OUT std_logic;                    -- output bit example&#13;
    MemtoReg      : OUT std_logic;  -- output vector example&#13;
    RegWrite      : OUT std_logic;
    MemRead	   : OUT std_logic;
    MemWrite      : OUT std_logic;
    Branch        : OUT std_logic;
    ALUOp1	   : OUT std_logic;
    ALUOp0	   : OUT std_logic
    
    );&#13;
END Control;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF Control IS&#13;
&#13;
BEGIN&#13;
&#13;
with I select ALUSrc &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'1' when "0000011",  --beq (alu subtract)
		'1' when "0100011",  --R-format (add)
		'0' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select MemtoReg &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'1' when "0000011",  --beq (alu subtract)
		'X' when "0100011",  --R-format (add)
		'X' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select RegWrite &lt;=
		'1' when "0110011",  --lw e sw (alu add)
		'1' when "0000011",  --beq (alu subtract)
		'0' when "0100011",  --R-format (add)
		'0' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select MemRead &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'1' when "0000011",  --beq (alu subtract)
		'0' when "0100011",  --R-format (add)
		'0' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select MemWrite &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'0' when "0000011",  --beq (alu subtract)
		'1' when "0100011",  --R-format (add)
		'0' when "1100011",  --R-format (sub)
				
		'X' when others;
&#13;
with I select Branch &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'0' when "0000011",  --beq (alu subtract)
		'0' when "0100011",  --R-format (add)
		'1' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select ALUOp1 &lt;=
		'1' when "0110011",  --lw e sw (alu add)
		'0' when "0000011",  --beq (alu subtract)
		'0' when "0100011",  --R-format (add)
		'0' when "1100011",  --R-format (sub)
				
		'X' when others;

with I select ALUOp0 &lt;=
		'0' when "0110011",  --lw e sw (alu add)
		'0' when "0000011",  --beq (alu subtract)
		'0' when "0100011",  --R-format (add)
		'1' when "1100011",  --R-format (sub)
				
		'X' when others;


END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="alu_control">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY alu_control IS&#13;
  PORT (&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    I        : IN  std_logic_vector(3 DOWNTO 0); &#13;
    ALUop_in : IN std_logic_vector(1 downto 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    ALUCtrl_o        : OUT std_logic_vector(2 downto 0)                   -- output bit example&#13;
    );&#13;
END alu_control;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF alu_control IS&#13;
&#13;
BEGIN&#13;
&#13;
	with I&amp;ALUop_in select ALUCtrl_o &lt;=&#13;
		"000" when "XXXX00",  --lw e sw (alu add)&#13;
		"001" when "XXXXX1",  --beq (alu subtract)&#13;
		"000" when "00001X",  --R-format (add)&#13;
		"001" when "10001X",  --R-format (sub)&#13;
		"111" when "01111X",  --R-format (and)&#13;
		"110" when "01101X",  --R-format (or)&#13;
		&#13;
		&#13;
		"100" when others;&#13;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="ImmGen">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ImmGen IS
  PORT (
  ------------------------------------------------------------------------------
  --Insert input ports below
    I        : IN  std_logic_vector(31 DOWNTO 0); -- input vector example
  ------------------------------------------------------------------------------
  --Insert output ports below
    Imm        : OUT std_logic_vector(19 downto 0)                   -- output bit example
    );
END ImmGen;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF ImmGen IS

BEGIN

	with I(6 downto 0) select Imm &lt;=
		"00000000"&amp;I(31 downto 20) when "0000011",  --I-type 
		"00000000"&amp;I(31 downto 20) when "0010011",  --I-type
		"00000000"&amp;I(31 downto 20) when "1100111",  --I-type (jalr rd, rs, imm)
		"00000000"&amp;I(31 downto 25)&amp;I(11 downto 7) when "0100011", --S-type (sw rs2, offset(rs1))
		"00000000"&amp;I(31)&amp;I(7)&amp;I(30 downto 25)&amp;I(11 downto 8) when "1100011", --B-type
		I(31 downto 12) when "0110111", --U-type (lui rd, offset)
		I(31)&amp;I(19 downto 12)&amp;I(20)&amp;I(30 downto 21) when "1101111", --J-type (jal rd, imm)
		"XXXXXXXXXXXXXXXXXXXX" when others;

END TypeArchitecture;
</vhdl>
  <vhdl name="ADD">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY ADD IS&#13;
  PORT (&#13;
  ------------------------------------------------------------------------------&#13;
  &#13;
    A_i      : IN  std_logic_vector(23 DOWNTO 0);        --operando 1               &#13;
    B_i        : IN  std_logic_vector(23 DOWNTO 0);      --operando 2&#13;
  ------------------------------------------------------------------------------&#13;
    S_o        : OUT std_logic_vector(23 DOWNTO 0)  -- Saida
    );&#13;
END ADD;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF ADD IS&#13;
&#13;
signal p : std_logic_vector(23 downto 0);&#13;
signal g : std_logic_vector(23 downto 0);&#13;
signal c : std_logic_vector(23 downto 0);&#13;
signal S : std_logic_vector(23 downto 0);&#13;
&#13;
&#13;
BEGIN&#13;
&#13;
p &lt;= A_i xor B_i;&#13;
g &lt;= A_i and B_i;&#13;
&#13;
--estrutura do carry lookahead&#13;
c(0) &lt;= '0';&#13;
c(1) &lt;= g(0) or &#13;
		 (p(0) and c(0));&#13;
				 &#13;
c(2) &lt;= g(1) or&#13;
		 (p(1) and g(0)) or 	 &#13;
		 (p(1) and p(0) and c(0));&#13;
&#13;
c(3) &lt;= g(2) or&#13;
		 (p(2) and g(1)) or&#13;
		 (p(2) and p(1) and g(0)) or&#13;
		 (p(2) and p(1) and p(0) and c(0));&#13;
		  &#13;
c(4) &lt;= g(3) or &#13;
		 (p(3) and g(2)) or&#13;
		 (p(3) and p(2) and g(1)) or		 &#13;
		 (p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(3) and p(2) and p(1) and p(0) and c(0)); &#13;
		 &#13;
c(5) &lt;= g(4) or &#13;
		 (p(4) and g(3)) or&#13;
		 (p(4) and p(3) and g(2)) or&#13;
		 (p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(4) and p(3) and p(2) and p(1) and g(0)) or &#13;
		 (p(4) and p(3) and p(2) and p(1) and p(0) and c(0));		 				 &#13;
&#13;
	&#13;
c(6) &lt;= g(5) or&#13;
		 (p(5) and g(4)) or &#13;
		 (p(5) and p(4) and g(3)) or&#13;
		 (p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or &#13;
		 (p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0)); 		&#13;
&#13;
c(7) &lt;= g(6) or&#13;
		 (p(6) and g(5)) or&#13;
		 (p(6) and p(5) and g(4)) or&#13;
		 (p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0)); &#13;
&#13;
c(8) &lt;= g(7) or&#13;
		 (p(7) and g(6)) or&#13;
		 (p(7) and p(6) and g(5)) or&#13;
		 (p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or	&#13;
		 (p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or &#13;
		 (p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(9) &lt;= g(8) or&#13;
		 (p(8) and g(7)) or&#13;
		 (p(8) and p(7) and g(6)) or&#13;
		 (p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or	&#13;
		 (p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or &#13;
		 (p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or &#13;
		 (p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(10) &lt;= g(9) or&#13;
		 (p(9) and g(8)) or&#13;
		 (p(9) and p(8) and g(7)) or&#13;
		 (p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
&#13;
c(11) &lt;= g(10) or&#13;
		 (p(10) and g(9)) or&#13;
		 (p(10) and p(9) and g(8)) or&#13;
		 (p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
		 &#13;
c(12) &lt;= g(11) or&#13;
		 (p(11) and g(10)) or&#13;
		 (p(11) and p(10) and g(9)) or&#13;
		 (p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(13) &lt;= g(12) or&#13;
		 (p(12) and g(11)) or&#13;
		 (p(12) and p(11) and g(10)) or&#13;
		 (p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));	&#13;
&#13;
c(14) &lt;= g(13) or&#13;
		 (p(13) and g(12)) or&#13;
		 (p(13) and p(12) and g(11)) or&#13;
		 (p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(15) &lt;= g(14) or&#13;
		 (p(14) and g(13)) or&#13;
		 (p(14) and p(13) and g(12)) or&#13;
		 (p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(16) &lt;= g(15) or&#13;
		 (p(15) and g(14)) or&#13;
		 (p(15) and p(14) and g(13)) or&#13;
		 (p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(17) &lt;= g(16) or&#13;
		 (p(16) and g(15)) or&#13;
		 (p(16) and p(15) and g(14)) or&#13;
		 (p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(18) &lt;= g(17) or&#13;
		 (p(17) and g(16)) or&#13;
		 (p(17) and p(16) and g(15)) or&#13;
		 (p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));	&#13;
&#13;
c(19) &lt;= g(18) or&#13;
		 (p(18) and g(17)) or&#13;
		 (p(18) and p(17) and g(16)) or&#13;
		 (p(18) and p(17) and p(16) and g(15)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(20) &lt;= g(19) or&#13;
		 (p(19) and g(18)) or&#13;
		 (p(19) and p(18) and g(17)) or&#13;
		 (p(19) and p(18) and p(17) and g(16)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and g(15)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(21) &lt;= g(20) or&#13;
		 (p(20) and g(19)) or&#13;
		 (p(20) and p(19) and g(18)) or&#13;
		 (p(20) and p(19) and p(18) and g(17)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and g(16)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and g(15)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(22) &lt;= g(21) or&#13;
		 (p(21) and g(20)) or&#13;
		 (p(21) and p(20) and g(19)) or&#13;
		 (p(21) and p(20) and p(19) and g(18)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and g(17)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and g(16)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and g(15)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
c(23) &lt;= g(22) or&#13;
		 (p(22) and g(21)) or&#13;
		 (p(22) and p(21) and g(20)) or&#13;
		 (p(22) and p(21) and p(20) and g(19)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and g(18)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and g(17)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and g(16)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and g(15)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and g(14)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and g(13)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and g(12)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and g(11)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and g(10)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and g(9)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and g(8)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and g(7)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and g(6)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and g(5)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and g(4)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and g(3)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and g(2)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and g(1)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and g(0)) or&#13;
		 (p(22) and p(21) and p(20) and p(19) and p(18) and p(17) and p(16) and p(15) and p(14) and p(13) and p(12) and p(11) and p(10) and p(9) and p(8) and p(7) and p(6) and p(5) and p(4) and p(3) and p(2) and p(1) and p(0) and c(0));&#13;
&#13;
	S_o &lt;= p xor c;&#13;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="ALU">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY ALU IS
  PORT (
  ------------------------------------------------------------------------------
  --input ports
    input0,input1        : IN  std_logic_vector(31 DOWNTO 0);
    operation		 	: IN std_logic_vector(2 downto 0);
  ------------------------------------------------------------------------------
  --output ports
    zero		: OUT  std_logic;
    saida        		: OUT std_logic_vector(31 DOWNTO 0)
    );
END ALU;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF ALU IS

BEGIN

	process(input0, input1, operation)
	begin
			case operation is
				when "000" =&gt;
					saida &lt;= std_logic_vector(signed(input0) + signed(input1));
	
				when "001" =&gt;
					saida &lt;= std_logic_vector(signed(input0) - signed(input1));
	
				when "100" =&gt;
					saida &lt;= input0 xor input1;
	
				when "110" =&gt; 
					saida &lt;= input0 or input1;
	
				when "111" =&gt; 
					saida &lt;= input0 and input1;
	
				when others =&gt; --apenas zera tudo
					saida &lt;= "00000000000000000000000000000000";

			end case;
	end process;

	zero&lt;='1' when (signed(input0) - signed(input1)=X"000000000000000000000000000000000") else '0';	

END TypeArchitecture;
</vhdl>
  <vhdl name="datamem">library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity datamem is
	port (
		clock : in std_logic;
		write_enable : in std_logic;
		address : in std_logic_vector(15 downto 0);
		input_data : in std_logic_vector(7 downto 0);
		output_data : out std_logic_vector(7 downto 0)
	);
end datamem;
architecture behavioural of datamem is
	type ram_type is array (65536 downto 0) of std_logic_vector (7 downto 0);
	signal RAM : ram_type;
begin
	process (clock, write_enable)
	begin
		if falling_edge(clock) and write_enable = '1' then
			RAM(conv_integer(address)) &lt;= input_data;
		end if;
	end process;
	output_data &lt;= RAM(conv_integer(address));
end behavioural;
</vhdl>
  <vhdl name="datamem_interface">library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.all;

entity datamem_interface is
	port (
		input_data : in std_logic_vector(31 downto 0);
		byte_address : in std_logic_vector(31 downto 0);
		clock, read, write: in std_logic;
		output_data : out std_logic_vector(31 downto 0);
		internal_mem_out0: out std_logic_vector(7 downto 0);
		internal_mem_out1: out std_logic_vector(7 downto 0);
		internal_mem_out2: out std_logic_vector(7 downto 0);
		internal_mem_out3: out std_logic_vector(7 downto 0);
		internal_mem_in0: in std_logic_vector(7 downto 0);
		internal_mem_in1: in std_logic_vector(7 downto 0);
		internal_mem_in2: in std_logic_vector(7 downto 0);
		internal_mem_in3: in std_logic_vector(7 downto 0);
		membank_address_out: out std_logic_vector(15 downto 0)
;
		internal_load_out: out std_logic_vector(3 downto 0)
		);
end entity datamem_interface;

architecture behavioural of datamem_interface is

	signal internal_load : std_logic_vector(3 downto 0);

	signal memory_input_0 : std_logic_vector(7 downto 0);
	signal memory_input_1 : std_logic_vector(7 downto 0);
	signal memory_input_2 : std_logic_vector(7 downto 0);
	signal memory_input_3 : std_logic_vector(7 downto 0);

	signal memory_output_0 : std_logic_vector(7 downto 0);
	signal memory_output_1 : std_logic_vector(7 downto 0);
	signal memory_output_2 : std_logic_vector(7 downto 0);
	signal memory_output_3 : std_logic_vector(7 downto 0);

	signal membank_address : std_logic_vector(31 downto 0);
	signal byte_starting_position : std_logic_vector(1 downto 0) := "00";

begin
	membank_address_acquirement : process (input_data, byte_address, read, write, byte_starting_position, memory_output_0, memory_output_1, memory_output_2, memory_output_3)
	begin
		membank_address &lt;= std_logic_vector(shift_right(unsigned(byte_address), 2)); --Dividing by 4 while throwing away non-integer information
		byte_starting_position &lt;= byte_address(1 downto 0); --Last 2 bits to know if we access the memory or not
		if (write = '1') then --writing to memory, data needs to be split before it gets saved
			if (byte_starting_position = "00") then
				internal_load &lt;= "1111";
				memory_input_3 &lt;= input_data(31 downto 24);
				memory_input_2 &lt;= input_data(23 downto 16);
				memory_input_1 &lt;= input_data(15 downto 8);
				memory_input_0 &lt;= input_data(7 downto 0);
			else
				internal_load &lt;= "0000";
				memory_input_3 &lt;= X"00";
				memory_input_2 &lt;= X"00";
				memory_input_1 &lt;= X"00";
				memory_input_0 &lt;= X"00";
			end if;
		elsif (read = '1') then --reading operation, data needs to be sent to internal registers in the registerfile 
			internal_load &lt;= "0000";
			if (byte_starting_position = "00") then
				output_data &lt;= std_logic_vector(memory_output_3 &amp; memory_output_2 &amp; memory_output_1 &amp; memory_output_0);
			else
				output_data &lt;= X"00000000";
			end if;
		end if;
	end process;

	internal_mem_out0&lt;=memory_input_0;
	internal_mem_out1&lt;=memory_input_1;
	internal_mem_out2&lt;=memory_input_2;
	internal_mem_out3&lt;=memory_input_3;
	memory_output_0&lt;=internal_mem_in0;
	memory_output_1&lt;=internal_mem_in1;
	memory_output_2&lt;=internal_mem_in2;
	memory_output_3&lt;=internal_mem_in3;
	internal_load_out&lt;=internal_load;
	membank_address_out&lt;=membank_address(15 downto 0);

end architecture behavioural;
</vhdl>
  <vhdl name="register_file">library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity register_file is
	port (
write_address : in std_logic_vector(4 downto 0);
		 write_control : in std_logic;
		 load_vector_out : out std_logic_vector(31 downto 0));
end entity register_file;

architecture Behavioral of register_file is

	signal internal_reg_load : std_logic_vector(31 downto 0) := X"00000000";

begin
	register_load_decouple : process (write_address)
	begin
		if (write_control = '1') then
			case write_address is
				when "00000" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000000001";
				when "00001" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000000010";
				when "00010" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000000100";
				when "00011" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000001000";
				when "00100" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000010000";
				when "00101" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000100000";
				when "00110" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000001000000";
				when "00111" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000010000000";
				when "01000" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000100000000";
				when "01001" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000001000000000";
				when "01010" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000010000000000";
				when "01011" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000100000000000";
				when "01100" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000001000000000000";
				when "01101" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000010000000000000";
				when "01110" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000100000000000000";
				when "01111" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000001000000000000000";
				when "10000" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000010000000000000000";
				when "10001" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000100000000000000000";
				when "10010" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000001000000000000000000";
				when "10011" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000010000000000000000000";
				when "10100" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000100000000000000000000";
				when "10101" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000001000000000000000000000";
				when "10110" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000010000000000000000000000";
				when "10111" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000100000000000000000000000";
				when "11000" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000001000000000000000000000000";
				when "11001" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000010000000000000000000000000";
				when "11010" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000100000000000000000000000000";
				when "11011" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00001000000000000000000000000000";
				when "11100" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00010000000000000000000000000000";
				when "11101" =&gt;
					internal_reg_load(31 downto 0) &lt;= "00100000000000000000000000000000";
				when "11110" =&gt;
					internal_reg_load(31 downto 0) &lt;= "01000000000000000000000000000000";
				when "11111" =&gt;
					internal_reg_load(31 downto 0) &lt;= "10000000000000000000000000000000";
				when others =&gt;
					internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000000000";

			end case;
		else
			internal_reg_load(31 downto 0) &lt;= "00000000000000000000000000000000";
		end if;
	end process;

	load_vector_out &lt;= internal_reg_load;
end architecture Behavioral;
</vhdl>
  <vhdl name="mux_32_1">library ieee;
use ieee.std_logic_1164.all;

entity mux_32_1 is
	port (selection : in std_logic_vector(4 downto 0);
		input_0 : in std_logic_vector(31 downto 0);
		input_1 : in std_logic_vector(31 downto 0);
		input_2 : in std_logic_vector(31 downto 0);
		input_3 : in std_logic_vector(31 downto 0);
		input_4 : in std_logic_vector(31 downto 0);
		input_5 : in std_logic_vector(31 downto 0);
		input_6 : in std_logic_vector(31 downto 0);
		input_7 : in std_logic_vector(31 downto 0);
		input_8 : in std_logic_vector(31 downto 0);
		input_9 : in std_logic_vector(31 downto 0);
		input_10 : in std_logic_vector(31 downto 0);
		input_11 : in std_logic_vector(31 downto 0);
		input_12 : in std_logic_vector(31 downto 0);
		input_13 : in std_logic_vector(31 downto 0);
		input_14 : in std_logic_vector(31 downto 0);
		input_15 : in std_logic_vector(31 downto 0);
		input_16 : in std_logic_vector(31 downto 0);
		input_17 : in std_logic_vector(31 downto 0);
		input_18 : in std_logic_vector(31 downto 0);
		input_19 : in std_logic_vector(31 downto 0);
		input_20 : in std_logic_vector(31 downto 0);
		input_21 : in std_logic_vector(31 downto 0);
		input_22 : in std_logic_vector(31 downto 0);
		input_23 : in std_logic_vector(31 downto 0);
		input_24 : in std_logic_vector(31 downto 0);
		input_25 : in std_logic_vector(31 downto 0);
		input_26 : in std_logic_vector(31 downto 0);
		input_27 : in std_logic_vector(31 downto 0);
		input_28 : in std_logic_vector(31 downto 0);
		input_29 : in std_logic_vector(31 downto 0);
		input_30 : in std_logic_vector(31 downto 0);
		input_31 : in std_logic_vector(31 downto 0);
		output_0 : out std_logic_vector(31 downto 0));
end mux_32_1;

architecture behavioral of mux_32_1 is
signal dummy : std_logic_vector(31 downto 0):=x"00000000";
begin
	with selection select
		output_0 &lt;=
		input_0 when "00000",
		input_1 when "00001",
		input_2 when "00010",
		input_3 when "00011",
		input_4 when "00100",
		input_5 when "00101",
		input_6 when "00110",
		input_7 when "00111",
		input_8 when "01000",
		input_9 when "01001",
		input_10 when "01010",
		input_11 when "01011",
		input_12 when "01100",
		input_13 when "01101",
		input_14 when "01110",
		input_15 when "01111",
		input_16 when "10000",
		input_17 when "10001",
		input_18 when "10010",
		input_19 when "10011",
		input_20 when "10100",
		input_21 when "10101",
		input_22 when "10110",
		input_23 when "10111",
		input_24 when "11000",
		input_25 when "11001",
		input_26 when "11010",
		input_27 when "11011",
		input_28 when "11100",
		input_29 when "11101",
		input_30 when "11110",
		input_31 when "11111",
		dummy when others;
end behavioral;
</vhdl>
  <vhdl name="reg32b_falling_edge">library ieee;
use ieee.std_logic_1164.all;

entity reg32b_falling_edge is
	port (reg_in : in std_logic_vector(31 downto 0);
		load : in std_logic;
		clock : in std_logic;
		clear : in std_logic;
		reg_out : out std_logic_vector(31 downto 0));
end reg32b_falling_edge;

architecture description of reg32b_falling_edge is
	signal internal_value : std_logic_vector(31 downto 0) := X"00000000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= X"00000000";
		elsif falling_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg32b">library ieee;
use ieee.std_logic_1164.all;

entity reg32b is
	port (
		reg_in : in std_logic_vector(31 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(31 downto 0)
	);
end reg32b;

architecture description of reg32b is
	signal internal_value : std_logic_vector(31 downto 0) := X"00000000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= X"00000000";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg1b">library ieee;
use ieee.std_logic_1164.all;

entity reg1b is
	port (
		reg_in : in std_logic;
		load, clock, clear : in std_logic;
		reg_out : out std_logic
	);
end reg1b;

architecture description of reg1b is
	signal internal_value : std_logic := '0';
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= '0';
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg2b">library ieee;
use ieee.std_logic_1164.all;

entity reg2b is
	port (
		reg_in : in std_logic_vector(1 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(1 downto 0)
	);
end reg2b;

architecture description of reg2b is
	signal internal_value : std_logic_vector(1 downto 0) := "00";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= "00";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg3b">library ieee;
use ieee.std_logic_1164.all;

entity reg3b is
	port (
		reg_in : in std_logic_vector(2 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(2 downto 0)
	);
end reg3b;

architecture description of reg3b is
	signal internal_value : std_logic_vector(2 downto 0) := "000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= "000";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg4b">library ieee;
use ieee.std_logic_1164.all;

entity reg4b is
	port (
		reg_in : in std_logic_vector(3 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(3 downto 0)
	);
end reg4b;

architecture description of reg4b is
	signal internal_value : std_logic_vector(3 downto 0) := "0000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= "0000";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="reg5b">library ieee;
use ieee.std_logic_1164.all;

entity reg5b is
	port (
		reg_in : in std_logic_vector(4 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(4 downto 0)
	);
end reg5b;

architecture description of reg5b is
	signal internal_value : std_logic_vector(4 downto 0) := "00000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= "00000";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="mux_2_1">library ieee;
use ieee.std_logic_1164.all;

entity mux_2_1 is
	port (
		selection : in std_logic;
		input_0, input_1 : in std_logic_vector(31 downto 0);
		output_0 : out std_logic_vector(31 downto 0)
	);
end mux_2_1;

architecture behavioral of mux_2_1 is
begin
	with selection select
		output_0 &lt;=
		input_0 when '0',
		input_1 when '1',
		"XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX" when others;
end behavioral;</vhdl>
  <vhdl name="reg24b">library ieee;
use ieee.std_logic_1164.all;

entity reg24b is
	port (
		reg_in : in std_logic_vector(23 downto 0);
		load, clock, clear : in std_logic;
		reg_out : out std_logic_vector(23 downto 0)
	);
end reg24b;

architecture description of reg24b is
	signal internal_value : std_logic_vector(23 downto 0) := X"000000";
begin
	process (clock, clear, load, internal_value)
	begin
		if (clear = '1') then
			internal_value &lt;= X"000000";
		elsif rising_edge(clock) then
			if (load = '1') then
				internal_value &lt;= reg_in;
			else
				internal_value &lt;= internal_value;
			end if;
		end if;
		reg_out &lt;= internal_value;
	end process;
end description;
</vhdl>
  <vhdl name="mux_2_1_24b">library ieee;
use ieee.std_logic_1164.all;

entity mux_2_1_24b is
	port (
		selection : in std_logic;
		input_0, input_1 : in std_logic_vector(23 downto 0);
		output_0 : out std_logic_vector(23 downto 0)
	);
end mux_2_1_24b;

architecture behavioral of mux_2_1_24b is
begin
	with selection select
		output_0 &lt;=
		input_0 when '0',
		input_1 when '1',
		"XXXXXXXXXXXXXXXXXXXXXXXX" when others;
end behavioral;</vhdl>
</project>
