\subsection{clock\+\_\+test Entity Reference}
\label{classclock__test}\index{clock\+\_\+test@{clock\+\_\+test}}


Inheritance diagram for clock\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{da/d14/classclock__test__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for clock\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d8/d94/classclock__test__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf F\+X3\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+frc\+\_\+err}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cmplt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+rez}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+2}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+3}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+5}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+6}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+7}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf L\+M\+K\+\_\+\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+D\+F\+\_\+\+M\+U\+X\+O\+UT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf F\+X3\+\_\+clk\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf clock\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{clock\+\_\+test@{clock\+\_\+test}!A\+D\+F\+\_\+\+M\+U\+X\+O\+UT@{A\+D\+F\+\_\+\+M\+U\+X\+O\+UT}}
\index{A\+D\+F\+\_\+\+M\+U\+X\+O\+UT@{A\+D\+F\+\_\+\+M\+U\+X\+O\+UT}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{A\+D\+F\+\_\+\+M\+U\+X\+O\+UT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+F\+\_\+\+M\+U\+X\+O\+UT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a4159721ab116dca7fffb151a13254615}


Definition at line {\bf 33} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt@{A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt}}
\index{A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt@{A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+F\+\_\+\+M\+U\+X\+O\+U\+T\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a5125e7cca31c507b7c99a75b6b0dccf5}


Definition at line {\bf 50} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!F\+X3\+\_\+clk@{F\+X3\+\_\+clk}}
\index{F\+X3\+\_\+clk@{F\+X3\+\_\+clk}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{F\+X3\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+X3\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_aec7b87ab095dffd99fec6dea349d8f8a}


Definition at line {\bf 18} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!F\+X3\+\_\+clk\+\_\+cnt@{F\+X3\+\_\+clk\+\_\+cnt}}
\index{F\+X3\+\_\+clk\+\_\+cnt@{F\+X3\+\_\+clk\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{F\+X3\+\_\+clk\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+X3\+\_\+clk\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_aad0264a0ee9f4e44805209593301f265}


Definition at line {\bf 35} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!ieee@{ieee}}
\index{ieee@{ieee}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classclock__test_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!L\+M\+K\+\_\+\+C\+LK@{L\+M\+K\+\_\+\+C\+LK}}
\index{L\+M\+K\+\_\+\+C\+LK@{L\+M\+K\+\_\+\+C\+LK}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{L\+M\+K\+\_\+\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+K\+\_\+\+C\+LK} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a85a8932f888f162a220578732b0ae618}


Definition at line {\bf 32} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt@{L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt}}
\index{L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt@{L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+K\+\_\+\+C\+L\+K\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a10f6860ba2b817313f31086faf1384c9}


Definition at line {\bf 43} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclock__test_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+0@{Si5351\+C\+\_\+clk\+\_\+0}}
\index{Si5351\+C\+\_\+clk\+\_\+0@{Si5351\+C\+\_\+clk\+\_\+0}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a3597e15ed96477b36ad020165a9392fa}


Definition at line {\bf 25} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+0\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a9c11192918a6c7b3313a3febe47312f8}


Definition at line {\bf 36} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+1@{Si5351\+C\+\_\+clk\+\_\+1}}
\index{Si5351\+C\+\_\+clk\+\_\+1@{Si5351\+C\+\_\+clk\+\_\+1}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_abb74eefca400635f69a1619826ab1a79}


Definition at line {\bf 26} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+1\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a9c25f0251015baa7acc576cae6cb0311}


Definition at line {\bf 37} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+2@{Si5351\+C\+\_\+clk\+\_\+2}}
\index{Si5351\+C\+\_\+clk\+\_\+2@{Si5351\+C\+\_\+clk\+\_\+2}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+2} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a4168a14a09fd5f83a1ab2f80049d7c46}


Definition at line {\bf 27} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+2\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_adb1a7bb2c42cff37851a96f285a89af0}


Definition at line {\bf 38} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+3@{Si5351\+C\+\_\+clk\+\_\+3}}
\index{Si5351\+C\+\_\+clk\+\_\+3@{Si5351\+C\+\_\+clk\+\_\+3}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+3} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a43e19483f6b20cd43a5d33726d5948c1}


Definition at line {\bf 28} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+3\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a88c9798e4acc263662b810d0fc5c9f98}


Definition at line {\bf 39} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+5@{Si5351\+C\+\_\+clk\+\_\+5}}
\index{Si5351\+C\+\_\+clk\+\_\+5@{Si5351\+C\+\_\+clk\+\_\+5}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+5} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a2df9863efa39cdd232366e3fbdc29080}


Definition at line {\bf 29} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+5\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a4c0482a27e20265158f641dcc699ae61}


Definition at line {\bf 40} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+6@{Si5351\+C\+\_\+clk\+\_\+6}}
\index{Si5351\+C\+\_\+clk\+\_\+6@{Si5351\+C\+\_\+clk\+\_\+6}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+6} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_aa0d0392256d08833bc70841972ff9d44}


Definition at line {\bf 30} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+6\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_aacf16795130d694255090b63e9edefe5}


Definition at line {\bf 41} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+7@{Si5351\+C\+\_\+clk\+\_\+7}}
\index{Si5351\+C\+\_\+clk\+\_\+7@{Si5351\+C\+\_\+clk\+\_\+7}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+7} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a3dc4ee42a50b6912856285db681f8e16}


Definition at line {\bf 31} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt}}
\index{Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt@{Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+clk\+\_\+7\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a0cd6e0c438798ffbce4e2dceaad8dcf2}


Definition at line {\bf 42} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclock__test_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!test\+\_\+cmplt@{test\+\_\+cmplt}}
\index{test\+\_\+cmplt@{test\+\_\+cmplt}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{test\+\_\+cmplt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cmplt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a0dfc667533349114b629747db9562872}


Definition at line {\bf 22} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!test\+\_\+en@{test\+\_\+en}}
\index{test\+\_\+en@{test\+\_\+en}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{test\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a04c480f64ebce0fbc886ec28a35fc4a2}


Definition at line {\bf 20} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!test\+\_\+frc\+\_\+err@{test\+\_\+frc\+\_\+err}}
\index{test\+\_\+frc\+\_\+err@{test\+\_\+frc\+\_\+err}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{test\+\_\+frc\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+frc\+\_\+err} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_a55403dba51b52dbff0700e931dc448d8}


Definition at line {\bf 21} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test@{clock\+\_\+test}!test\+\_\+rez@{test\+\_\+rez}}
\index{test\+\_\+rez@{test\+\_\+rez}!clock\+\_\+test@{clock\+\_\+test}}
\paragraph[{test\+\_\+rez}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+rez} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclock__test_ab811e0af67f47ce9b7a1daa7deb1657c}


Definition at line {\bf 23} of file {\bf clock\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf clock\+\_\+test.\+vhd}\end{DoxyCompactItemize}
