<profile>

<ReportVersion>
<Version>2021.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu50-fsvh2104-2-e</Part>
<TopModelName>bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.692</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2</Best-caseLatency>
<Average-caseLatency>2073613</Average-caseLatency>
<Worst-caseLatency>8294413</Worst-caseLatency>
<Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.911 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>27.645 ms</Worst-caseRealTimeLatency>
<Interval-min>2</Interval-min>
<Interval-max>8294413</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_128_1_VITIS_LOOP_132_2>
<TripCount>
<range>
<min>0</min>
<max>8294400</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>8294411</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>0</min>
<max>27645271</max>
</range>
</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_128_1_VITIS_LOOP_132_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<DSP>2</DSP>
<FF>689</FF>
<LUT>809</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>2688</BRAM_18K>
<DSP>5952</DSP>
<FF>1743360</FF>
<LUT>871680</LUT>
<URAM>640</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bgr2hsv&lt;9, 2160, 3840, 1&gt;_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgInput_499_dout</name>
<Object>imgInput_499</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgInput_499_empty_n</name>
<Object>imgInput_499</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgInput_499_read</name>
<Object>imgInput_499</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>rgb2hsv_4100_din</name>
<Object>rgb2hsv_4100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>24</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>rgb2hsv_4100_full_n</name>
<Object>rgb2hsv_4100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>rgb2hsv_4100_write</name>
<Object>rgb2hsv_4100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bound</name>
<Object>bound</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
