<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="matrixmul" solutionName="solution1" date="2023-04-28T16:29:50.177+0900"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_2', matrixmul/matrixmul.cpp:22) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_4', matrixmul/matrixmul.cpp:22) (3.02 ns)&#xD;&#xA;&#x9;'store' operation (matrixmul/matrixmul.cpp:22) of variable 'tmp_4', matrixmul/matrixmul.cpp:22 on array 'AB' (3.25 ns)" projectName="matrixmul" solutionName="solution1" date="2023-04-28T16:18:09.839+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="matrixmul" solutionName="solution1" date="2023-04-28T16:18:09.831+0900" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
