INFO: [VRFC 10-2263] Analyzing Verilog file "/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.sim/sim_1/impl/timing/xsim/testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI4_multi_adder
INFO: [VRFC 10-311] analyzing module axi_cfg_register
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_23_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_b_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_r_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_22_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_22_axic_register_slice__parameterized7
INFO: [VRFC 10-311] analyzing module axi_sts_register
INFO: [VRFC 10-311] analyzing module axis_broadcaster_v1_1_21_core
INFO: [VRFC 10-311] analyzing module axis_combiner_v1_1_20_top
INFO: [VRFC 10-311] analyzing module axis_combiner_v1_1_20_top_89
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_21_axis_dwidth_converter
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_21_axisc_upsizer
INFO: [VRFC 10-311] analyzing module axis_ram_writer
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-311] analyzing module axis_variable
INFO: [VRFC 10-311] analyzing module dna_reader
INFO: [VRFC 10-311] analyzing module lpf
INFO: [VRFC 10-311] analyzing module proc_sys_reset
INFO: [VRFC 10-311] analyzing module processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OVXGTK
INFO: [VRFC 10-311] analyzing module sequence_psr
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_AXI4_multi_adder_0_1
INFO: [VRFC 10-311] analyzing module system_adc_0_0
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-311] analyzing module system_axis_broadcaster_0_0
INFO: [VRFC 10-311] analyzing module system_axis_broadcaster_0_2
INFO: [VRFC 10-311] analyzing module system_axis_combiner_0_0
INFO: [VRFC 10-311] analyzing module system_axis_combiner_0_1
INFO: [VRFC 10-311] analyzing module system_cfg_0_0
INFO: [VRFC 10-311] analyzing module system_ch1_mem_fb_split_0
INFO: [VRFC 10-311] analyzing module system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-311] analyzing module system_cic_0_0
INFO: [VRFC 10-311] analyzing module system_cic_0_1
INFO: [VRFC 10-311] analyzing module system_concat_1_0
INFO: [VRFC 10-311] analyzing module system_conv_0_0
INFO: [VRFC 10-311] analyzing module system_dac_0_0
INFO: [VRFC 10-311] analyzing module system_dds_0_0
INFO: [VRFC 10-311] analyzing module system_dna_0_0
INFO: [VRFC 10-311] analyzing module system_mult_0_0
INFO: [VRFC 10-311] analyzing module system_phase_0_0
INFO: [VRFC 10-311] analyzing module system_phase_0_1
INFO: [VRFC 10-311] analyzing module system_phase_0_2
INFO: [VRFC 10-311] analyzing module system_phase_1_0
INFO: [VRFC 10-311] analyzing module system_pll_0_0
INFO: [VRFC 10-311] analyzing module system_pll_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module system_ps_0_0
INFO: [VRFC 10-311] analyzing module system_ps_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module system_rate_0_0
INFO: [VRFC 10-311] analyzing module system_rst_0_0
INFO: [VRFC 10-311] analyzing module system_slice_0_0
INFO: [VRFC 10-311] analyzing module system_slice_1_0
INFO: [VRFC 10-311] analyzing module system_slice_2_0
INFO: [VRFC 10-311] analyzing module system_slice_3_0
INFO: [VRFC 10-311] analyzing module system_slice_4_0
INFO: [VRFC 10-311] analyzing module system_slice_5_0
INFO: [VRFC 10-311] analyzing module system_slice_6_0
INFO: [VRFC 10-311] analyzing module system_slice_7_0
INFO: [VRFC 10-311] analyzing module system_sts_0_0
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-311] analyzing module system_writer_0_0
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-311] analyzing module top_system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-311] analyzing module upcnt_n
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15__parameterized1
INFO: [VRFC 10-311] analyzing module dds_compiler_v6_0_20
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_v3_0_18
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module add_sub_66
INFO: [VRFC 10-311] analyzing module add_sub__parameterized0
INFO: [VRFC 10-311] analyzing module add_sub__parameterized0_62
INFO: [VRFC 10-311] analyzing module add_sub__parameterized1
INFO: [VRFC 10-311] analyzing module add_sub__parameterized1_58
INFO: [VRFC 10-311] analyzing module add_sub__parameterized2
INFO: [VRFC 10-311] analyzing module add_sub__parameterized2_54
INFO: [VRFC 10-311] analyzing module add_sub__parameterized3
INFO: [VRFC 10-311] analyzing module add_sub__parameterized3_50
INFO: [VRFC 10-311] analyzing module add_sub__parameterized4
INFO: [VRFC 10-311] analyzing module add_sub__parameterized4_46
INFO: [VRFC 10-311] analyzing module add_sub__parameterized5
INFO: [VRFC 10-311] analyzing module add_sub__parameterized5_87
INFO: [VRFC 10-311] analyzing module add_sub__parameterized6
INFO: [VRFC 10-311] analyzing module add_sub__parameterized6_77
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized11
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized11_55
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized13
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized13_51
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized15
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized15_47
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized16
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized16_30
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized16_33
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized16_85
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized18
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized18_82
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized19
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized19_88
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized21
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized21_72
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized22
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized22_75
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized23
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized23_78
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized4
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized4_67
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized7
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized7_63
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized9
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_delay__parameterized9_59
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_viv
INFO: [VRFC 10-311] analyzing module cic_compiler_v4_0_15_viv__parameterized1
INFO: [VRFC 10-311] analyzing module dds_compiler_v6_0_20_core
INFO: [VRFC 10-311] analyzing module dds_compiler_v6_0_20_eff
INFO: [VRFC 10-311] analyzing module dds_compiler_v6_0_20_eff_lut
INFO: [VRFC 10-311] analyzing module dds_compiler_v6_0_20_viv
INFO: [VRFC 10-311] analyzing module dec_scaler
INFO: [VRFC 10-311] analyzing module dec_scaler_36
INFO: [VRFC 10-311] analyzing module dec_shifter
INFO: [VRFC 10-311] analyzing module dec_shifter_68
INFO: [VRFC 10-311] analyzing module decimate
INFO: [VRFC 10-311] analyzing module decimate_31
INFO: [VRFC 10-311] analyzing module delay_bit
INFO: [VRFC 10-311] analyzing module delay_bit_18
INFO: [VRFC 10-311] analyzing module delay_bit_19
INFO: [VRFC 10-311] analyzing module delay_bit_20
INFO: [VRFC 10-311] analyzing module delay_bit_21
INFO: [VRFC 10-311] analyzing module delay_bit_22
INFO: [VRFC 10-311] analyzing module delay_bit_23
INFO: [VRFC 10-311] analyzing module delay_bit_35
INFO: [VRFC 10-311] analyzing module delay_bit_44
INFO: [VRFC 10-311] analyzing module delay_bit_48
INFO: [VRFC 10-311] analyzing module delay_bit_52
INFO: [VRFC 10-311] analyzing module delay_bit_56
INFO: [VRFC 10-311] analyzing module delay_bit_60
INFO: [VRFC 10-311] analyzing module delay_bit_64
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_24
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_25
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_28
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_29
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_34
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_73
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_74
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_83
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized1_84
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5_26
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5_27
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5_79
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5_80
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized5_81
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized6
INFO: [VRFC 10-311] analyzing module delay_bit__parameterized6_71
INFO: [VRFC 10-311] analyzing module emb_calc
INFO: [VRFC 10-311] analyzing module emb_calc_65
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized0
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized0_61
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized1
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized1_57
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized2
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized2_53
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized3
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized3_49
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized4
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized4_45
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized5
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized5_86
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized6
INFO: [VRFC 10-311] analyzing module emb_calc__parameterized6_76
INFO: [VRFC 10-311] analyzing module int_comb_section
INFO: [VRFC 10-311] analyzing module int_comb_section_37
INFO: [VRFC 10-311] analyzing module int_comb_section__parameterized0
INFO: [VRFC 10-311] analyzing module int_comb_section__parameterized0_32
INFO: [VRFC 10-311] analyzing module int_comb_stage_folded
INFO: [VRFC 10-311] analyzing module int_comb_stage_folded_69
INFO: [VRFC 10-311] analyzing module int_comb_stage_folded__parameterized0
INFO: [VRFC 10-311] analyzing module int_comb_stage_folded__parameterized0_70
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded_38
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized0
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized0_39
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized1
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized1_40
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized2
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized2_41
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized3
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized3_42
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized4
INFO: [VRFC 10-311] analyzing module int_comb_stage_unfolded__parameterized4_43
INFO: [VRFC 10-311] analyzing module pipe_add
INFO: [VRFC 10-311] analyzing module sin_cos
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_synth
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_v3_0_18_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_14
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_16
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_10
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_9
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_15
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_17
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0__parameterized0
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized12
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized12_7
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized14
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized14_8
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized18
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized18_12
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized20
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized22
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized30
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized31_5
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized33_4
INFO: [VRFC 10-311] analyzing module xbip_pipe_v3_0_6_viv__parameterized8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
