module Incre_Decre(clk,res,incre_bit,decre_bit,incre_en,decre_en,mux,out);
  input clk,res,incre_en,decre_en;
  input [7:0] incre_bit,decre_bit,mux;
  output reg [8:0] out;
  
  always @(posedge clk) begin
    out[8] = 0;
    if(incre_en)
      out = mux + incre_bit;
    else if(decre_en)
      out = mux - decre_bit;
    if(!res)
      out = 0;
  end
endmodule