vhdl xil_defaultlib  \
"../../../bd/block_design/ipshared/bcf5/hdl/axi_dispctrl_v1_0.vhd" \
"../../../bd/block_design/ipshared/bcf5/hdl/vdma_to_vga.vhd" \
"../../../bd/block_design/ipshared/bcf5/hdl/axi_dispctrl_v1_0_S_AXI.vhd" \
"../../../bd/block_design/ip/block_design_axi_vdma_0_0/sim/block_design_axi_vdma_0_0.vhd" \
"../../../bd/block_design/ip/block_design_proc_sys_reset_0_0/sim/block_design_proc_sys_reset_0_0.vhd" \
"../../../bd/block_design/ip/block_design_proc_sys_reset_1_0/sim/block_design_proc_sys_reset_1_0.vhd" \
"../../../bd/block_design/sim/block_design.vhd" \

nosort
