
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015608                       # Number of seconds simulated (Second)
simTicks                                  15607819000                       # Number of ticks simulated (Tick)
finalTick                                 15607819000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    180.12                       # Real time elapsed on the host (Second)
hostTickRate                                 86651693                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     713556                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       83059022                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   277590                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     461128                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31215639                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       117007496                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      753                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      104018365                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  96690                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33949160                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          49373200                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31022732                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.352972                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.433630                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7306055     23.55%     23.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1175446      3.79%     27.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3099796      9.99%     37.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3263103     10.52%     47.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4964689     16.00%     63.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4191940     13.51%     77.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4005222     12.91%     90.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2127618      6.86%     97.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    888863      2.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31022732                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1378325     93.18%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  80285      5.43%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1044      0.07%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    38      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   89      0.01%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  11089      0.75%     99.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7488      0.51%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               534      0.04%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              302      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       811100      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      78963853     75.91%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1300      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40757      0.04%     76.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1482262      1.43%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1272      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8167      0.01%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2967931      2.85%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           44      0.00%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        18268      0.02%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       752748      0.72%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2965      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1473808      1.42%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      2947573      2.83%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       736883      0.71%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7787277      7.49%     94.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3032504      2.92%     97.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2973937      2.86%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        15716      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      104018365                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.332252                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1479197                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014221                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                213781192                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               137506674                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        89142013                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  26854154                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 13451265                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13379875                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    91218350                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     13468112                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         103047405                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      10638885                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    970957                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           13684359                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8459014                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3045474                       # Number of stores executed (Count)
system.cpu.numRate                           3.301147                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2373                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          192907                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83059022                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.624313                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.624313                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.601761                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.601761                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  133673428                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  77052990                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    19322991                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   11144256                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    62708257                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   54862492                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  34042481                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      684                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       10796420                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4184140                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        19307                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1347381                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10832420                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           9147013                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            437078                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5633265                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5629261                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999289                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  798139                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           12737                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5739                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6998                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1510                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        33937660                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            436569                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     26610142                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.121330                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.853031                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4611132     17.33%     17.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         6553904     24.63%     41.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2845493     10.69%     52.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3624723     13.62%     66.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1830998      6.88%     73.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          911806      3.43%     76.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          674281      2.53%     79.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          451185      1.70%     80.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5106620     19.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     26610142                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83059022                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10627212                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8079024                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           8                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7139673                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   13359227                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    72660404                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                749175                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       754632      0.91%      0.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     61262370     73.76%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1284      0.00%     74.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        38087      0.05%     74.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1479653      1.78%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1216      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7354      0.01%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2961575      3.57%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           42      0.00%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        15556      0.02%     80.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       750547      0.90%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1317      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1473765      1.77%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      2947529      3.55%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       736883      0.89%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5112583      6.16%     93.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2534198      3.05%     96.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2966441      3.57%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13990      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83059022                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5106620                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11614118                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11614118                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11614118                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11614118                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        78485                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           78485                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        78485                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          78485                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4678492491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4678492491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4678492491                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4678492491                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11692603                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11692603                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11692603                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11692603                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006712                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006712                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006712                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006712                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59610.020908                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 59610.020908                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59610.020908                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 59610.020908                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        37191                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          473                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1011                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      36.786350                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    67.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14788                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14788                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        45426                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         45426                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        45426                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        45426                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        33059                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        33059                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        33059                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        33059                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1947970491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1947970491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1947970491                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1947970491                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58924.059742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58924.059742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58924.059742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58924.059742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  32803                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9077197                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9077197                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        67198                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         67198                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3832047000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3832047000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9144395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9144395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57026.206137                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57026.206137                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        45417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        45417                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        21781                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        21781                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1113426000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1113426000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002382                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002382                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51119.140535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51119.140535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2536921                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2536921                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        11287                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        11287                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    846445491                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    846445491                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2548208                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2548208                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004429                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004429                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74992.955701                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 74992.955701                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        11278                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        11278                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    834544491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    834544491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004426                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73997.560826                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73997.560826                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.731493                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11647177                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              33059                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             352.314861                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.731493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23418265                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23418265                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6808119                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6016734                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16724325                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1036014                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 437540                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5269878                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1380                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              123940250                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6426                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            6928249                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       78138584                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10832420                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6433139                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23648692                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  877786                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5950                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6767383                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                120419                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31022732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.109993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.563366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11084400     35.73%     35.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1623947      5.23%     40.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   171168      0.55%     41.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   888962      2.87%     44.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1653657      5.33%     49.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1515626      4.89%     54.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   945744      3.05%     57.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2110990      6.80%     64.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 11028238     35.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31022732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.347019                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.503187                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6762077                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6762077                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6762077                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6762077                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5306                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5306                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5306                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5306                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    270284499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    270284499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    270284499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    270284499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6767383                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6767383                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6767383                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6767383                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000784                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000784                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000784                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000784                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 50939.408029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 50939.408029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 50939.408029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 50939.408029                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          768                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.176471                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4201                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4201                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          849                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           849                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          849                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          849                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4457                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4457                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4457                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4457                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    219396000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    219396000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    219396000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    219396000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49225.039264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49225.039264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49225.039264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49225.039264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   4201                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6762077                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6762077                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    270284499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    270284499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6767383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6767383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000784                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000784                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 50939.408029                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 50939.408029                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          849                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          849                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4457                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4457                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    219396000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    219396000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49225.039264                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49225.039264                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.788399                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6766534                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4457                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1518.181288                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.788399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13539223                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13539223                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    437540                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5012865                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    35194                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              117008249                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1148                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10796420                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4184140                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   713                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     10728                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    19355                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            531                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         199026                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       241320                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               440346                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                102647594                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               102521888                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  82663265                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 152909354                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.284312                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.540603                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1490601                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2717390                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  201                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 531                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1635950                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    802                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8079023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.848908                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.688953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8025501     99.34%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2524      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12688      0.16%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  585      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  174      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  242      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  136      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  229      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  509      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  480      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                761      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1000      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2071      0.03%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3815      0.05%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12784      0.16%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1413      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1271      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3787      0.05%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                772      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1744      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4837      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                562      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 87      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                109      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 35      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 49      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 41      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 49      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              672      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8079023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                10636613                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3045497                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2692                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       724                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 6768324                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1239                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 437540                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7293996                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5256179                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13917                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16995112                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1025988                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              121764596                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10178                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 454534                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20733                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 152953                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              55                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           177029431                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   310368683                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                173647146                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  19382064                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             116440947                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 60588369                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     728                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 700                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3793786                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        138493015                       # The number of ROB reads (Count)
system.cpu.rob.writes                       238407501                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83059022                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    65                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   2070                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  11521                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13591                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  2070                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 11521                       # number of overall hits (Count)
system.l2.overallHits::total                    13591                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2384                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                21538                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   23922                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2384                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               21538                       # number of overall misses (Count)
system.l2.overallMisses::total                  23922                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       190530000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1775588000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1966118000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      190530000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1775588000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1966118000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4454                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              33059                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 37513                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4454                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             33059                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                37513                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.535249                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.651502                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.637699                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.535249                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.651502                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.637699                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79920.302013                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 82439.780852                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    82188.696597                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 79920.302013                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 82439.780852                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   82188.696597                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 8438                       # number of writebacks (Count)
system.l2.writebacks::total                      8438                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2384                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            21538                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               23922                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2384                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           21538                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              23922                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    166690000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1560208000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1726898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    166690000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1560208000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1726898000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.535249                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.651502                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.637699                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.535249                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.651502                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.637699                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69920.302013                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72439.780852                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 72188.696597                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69920.302013                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72439.780852                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 72188.696597                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          22460                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            2070                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2070                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2384                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2384                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    190530000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    190530000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4454                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4454                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.535249                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.535249                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79920.302013                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79920.302013                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2384                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2384                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    166690000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    166690000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.535249                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.535249                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69920.302013                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69920.302013                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1170                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1170                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            10109                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               10109                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    805147500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      805147500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          11279                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             11279                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.896267                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.896267                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79646.602038                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79646.602038                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        10109                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           10109                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    704057500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    704057500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.896267                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.896267                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69646.602038                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69646.602038                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          10351                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             10351                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11429                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11429                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    970440500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    970440500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        21780                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         21780                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.524747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.524747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84910.359612                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84910.359612                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11429                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11429                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    856150500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    856150500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.524747                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.524747                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74910.359612                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74910.359612                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         4198                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4198                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4198                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4198                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14788                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14788                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2039.989488                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        74473                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      24508                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.038722                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      20.327521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       124.911122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1894.750845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.060992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.925171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   55                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  523                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1445                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   19                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     620556                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    620556                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      8438.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2384.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     21482.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001662918500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          476                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          476                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               59544                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7971                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       23922                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       8438                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     23922                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     8438                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     56                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 23922                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 8438                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   19990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      50.138655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.643212                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    110.554210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           430     90.34%     90.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           37      7.77%     98.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            7      1.47%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.21%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.21%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.695378                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.679672                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.726679                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               73     15.34%     15.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.21%     15.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              400     84.03%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.42%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1531008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               540032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              98092372.80365694                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              34600093.70944140                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15607375500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     482304.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       152576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1374848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       539072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9775613.107763485983                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 88087131.200073495507                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 34538586.076632484794                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2384                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        21538                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         8438                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     68560500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    674424750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 365763281500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28758.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31313.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  43347153.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       152576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1378432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1531008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       152576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       152576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       540032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       540032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        21538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           23922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         8438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           8438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9775613                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       88316760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          98092373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9775613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9775613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     34600094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         34600094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     34600094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9775613                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      88316760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        132692467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23866                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                8423                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               295497750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             119330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          742985250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12381.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31131.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               15793                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               7202                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         9293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   222.357473                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   146.475941                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   244.045574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3727     40.11%     40.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2817     30.31%     70.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1072     11.54%     81.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          761      8.19%     90.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          178      1.92%     92.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          123      1.32%     93.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           64      0.69%     94.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           69      0.74%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          482      5.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         9293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1527424                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             539072                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               97.862744                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               34.538586                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        35214480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        18713145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       84202020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      20295360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1231738560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3276591420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3234168000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7900922985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   506.215698                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8374008500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    521040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6712770500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        31144680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16553790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       86201220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      23672700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1231738560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3242333850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3263016480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7894661280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   505.814507                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8448718250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    521040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6638060750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13813                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8438                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13118                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              10109                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             10109                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13813                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        69400                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        69400                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   69400                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2071040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2071040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2071040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23922                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23922    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23922                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            85073500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128114250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          45478                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        21557                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              26237                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        23226                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4201                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            32037                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             11279                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            11279                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4457                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         21780                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13112                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        98921                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 112033                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       553920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3062208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3616128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           22463                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    540224                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             59976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.015873                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.125119                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   59025     98.41%     98.41% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     950      1.58%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               59976                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15607819000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           56249000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           6691987                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          49589498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         74520                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        37004                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             938                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
