
---------- Begin Simulation Statistics ----------
final_tick                                   55071000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859684                       # Number of bytes of host memory used
host_op_rate                                   176296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.43                       # Real time elapsed on the host
host_tick_rate                               38402075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250004                       # Number of instructions simulated
sim_ops                                        252814                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000055                       # Number of seconds simulated
sim_ticks                                    55071000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.656736                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   36327                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                39206                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               841                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              211                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     492                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    107541                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   107796                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               609                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      36797                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1412                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12024                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250051                       # Number of instructions committed
system.cpu.commit.committedOps                 252861                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        66254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.816539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.394563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26260     39.64%     39.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2576      3.89%     43.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1290      1.95%     45.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          837      1.26%     46.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          736      1.11%     47.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          341      0.51%     48.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          365      0.55%     48.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32437     48.96%     97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1412      2.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        66254                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  241                       # Number of function calls committed.
system.cpu.commit.int_insts                    216807                       # Number of committed integer instructions.
system.cpu.commit.loads                         68977                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           146677     58.01%     58.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              98      0.04%     58.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     58.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             30      0.01%     58.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            120      0.05%     58.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             53      0.02%     58.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           165      0.07%     58.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc          165      0.07%     58.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     58.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            24      0.01%     58.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.01%     58.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.01%     58.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.02%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             45      0.02%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68977     27.28%     85.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          36373     14.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            252861                       # Class of committed instruction
system.cpu.commit.refs                         105350                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1241                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250004                       # Number of Instructions Simulated
system.cpu.committedOps                        252814                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.440565                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.440565                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 16971                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   241                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                36279                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 269936                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14319                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33168                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    640                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   814                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3011                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       41222                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4640                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         51333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   545                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         270173                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.374259                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              15889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              36827                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.452929                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              68109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.038732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.412168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26864     39.44%     39.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      728      1.07%     40.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      790      1.16%     41.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      574      0.84%     42.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1474      2.16%     44.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      536      0.79%     45.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      437      0.64%     46.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    33802     49.63%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2904      4.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                68109                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  719                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    37979                       # Number of branches executed
system.cpu.iew.exec_nop                            75                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.364354                       # Inst execution rate
system.cpu.iew.exec_refs                       107505                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      37205                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1604                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 70759                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 27                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               343                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37851                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              265022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 70300                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               975                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                260417                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   678                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    640                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   695                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               48                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1468                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          516                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            203                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    323500                       # num instructions consuming a value
system.cpu.iew.wb_count                        259249                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556105                       # average fanout of values written-back
system.cpu.iew.wb_producers                    179900                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.353749                       # insts written-back per cycle
system.cpu.iew.wb_sent                         259852                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   361483                       # number of integer regfile reads
system.cpu.int_regfile_writes                  184428                       # number of integer regfile writes
system.cpu.ipc                               2.269813                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.269813                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                152597     58.38%     58.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   99      0.04%     58.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    11      0.00%     58.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  30      0.01%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 120      0.05%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  53      0.02%     58.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                167      0.06%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc             167      0.06%     58.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     58.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 31      0.01%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.01%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.02%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.02%     58.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  48      0.02%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70534     26.98%     85.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               37400     14.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 261399                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         461                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001764                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     125     27.11%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   10      2.17%     29.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.22%     29.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.43%     29.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.43%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    163     35.36%     65.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   158     34.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 260466                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             588709                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       257970                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            275225                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     264920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    261399                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         68109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.837951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.347690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25071     36.81%     36.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2726      4.00%     40.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1870      2.75%     43.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1780      2.61%     46.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1624      2.38%     48.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4289      6.30%     54.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2127      3.12%     57.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               20086     29.49%     87.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8536     12.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           68109                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.373269                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1383                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2766                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1279                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1801                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               29                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                70759                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37851                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  193647                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    574                       # number of misc regfile writes
system.cpu.numCycles                           110143                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2345                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                286712                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16133                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      4                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                490226                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 267792                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              302127                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     34313                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8614                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    640                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 11137                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15311                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           369851                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3541                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14193                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2393                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       329480                       # The number of ROB reads
system.cpu.rob.rob_writes                      531707                       # The number of ROB writes
system.cpu.timesIdled                             409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1789                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1006                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                596                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           596                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        45888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1234                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3810250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           575                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          517                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        30336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  88448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1422                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1421     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1422                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1434000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            753500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            862500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   82                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  106                       # number of demand (read+write) hits
system.l2.demand_hits::total                      188                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  82                       # number of overall hits
system.l2.overall_hits::.cpu.data                 106                       # number of overall hits
system.l2.overall_hits::total                     188                       # number of overall hits
system.l2.demand_misses::.cpu.inst                493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                224                       # number of demand (read+write) misses
system.l2.demand_misses::total                    717                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               493                       # number of overall misses
system.l2.overall_misses::.cpu.data               224                       # number of overall misses
system.l2.overall_misses::total                   717                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     18880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58877500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     18880500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58877500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.857391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.678788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792265                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.857391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.678788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792265                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81129.817444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84287.946429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82116.457462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81129.817444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84287.946429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82116.457462                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               717                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              717                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     16640500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51707500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     16640500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51707500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.857391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.678788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.792265                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.857391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.678788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.792265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71129.817444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74287.946429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72116.457462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71129.817444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74287.946429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72116.457462                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              333                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          333                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          333                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    66                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.647059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84400.826446                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84400.826446                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9002500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9002500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.647059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74400.826446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74400.826446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             82                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 82                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.857391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.857391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81129.817444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81129.817444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.857391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.857391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71129.817444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71129.817444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            40                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                40                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.720280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.720280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84155.339806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84155.339806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7638000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7638000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.720280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.720280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74155.339806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74155.339806                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          517                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             517                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          517                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           517                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9850000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9850000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19052.224371                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19052.224371                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   513.142811                       # Cycle average of tags in use
system.l2.tags.total_refs                        1396                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.889039                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.880582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       337.943312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       168.318917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          720                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022552                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16043                       # Number of tag accesses
system.l2.tags.data_accesses                    16043                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              45888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 717                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572933123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260318498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833251621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572933123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572933123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572933123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260318498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            833251621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8710250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22154000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12148.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30898.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.851429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.430725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.704666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     34.86%     34.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     28.57%     63.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     18.29%     81.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.29%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.86%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.43%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.71%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.71%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      6.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          175                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  45888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   45888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       833.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      54617000                       # Total gap between requests
system.mem_ctrls.avgGap                      76174.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 572933122.696155905724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260318497.939024150372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14771250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7382750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29961.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32958.71                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1756440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         16698720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          7085280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           30389670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.827096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     18269250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     34981750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3362940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         24127530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           829440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           33996405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.319551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1896750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     51354250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         3905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3905                       # number of overall hits
system.cpu.icache.overall_hits::total            3905                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          735                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          735                       # number of overall misses
system.cpu.icache.overall_misses::total           735                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51375499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51375499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51375499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51375499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4640                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.158405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.158405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.158405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.158405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69898.638095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69898.638095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69898.638095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69898.638095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          602                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41738999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41738999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41738999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41738999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.123922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.123922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123922                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72589.563478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72589.563478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72589.563478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72589.563478                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          735                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           735                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51375499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51375499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.158405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.158405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69898.638095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69898.638095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41738999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41738999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.123922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72589.563478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72589.563478                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           188.226036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4480                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.791304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   188.226036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.735258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.735258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9855                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       103986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           103986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       104004                       # number of overall hits
system.cpu.dcache.overall_hits::total          104004                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2448                       # number of overall misses
system.cpu.dcache.overall_misses::total          2448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     83816048                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83816048                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83816048                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83816048                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       106432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       106432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       106452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       106452                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34266.577269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34266.577269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34238.581699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34238.581699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9571                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               540                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.724074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.dcache.writebacks::total               144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1601                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36407581                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36407581                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36570081                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36570081                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007939                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007939                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007957                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007957                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43085.894675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43085.894675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43176.010626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43176.010626                       # average overall mshr miss latency
system.cpu.dcache.replacements                    159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57370.242215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57370.242215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64843.971631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64843.971631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     50685464                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50685464                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30886.937233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30886.937233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11229997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11229997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59734.026596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59734.026596                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     16550584                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     16550584                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32074.775194                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32074.775194                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16034584                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16034584                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31074.775194                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31074.775194                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           396.877427                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.812279                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   396.877427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.387576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.387576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            213787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           213787                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     55071000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     55071000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
