
Week_8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033c4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08003560  08003560  00013560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003750  08003750  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08003750  08003750  00013750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003758  08003758  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003758  08003758  00013758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800375c  0800375c  0001375c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000014  08003774  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08003774  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000067bc  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012db  00000000  00000000  00026800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000608  00000000  00000000  00027ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a0  00000000  00000000  000280e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150b8  00000000  00000000  00028688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006658  00000000  00000000  0003d740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084ad6  00000000  00000000  00043d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c886e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b68  00000000  00000000  000c88c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003544 	.word	0x08003544

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	08003544 	.word	0x08003544

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__gedf2>:
 80007a4:	f04f 3cff 	mov.w	ip, #4294967295
 80007a8:	e006      	b.n	80007b8 <__cmpdf2+0x4>
 80007aa:	bf00      	nop

080007ac <__ledf2>:
 80007ac:	f04f 0c01 	mov.w	ip, #1
 80007b0:	e002      	b.n	80007b8 <__cmpdf2+0x4>
 80007b2:	bf00      	nop

080007b4 <__cmpdf2>:
 80007b4:	f04f 0c01 	mov.w	ip, #1
 80007b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007c8:	bf18      	it	ne
 80007ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007ce:	d01b      	beq.n	8000808 <__cmpdf2+0x54>
 80007d0:	b001      	add	sp, #4
 80007d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007d6:	bf0c      	ite	eq
 80007d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007dc:	ea91 0f03 	teqne	r1, r3
 80007e0:	bf02      	ittt	eq
 80007e2:	ea90 0f02 	teqeq	r0, r2
 80007e6:	2000      	moveq	r0, #0
 80007e8:	4770      	bxeq	lr
 80007ea:	f110 0f00 	cmn.w	r0, #0
 80007ee:	ea91 0f03 	teq	r1, r3
 80007f2:	bf58      	it	pl
 80007f4:	4299      	cmppl	r1, r3
 80007f6:	bf08      	it	eq
 80007f8:	4290      	cmpeq	r0, r2
 80007fa:	bf2c      	ite	cs
 80007fc:	17d8      	asrcs	r0, r3, #31
 80007fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000802:	f040 0001 	orr.w	r0, r0, #1
 8000806:	4770      	bx	lr
 8000808:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d102      	bne.n	8000818 <__cmpdf2+0x64>
 8000812:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000816:	d107      	bne.n	8000828 <__cmpdf2+0x74>
 8000818:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800081c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000820:	d1d6      	bne.n	80007d0 <__cmpdf2+0x1c>
 8000822:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000826:	d0d3      	beq.n	80007d0 <__cmpdf2+0x1c>
 8000828:	f85d 0b04 	ldr.w	r0, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <__aeabi_cdrcmple>:
 8000830:	4684      	mov	ip, r0
 8000832:	4610      	mov	r0, r2
 8000834:	4662      	mov	r2, ip
 8000836:	468c      	mov	ip, r1
 8000838:	4619      	mov	r1, r3
 800083a:	4663      	mov	r3, ip
 800083c:	e000      	b.n	8000840 <__aeabi_cdcmpeq>
 800083e:	bf00      	nop

08000840 <__aeabi_cdcmpeq>:
 8000840:	b501      	push	{r0, lr}
 8000842:	f7ff ffb7 	bl	80007b4 <__cmpdf2>
 8000846:	2800      	cmp	r0, #0
 8000848:	bf48      	it	mi
 800084a:	f110 0f00 	cmnmi.w	r0, #0
 800084e:	bd01      	pop	{r0, pc}

08000850 <__aeabi_dcmpeq>:
 8000850:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000854:	f7ff fff4 	bl	8000840 <__aeabi_cdcmpeq>
 8000858:	bf0c      	ite	eq
 800085a:	2001      	moveq	r0, #1
 800085c:	2000      	movne	r0, #0
 800085e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000862:	bf00      	nop

08000864 <__aeabi_dcmplt>:
 8000864:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000868:	f7ff ffea 	bl	8000840 <__aeabi_cdcmpeq>
 800086c:	bf34      	ite	cc
 800086e:	2001      	movcc	r0, #1
 8000870:	2000      	movcs	r0, #0
 8000872:	f85d fb08 	ldr.w	pc, [sp], #8
 8000876:	bf00      	nop

08000878 <__aeabi_dcmple>:
 8000878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800087c:	f7ff ffe0 	bl	8000840 <__aeabi_cdcmpeq>
 8000880:	bf94      	ite	ls
 8000882:	2001      	movls	r0, #1
 8000884:	2000      	movhi	r0, #0
 8000886:	f85d fb08 	ldr.w	pc, [sp], #8
 800088a:	bf00      	nop

0800088c <__aeabi_dcmpge>:
 800088c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000890:	f7ff ffce 	bl	8000830 <__aeabi_cdrcmple>
 8000894:	bf94      	ite	ls
 8000896:	2001      	movls	r0, #1
 8000898:	2000      	movhi	r0, #0
 800089a:	f85d fb08 	ldr.w	pc, [sp], #8
 800089e:	bf00      	nop

080008a0 <__aeabi_dcmpgt>:
 80008a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a4:	f7ff ffc4 	bl	8000830 <__aeabi_cdrcmple>
 80008a8:	bf34      	ite	cc
 80008aa:	2001      	movcc	r0, #1
 80008ac:	2000      	movcs	r0, #0
 80008ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b2:	bf00      	nop

080008b4 <__aeabi_d2iz>:
 80008b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008bc:	d215      	bcs.n	80008ea <__aeabi_d2iz+0x36>
 80008be:	d511      	bpl.n	80008e4 <__aeabi_d2iz+0x30>
 80008c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c8:	d912      	bls.n	80008f0 <__aeabi_d2iz+0x3c>
 80008ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008da:	fa23 f002 	lsr.w	r0, r3, r2
 80008de:	bf18      	it	ne
 80008e0:	4240      	negne	r0, r0
 80008e2:	4770      	bx	lr
 80008e4:	f04f 0000 	mov.w	r0, #0
 80008e8:	4770      	bx	lr
 80008ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ee:	d105      	bne.n	80008fc <__aeabi_d2iz+0x48>
 80008f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80008f4:	bf08      	it	eq
 80008f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80008fa:	4770      	bx	lr
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop

08000904 <__aeabi_d2f>:
 8000904:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000908:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800090c:	bf24      	itt	cs
 800090e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000912:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000916:	d90d      	bls.n	8000934 <__aeabi_d2f+0x30>
 8000918:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800091c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000920:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000924:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000928:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800092c:	bf08      	it	eq
 800092e:	f020 0001 	biceq.w	r0, r0, #1
 8000932:	4770      	bx	lr
 8000934:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000938:	d121      	bne.n	800097e <__aeabi_d2f+0x7a>
 800093a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800093e:	bfbc      	itt	lt
 8000940:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000944:	4770      	bxlt	lr
 8000946:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800094e:	f1c2 0218 	rsb	r2, r2, #24
 8000952:	f1c2 0c20 	rsb	ip, r2, #32
 8000956:	fa10 f30c 	lsls.w	r3, r0, ip
 800095a:	fa20 f002 	lsr.w	r0, r0, r2
 800095e:	bf18      	it	ne
 8000960:	f040 0001 	orrne.w	r0, r0, #1
 8000964:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000968:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800096c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000970:	ea40 000c 	orr.w	r0, r0, ip
 8000974:	fa23 f302 	lsr.w	r3, r3, r2
 8000978:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800097c:	e7cc      	b.n	8000918 <__aeabi_d2f+0x14>
 800097e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000982:	d107      	bne.n	8000994 <__aeabi_d2f+0x90>
 8000984:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000988:	bf1e      	ittt	ne
 800098a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800098e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000992:	4770      	bxne	lr
 8000994:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295
 80009b8:	f000 b96e 	b.w	8000c98 <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9d08      	ldr	r5, [sp, #32]
 80009da:	4604      	mov	r4, r0
 80009dc:	468c      	mov	ip, r1
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f040 8083 	bne.w	8000aea <__udivmoddi4+0x116>
 80009e4:	428a      	cmp	r2, r1
 80009e6:	4617      	mov	r7, r2
 80009e8:	d947      	bls.n	8000a7a <__udivmoddi4+0xa6>
 80009ea:	fab2 f282 	clz	r2, r2
 80009ee:	b142      	cbz	r2, 8000a02 <__udivmoddi4+0x2e>
 80009f0:	f1c2 0020 	rsb	r0, r2, #32
 80009f4:	fa24 f000 	lsr.w	r0, r4, r0
 80009f8:	4091      	lsls	r1, r2
 80009fa:	4097      	lsls	r7, r2
 80009fc:	ea40 0c01 	orr.w	ip, r0, r1
 8000a00:	4094      	lsls	r4, r2
 8000a02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a06:	0c23      	lsrs	r3, r4, #16
 8000a08:	fbbc f6f8 	udiv	r6, ip, r8
 8000a0c:	fa1f fe87 	uxth.w	lr, r7
 8000a10:	fb08 c116 	mls	r1, r8, r6, ip
 8000a14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a18:	fb06 f10e 	mul.w	r1, r6, lr
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	d909      	bls.n	8000a34 <__udivmoddi4+0x60>
 8000a20:	18fb      	adds	r3, r7, r3
 8000a22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a26:	f080 8119 	bcs.w	8000c5c <__udivmoddi4+0x288>
 8000a2a:	4299      	cmp	r1, r3
 8000a2c:	f240 8116 	bls.w	8000c5c <__udivmoddi4+0x288>
 8000a30:	3e02      	subs	r6, #2
 8000a32:	443b      	add	r3, r7
 8000a34:	1a5b      	subs	r3, r3, r1
 8000a36:	b2a4      	uxth	r4, r4
 8000a38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000a40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a48:	45a6      	cmp	lr, r4
 8000a4a:	d909      	bls.n	8000a60 <__udivmoddi4+0x8c>
 8000a4c:	193c      	adds	r4, r7, r4
 8000a4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a52:	f080 8105 	bcs.w	8000c60 <__udivmoddi4+0x28c>
 8000a56:	45a6      	cmp	lr, r4
 8000a58:	f240 8102 	bls.w	8000c60 <__udivmoddi4+0x28c>
 8000a5c:	3802      	subs	r0, #2
 8000a5e:	443c      	add	r4, r7
 8000a60:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a64:	eba4 040e 	sub.w	r4, r4, lr
 8000a68:	2600      	movs	r6, #0
 8000a6a:	b11d      	cbz	r5, 8000a74 <__udivmoddi4+0xa0>
 8000a6c:	40d4      	lsrs	r4, r2
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e9c5 4300 	strd	r4, r3, [r5]
 8000a74:	4631      	mov	r1, r6
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	b902      	cbnz	r2, 8000a7e <__udivmoddi4+0xaa>
 8000a7c:	deff      	udf	#255	; 0xff
 8000a7e:	fab2 f282 	clz	r2, r2
 8000a82:	2a00      	cmp	r2, #0
 8000a84:	d150      	bne.n	8000b28 <__udivmoddi4+0x154>
 8000a86:	1bcb      	subs	r3, r1, r7
 8000a88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a8c:	fa1f f887 	uxth.w	r8, r7
 8000a90:	2601      	movs	r6, #1
 8000a92:	fbb3 fcfe 	udiv	ip, r3, lr
 8000a96:	0c21      	lsrs	r1, r4, #16
 8000a98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000a9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000aa0:	fb08 f30c 	mul.w	r3, r8, ip
 8000aa4:	428b      	cmp	r3, r1
 8000aa6:	d907      	bls.n	8000ab8 <__udivmoddi4+0xe4>
 8000aa8:	1879      	adds	r1, r7, r1
 8000aaa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000aae:	d202      	bcs.n	8000ab6 <__udivmoddi4+0xe2>
 8000ab0:	428b      	cmp	r3, r1
 8000ab2:	f200 80e9 	bhi.w	8000c88 <__udivmoddi4+0x2b4>
 8000ab6:	4684      	mov	ip, r0
 8000ab8:	1ac9      	subs	r1, r1, r3
 8000aba:	b2a3      	uxth	r3, r4
 8000abc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ac0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ac4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ac8:	fb08 f800 	mul.w	r8, r8, r0
 8000acc:	45a0      	cmp	r8, r4
 8000ace:	d907      	bls.n	8000ae0 <__udivmoddi4+0x10c>
 8000ad0:	193c      	adds	r4, r7, r4
 8000ad2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ad6:	d202      	bcs.n	8000ade <__udivmoddi4+0x10a>
 8000ad8:	45a0      	cmp	r8, r4
 8000ada:	f200 80d9 	bhi.w	8000c90 <__udivmoddi4+0x2bc>
 8000ade:	4618      	mov	r0, r3
 8000ae0:	eba4 0408 	sub.w	r4, r4, r8
 8000ae4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ae8:	e7bf      	b.n	8000a6a <__udivmoddi4+0x96>
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0x12e>
 8000aee:	2d00      	cmp	r5, #0
 8000af0:	f000 80b1 	beq.w	8000c56 <__udivmoddi4+0x282>
 8000af4:	2600      	movs	r6, #0
 8000af6:	e9c5 0100 	strd	r0, r1, [r5]
 8000afa:	4630      	mov	r0, r6
 8000afc:	4631      	mov	r1, r6
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	fab3 f683 	clz	r6, r3
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	d14a      	bne.n	8000ba0 <__udivmoddi4+0x1cc>
 8000b0a:	428b      	cmp	r3, r1
 8000b0c:	d302      	bcc.n	8000b14 <__udivmoddi4+0x140>
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	f200 80b8 	bhi.w	8000c84 <__udivmoddi4+0x2b0>
 8000b14:	1a84      	subs	r4, r0, r2
 8000b16:	eb61 0103 	sbc.w	r1, r1, r3
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	468c      	mov	ip, r1
 8000b1e:	2d00      	cmp	r5, #0
 8000b20:	d0a8      	beq.n	8000a74 <__udivmoddi4+0xa0>
 8000b22:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b26:	e7a5      	b.n	8000a74 <__udivmoddi4+0xa0>
 8000b28:	f1c2 0320 	rsb	r3, r2, #32
 8000b2c:	fa20 f603 	lsr.w	r6, r0, r3
 8000b30:	4097      	lsls	r7, r2
 8000b32:	fa01 f002 	lsl.w	r0, r1, r2
 8000b36:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b3a:	40d9      	lsrs	r1, r3
 8000b3c:	4330      	orrs	r0, r6
 8000b3e:	0c03      	lsrs	r3, r0, #16
 8000b40:	fbb1 f6fe 	udiv	r6, r1, lr
 8000b44:	fa1f f887 	uxth.w	r8, r7
 8000b48:	fb0e 1116 	mls	r1, lr, r6, r1
 8000b4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b50:	fb06 f108 	mul.w	r1, r6, r8
 8000b54:	4299      	cmp	r1, r3
 8000b56:	fa04 f402 	lsl.w	r4, r4, r2
 8000b5a:	d909      	bls.n	8000b70 <__udivmoddi4+0x19c>
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000b62:	f080 808d 	bcs.w	8000c80 <__udivmoddi4+0x2ac>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 808a 	bls.w	8000c80 <__udivmoddi4+0x2ac>
 8000b6c:	3e02      	subs	r6, #2
 8000b6e:	443b      	add	r3, r7
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b281      	uxth	r1, r0
 8000b74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b80:	fb00 f308 	mul.w	r3, r0, r8
 8000b84:	428b      	cmp	r3, r1
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x1c4>
 8000b88:	1879      	adds	r1, r7, r1
 8000b8a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000b8e:	d273      	bcs.n	8000c78 <__udivmoddi4+0x2a4>
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d971      	bls.n	8000c78 <__udivmoddi4+0x2a4>
 8000b94:	3802      	subs	r0, #2
 8000b96:	4439      	add	r1, r7
 8000b98:	1acb      	subs	r3, r1, r3
 8000b9a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000b9e:	e778      	b.n	8000a92 <__udivmoddi4+0xbe>
 8000ba0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ba4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ba8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000bac:	431c      	orrs	r4, r3
 8000bae:	fa20 f70c 	lsr.w	r7, r0, ip
 8000bb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000bb6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000bba:	fa21 f10c 	lsr.w	r1, r1, ip
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	0c3b      	lsrs	r3, r7, #16
 8000bc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bc6:	fa1f f884 	uxth.w	r8, r4
 8000bca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bce:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000bd2:	fb09 fa08 	mul.w	sl, r9, r8
 8000bd6:	458a      	cmp	sl, r1
 8000bd8:	fa02 f206 	lsl.w	r2, r2, r6
 8000bdc:	fa00 f306 	lsl.w	r3, r0, r6
 8000be0:	d908      	bls.n	8000bf4 <__udivmoddi4+0x220>
 8000be2:	1861      	adds	r1, r4, r1
 8000be4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000be8:	d248      	bcs.n	8000c7c <__udivmoddi4+0x2a8>
 8000bea:	458a      	cmp	sl, r1
 8000bec:	d946      	bls.n	8000c7c <__udivmoddi4+0x2a8>
 8000bee:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf2:	4421      	add	r1, r4
 8000bf4:	eba1 010a 	sub.w	r1, r1, sl
 8000bf8:	b2bf      	uxth	r7, r7
 8000bfa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bfe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c02:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c06:	fb00 f808 	mul.w	r8, r0, r8
 8000c0a:	45b8      	cmp	r8, r7
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x24a>
 8000c0e:	19e7      	adds	r7, r4, r7
 8000c10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c14:	d22e      	bcs.n	8000c74 <__udivmoddi4+0x2a0>
 8000c16:	45b8      	cmp	r8, r7
 8000c18:	d92c      	bls.n	8000c74 <__udivmoddi4+0x2a0>
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	4427      	add	r7, r4
 8000c1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c22:	eba7 0708 	sub.w	r7, r7, r8
 8000c26:	fba0 8902 	umull	r8, r9, r0, r2
 8000c2a:	454f      	cmp	r7, r9
 8000c2c:	46c6      	mov	lr, r8
 8000c2e:	4649      	mov	r1, r9
 8000c30:	d31a      	bcc.n	8000c68 <__udivmoddi4+0x294>
 8000c32:	d017      	beq.n	8000c64 <__udivmoddi4+0x290>
 8000c34:	b15d      	cbz	r5, 8000c4e <__udivmoddi4+0x27a>
 8000c36:	ebb3 020e 	subs.w	r2, r3, lr
 8000c3a:	eb67 0701 	sbc.w	r7, r7, r1
 8000c3e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000c42:	40f2      	lsrs	r2, r6
 8000c44:	ea4c 0202 	orr.w	r2, ip, r2
 8000c48:	40f7      	lsrs	r7, r6
 8000c4a:	e9c5 2700 	strd	r2, r7, [r5]
 8000c4e:	2600      	movs	r6, #0
 8000c50:	4631      	mov	r1, r6
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	462e      	mov	r6, r5
 8000c58:	4628      	mov	r0, r5
 8000c5a:	e70b      	b.n	8000a74 <__udivmoddi4+0xa0>
 8000c5c:	4606      	mov	r6, r0
 8000c5e:	e6e9      	b.n	8000a34 <__udivmoddi4+0x60>
 8000c60:	4618      	mov	r0, r3
 8000c62:	e6fd      	b.n	8000a60 <__udivmoddi4+0x8c>
 8000c64:	4543      	cmp	r3, r8
 8000c66:	d2e5      	bcs.n	8000c34 <__udivmoddi4+0x260>
 8000c68:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c6c:	eb69 0104 	sbc.w	r1, r9, r4
 8000c70:	3801      	subs	r0, #1
 8000c72:	e7df      	b.n	8000c34 <__udivmoddi4+0x260>
 8000c74:	4608      	mov	r0, r1
 8000c76:	e7d2      	b.n	8000c1e <__udivmoddi4+0x24a>
 8000c78:	4660      	mov	r0, ip
 8000c7a:	e78d      	b.n	8000b98 <__udivmoddi4+0x1c4>
 8000c7c:	4681      	mov	r9, r0
 8000c7e:	e7b9      	b.n	8000bf4 <__udivmoddi4+0x220>
 8000c80:	4666      	mov	r6, ip
 8000c82:	e775      	b.n	8000b70 <__udivmoddi4+0x19c>
 8000c84:	4630      	mov	r0, r6
 8000c86:	e74a      	b.n	8000b1e <__udivmoddi4+0x14a>
 8000c88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c8c:	4439      	add	r1, r7
 8000c8e:	e713      	b.n	8000ab8 <__udivmoddi4+0xe4>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	e724      	b.n	8000ae0 <__udivmoddi4+0x10c>
 8000c96:	bf00      	nop

08000c98 <__aeabi_idiv0>:
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	0000      	movs	r0, r0
	...

08000ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca0:	b5b0      	push	{r4, r5, r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca4:	f000 fa6a 	bl	800117c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca8:	f000 f888 	bl	8000dbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cac:	f000 f91a 	bl	8000ee4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cb0:	f000 f8ee 	bl	8000e90 <MX_USART2_UART_Init>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // f 1 KHz every 1 ms - decrease angler follow ChangeRate
	  if(HAL_GetTick()-timeStamp > 0)//Set Process @ 1kHz
 8000cb4:	f000 fac8 	bl	8001248 <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	4b3b      	ldr	r3, [pc, #236]	; (8000da8 <main+0x108>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d0f8      	beq.n	8000cb4 <main+0x14>
	  {
		  timeStamp = HAL_GetTick();
 8000cc2:	f000 fac1 	bl	8001248 <HAL_GetTick>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	4a37      	ldr	r2, [pc, #220]	; (8000da8 <main+0x108>)
 8000cca:	6013      	str	r3, [r2, #0]

		  AngleInput += ChangeRate;
 8000ccc:	4b37      	ldr	r3, [pc, #220]	; (8000dac <main+0x10c>)
 8000cce:	ed93 7a00 	vldr	s14, [r3]
 8000cd2:	4b37      	ldr	r3, [pc, #220]	; (8000db0 <main+0x110>)
 8000cd4:	edd3 7a00 	vldr	s15, [r3]
 8000cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cdc:	4b33      	ldr	r3, [pc, #204]	; (8000dac <main+0x10c>)
 8000cde:	edc3 7a00 	vstr	s15, [r3]

		  // overflow ถ้ากว่า 2pi ให้กลับมาที่ 0
		  if (AngleInput > 2*M_PI)
 8000ce2:	4b32      	ldr	r3, [pc, #200]	; (8000dac <main+0x10c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fd04 	bl	80006f4 <__aeabi_f2d>
 8000cec:	a32c      	add	r3, pc, #176	; (adr r3, 8000da0 <main+0x100>)
 8000cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf2:	f7ff fdd5 	bl	80008a0 <__aeabi_dcmpgt>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d013      	beq.n	8000d24 <main+0x84>
		  {
			  AngleInput -= 2*M_PI;
 8000cfc:	4b2b      	ldr	r3, [pc, #172]	; (8000dac <main+0x10c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fcf7 	bl	80006f4 <__aeabi_f2d>
 8000d06:	a326      	add	r3, pc, #152	; (adr r3, 8000da0 <main+0x100>)
 8000d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d0c:	f7ff fb92 	bl	8000434 <__aeabi_dsub>
 8000d10:	4602      	mov	r2, r0
 8000d12:	460b      	mov	r3, r1
 8000d14:	4610      	mov	r0, r2
 8000d16:	4619      	mov	r1, r3
 8000d18:	f7ff fdf4 	bl	8000904 <__aeabi_d2f>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	4a23      	ldr	r2, [pc, #140]	; (8000dac <main+0x10c>)
 8000d20:	6013      	str	r3, [r2, #0]
 8000d22:	e01a      	b.n	8000d5a <main+0xba>
		  }
		  else if (AngleInput < 0)
 8000d24:	4b21      	ldr	r3, [pc, #132]	; (8000dac <main+0x10c>)
 8000d26:	edd3 7a00 	vldr	s15, [r3]
 8000d2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d32:	d512      	bpl.n	8000d5a <main+0xba>
		  {
			  AngleInput +=  2*M_PI;
 8000d34:	4b1d      	ldr	r3, [pc, #116]	; (8000dac <main+0x10c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fcdb 	bl	80006f4 <__aeabi_f2d>
 8000d3e:	a318      	add	r3, pc, #96	; (adr r3, 8000da0 <main+0x100>)
 8000d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d44:	f7ff fb78 	bl	8000438 <__adddf3>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f7ff fdd8 	bl	8000904 <__aeabi_d2f>
 8000d54:	4603      	mov	r3, r0
 8000d56:	4a15      	ldr	r2, [pc, #84]	; (8000dac <main+0x10c>)
 8000d58:	6013      	str	r3, [r2, #0]
		  }

		  SineOutput = sin(AngleInput) * OutputAmp;
 8000d5a:	4b14      	ldr	r3, [pc, #80]	; (8000dac <main+0x10c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fcc8 	bl	80006f4 <__aeabi_f2d>
 8000d64:	4602      	mov	r2, r0
 8000d66:	460b      	mov	r3, r1
 8000d68:	ec43 2b10 	vmov	d0, r2, r3
 8000d6c:	f001 fbb4 	bl	80024d8 <sin>
 8000d70:	ec55 4b10 	vmov	r4, r5, d0
 8000d74:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <main+0x114>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff fcbb 	bl	80006f4 <__aeabi_f2d>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	460b      	mov	r3, r1
 8000d82:	4620      	mov	r0, r4
 8000d84:	4629      	mov	r1, r5
 8000d86:	f7ff fa27 	bl	80001d8 <__aeabi_dmul>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	4610      	mov	r0, r2
 8000d90:	4619      	mov	r1, r3
 8000d92:	f7ff fdb7 	bl	8000904 <__aeabi_d2f>
 8000d96:	4603      	mov	r3, r0
 8000d98:	4a07      	ldr	r2, [pc, #28]	; (8000db8 <main+0x118>)
 8000d9a:	6013      	str	r3, [r2, #0]
	  if(HAL_GetTick()-timeStamp > 0)//Set Process @ 1kHz
 8000d9c:	e78a      	b.n	8000cb4 <main+0x14>
 8000d9e:	bf00      	nop
 8000da0:	54442d18 	.word	0x54442d18
 8000da4:	401921fb 	.word	0x401921fb
 8000da8:	20000038 	.word	0x20000038
 8000dac:	20000030 	.word	0x20000030
 8000db0:	20000000 	.word	0x20000000
 8000db4:	20000004 	.word	0x20000004
 8000db8:	20000034 	.word	0x20000034

08000dbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b094      	sub	sp, #80	; 0x50
 8000dc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc2:	f107 0320 	add.w	r3, r7, #32
 8000dc6:	2230      	movs	r2, #48	; 0x30
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f001 fb7a 	bl	80024c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de0:	2300      	movs	r3, #0
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	4b28      	ldr	r3, [pc, #160]	; (8000e88 <SystemClock_Config+0xcc>)
 8000de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de8:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <SystemClock_Config+0xcc>)
 8000dea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dee:	6413      	str	r3, [r2, #64]	; 0x40
 8000df0:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <SystemClock_Config+0xcc>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	4b22      	ldr	r3, [pc, #136]	; (8000e8c <SystemClock_Config+0xd0>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a21      	ldr	r2, [pc, #132]	; (8000e8c <SystemClock_Config+0xd0>)
 8000e06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <SystemClock_Config+0xd0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e20:	2310      	movs	r3, #16
 8000e22:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e24:	2302      	movs	r3, #2
 8000e26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e30:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e34:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e36:	2304      	movs	r3, #4
 8000e38:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e3e:	f107 0320 	add.w	r3, r7, #32
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 fc90 	bl	8001768 <HAL_RCC_OscConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e4e:	f000 f8b9 	bl	8000fc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e52:	230f      	movs	r3, #15
 8000e54:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e56:	2302      	movs	r3, #2
 8000e58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 fef2 	bl	8001c58 <HAL_RCC_ClockConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e7a:	f000 f8a3 	bl	8000fc4 <Error_Handler>
  }
}
 8000e7e:	bf00      	nop
 8000e80:	3750      	adds	r7, #80	; 0x50
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40007000 	.word	0x40007000

08000e90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e94:	4b11      	ldr	r3, [pc, #68]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000e96:	4a12      	ldr	r2, [pc, #72]	; (8000ee0 <MX_USART2_UART_Init+0x50>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ec6:	4805      	ldr	r0, [pc, #20]	; (8000edc <MX_USART2_UART_Init+0x4c>)
 8000ec8:	f001 f8c2 	bl	8002050 <HAL_UART_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ed2:	f000 f877 	bl	8000fc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	2000003c 	.word	0x2000003c
 8000ee0:	40004400 	.word	0x40004400

08000ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	; 0x28
 8000ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b2d      	ldr	r3, [pc, #180]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a2c      	ldr	r2, [pc, #176]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b26      	ldr	r3, [pc, #152]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a25      	ldr	r2, [pc, #148]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b1f      	ldr	r3, [pc, #124]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a1e      	ldr	r2, [pc, #120]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a17      	ldr	r2, [pc, #92]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	4812      	ldr	r0, [pc, #72]	; (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f70:	f000 fbe0 	bl	8001734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f7a:	4b10      	ldr	r3, [pc, #64]	; (8000fbc <MX_GPIO_Init+0xd8>)
 8000f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	480d      	ldr	r0, [pc, #52]	; (8000fc0 <MX_GPIO_Init+0xdc>)
 8000f8a:	f000 fa4f 	bl	800142c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f8e:	2320      	movs	r3, #32
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f9e:	f107 0314 	add.w	r3, r7, #20
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_GPIO_Init+0xd4>)
 8000fa6:	f000 fa41 	bl	800142c <HAL_GPIO_Init>

}
 8000faa:	bf00      	nop
 8000fac:	3728      	adds	r7, #40	; 0x28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	10210000 	.word	0x10210000
 8000fc0:	40020800 	.word	0x40020800

08000fc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc8:	b672      	cpsid	i
}
 8000fca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <Error_Handler+0x8>
	...

08000fd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <HAL_MspInit+0x4c>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	4a0f      	ldr	r2, [pc, #60]	; (800101c <HAL_MspInit+0x4c>)
 8000fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	; (800101c <HAL_MspInit+0x4c>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	603b      	str	r3, [r7, #0]
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_MspInit+0x4c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	4a08      	ldr	r2, [pc, #32]	; (800101c <HAL_MspInit+0x4c>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001000:	6413      	str	r3, [r2, #64]	; 0x40
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_MspInit+0x4c>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800100e:	2007      	movs	r0, #7
 8001010:	f000 f9d8 	bl	80013c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40023800 	.word	0x40023800

08001020 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	; 0x28
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <HAL_UART_MspInit+0x84>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d12b      	bne.n	800109a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_UART_MspInit+0x88>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104a:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <HAL_UART_MspInit+0x88>)
 800104c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001050:	6413      	str	r3, [r2, #64]	; 0x40
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_UART_MspInit+0x88>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <HAL_UART_MspInit+0x88>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <HAL_UART_MspInit+0x88>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <HAL_UART_MspInit+0x88>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800107a:	230c      	movs	r3, #12
 800107c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001086:	2303      	movs	r3, #3
 8001088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800108a:	2307      	movs	r3, #7
 800108c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <HAL_UART_MspInit+0x8c>)
 8001096:	f000 f9c9 	bl	800142c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40004400 	.word	0x40004400
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020000 	.word	0x40020000

080010b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <NMI_Handler+0x4>

080010b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ba:	e7fe      	b.n	80010ba <HardFault_Handler+0x4>

080010bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c0:	e7fe      	b.n	80010c0 <MemManage_Handler+0x4>

080010c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c6:	e7fe      	b.n	80010c6 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <UsageFault_Handler+0x4>

080010ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fc:	f000 f890 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}

08001104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <SystemInit+0x20>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800110e:	4a05      	ldr	r2, [pc, #20]	; (8001124 <SystemInit+0x20>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001128:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001160 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800112c:	480d      	ldr	r0, [pc, #52]	; (8001164 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800112e:	490e      	ldr	r1, [pc, #56]	; (8001168 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001130:	4a0e      	ldr	r2, [pc, #56]	; (800116c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a0b      	ldr	r2, [pc, #44]	; (8001170 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001144:	4c0b      	ldr	r4, [pc, #44]	; (8001174 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001152:	f7ff ffd7 	bl	8001104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001156:	f001 f991 	bl	800247c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800115a:	f7ff fda1 	bl	8000ca0 <main>
  bx  lr    
 800115e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001160:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001168:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800116c:	08003760 	.word	0x08003760
  ldr r2, =_sbss
 8001170:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001174:	20000084 	.word	0x20000084

08001178 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001178:	e7fe      	b.n	8001178 <ADC_IRQHandler>
	...

0800117c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001180:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <HAL_Init+0x40>)
 8001186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800118a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <HAL_Init+0x40>)
 8001192:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a07      	ldr	r2, [pc, #28]	; (80011bc <HAL_Init+0x40>)
 800119e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 f90d 	bl	80013c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f808 	bl	80011c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff ff0e 	bl	8000fd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023c00 	.word	0x40023c00

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x54>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_InitTick+0x58>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f917 	bl	8001412 <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 f8ed 	bl	80013da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	; (800121c <HAL_InitTick+0x5c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000008 	.word	0x20000008
 8001218:	20000010 	.word	0x20000010
 800121c:	2000000c 	.word	0x2000000c

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001224:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_IncTick+0x20>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_IncTick+0x24>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a04      	ldr	r2, [pc, #16]	; (8001244 <HAL_IncTick+0x24>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000010 	.word	0x20000010
 8001244:	20000080 	.word	0x20000080

08001248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b03      	ldr	r3, [pc, #12]	; (800125c <HAL_GetTick+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20000080 	.word	0x20000080

08001260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800127c:	4013      	ands	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800128c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001292:	4a04      	ldr	r2, [pc, #16]	; (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	60d3      	str	r3, [r2, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	f003 0307 	and.w	r3, r3, #7
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db0a      	blt.n	80012ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	490c      	ldr	r1, [pc, #48]	; (8001310 <__NVIC_SetPriority+0x4c>)
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	0112      	lsls	r2, r2, #4
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	440b      	add	r3, r1
 80012e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ec:	e00a      	b.n	8001304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4908      	ldr	r1, [pc, #32]	; (8001314 <__NVIC_SetPriority+0x50>)
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	3b04      	subs	r3, #4
 80012fc:	0112      	lsls	r2, r2, #4
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	440b      	add	r3, r1
 8001302:	761a      	strb	r2, [r3, #24]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001318:	b480      	push	{r7}
 800131a:	b089      	sub	sp, #36	; 0x24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	f1c3 0307 	rsb	r3, r3, #7
 8001332:	2b04      	cmp	r3, #4
 8001334:	bf28      	it	cs
 8001336:	2304      	movcs	r3, #4
 8001338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3304      	adds	r3, #4
 800133e:	2b06      	cmp	r3, #6
 8001340:	d902      	bls.n	8001348 <NVIC_EncodePriority+0x30>
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3b03      	subs	r3, #3
 8001346:	e000      	b.n	800134a <NVIC_EncodePriority+0x32>
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134c:	f04f 32ff 	mov.w	r2, #4294967295
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43da      	mvns	r2, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001360:	f04f 31ff 	mov.w	r1, #4294967295
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	fa01 f303 	lsl.w	r3, r1, r3
 800136a:	43d9      	mvns	r1, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	4313      	orrs	r3, r2
         );
}
 8001372:	4618      	mov	r0, r3
 8001374:	3724      	adds	r7, #36	; 0x24
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
	...

08001380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3b01      	subs	r3, #1
 800138c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001390:	d301      	bcc.n	8001396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001392:	2301      	movs	r3, #1
 8001394:	e00f      	b.n	80013b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001396:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <SysTick_Config+0x40>)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3b01      	subs	r3, #1
 800139c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800139e:	210f      	movs	r1, #15
 80013a0:	f04f 30ff 	mov.w	r0, #4294967295
 80013a4:	f7ff ff8e 	bl	80012c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <SysTick_Config+0x40>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <SysTick_Config+0x40>)
 80013b0:	2207      	movs	r2, #7
 80013b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	e000e010 	.word	0xe000e010

080013c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff ff47 	bl	8001260 <__NVIC_SetPriorityGrouping>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013da:	b580      	push	{r7, lr}
 80013dc:	b086      	sub	sp, #24
 80013de:	af00      	add	r7, sp, #0
 80013e0:	4603      	mov	r3, r0
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	607a      	str	r2, [r7, #4]
 80013e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013ec:	f7ff ff5c 	bl	80012a8 <__NVIC_GetPriorityGrouping>
 80013f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	68b9      	ldr	r1, [r7, #8]
 80013f6:	6978      	ldr	r0, [r7, #20]
 80013f8:	f7ff ff8e 	bl	8001318 <NVIC_EncodePriority>
 80013fc:	4602      	mov	r2, r0
 80013fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff ff5d 	bl	80012c4 <__NVIC_SetPriority>
}
 800140a:	bf00      	nop
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff ffb0 	bl	8001380 <SysTick_Config>
 8001420:	4603      	mov	r3, r0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800142c:	b480      	push	{r7}
 800142e:	b089      	sub	sp, #36	; 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800143e:	2300      	movs	r3, #0
 8001440:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
 8001446:	e159      	b.n	80016fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001448:	2201      	movs	r2, #1
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	429a      	cmp	r2, r3
 8001462:	f040 8148 	bne.w	80016f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 0303 	and.w	r3, r3, #3
 800146e:	2b01      	cmp	r3, #1
 8001470:	d005      	beq.n	800147e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800147a:	2b02      	cmp	r3, #2
 800147c:	d130      	bne.n	80014e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	2203      	movs	r2, #3
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014b4:	2201      	movs	r2, #1
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f003 0201 	and.w	r2, r3, #1
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d017      	beq.n	800151c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	2203      	movs	r2, #3
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4013      	ands	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d123      	bne.n	8001570 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	08da      	lsrs	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3208      	adds	r2, #8
 8001530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	220f      	movs	r2, #15
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4013      	ands	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	691a      	ldr	r2, [r3, #16]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	4313      	orrs	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	08da      	lsrs	r2, r3, #3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	3208      	adds	r2, #8
 800156a:	69b9      	ldr	r1, [r7, #24]
 800156c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	2203      	movs	r2, #3
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4013      	ands	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 0203 	and.w	r2, r3, #3
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f000 80a2 	beq.w	80016f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b57      	ldr	r3, [pc, #348]	; (8001714 <HAL_GPIO_Init+0x2e8>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	4a56      	ldr	r2, [pc, #344]	; (8001714 <HAL_GPIO_Init+0x2e8>)
 80015bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015c0:	6453      	str	r3, [r2, #68]	; 0x44
 80015c2:	4b54      	ldr	r3, [pc, #336]	; (8001714 <HAL_GPIO_Init+0x2e8>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015ce:	4a52      	ldr	r2, [pc, #328]	; (8001718 <HAL_GPIO_Init+0x2ec>)
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	089b      	lsrs	r3, r3, #2
 80015d4:	3302      	adds	r3, #2
 80015d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f003 0303 	and.w	r3, r3, #3
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	220f      	movs	r2, #15
 80015e6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ea:	43db      	mvns	r3, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4013      	ands	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a49      	ldr	r2, [pc, #292]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d019      	beq.n	800162e <HAL_GPIO_Init+0x202>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a48      	ldr	r2, [pc, #288]	; (8001720 <HAL_GPIO_Init+0x2f4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d013      	beq.n	800162a <HAL_GPIO_Init+0x1fe>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a47      	ldr	r2, [pc, #284]	; (8001724 <HAL_GPIO_Init+0x2f8>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d00d      	beq.n	8001626 <HAL_GPIO_Init+0x1fa>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a46      	ldr	r2, [pc, #280]	; (8001728 <HAL_GPIO_Init+0x2fc>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d007      	beq.n	8001622 <HAL_GPIO_Init+0x1f6>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a45      	ldr	r2, [pc, #276]	; (800172c <HAL_GPIO_Init+0x300>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d101      	bne.n	800161e <HAL_GPIO_Init+0x1f2>
 800161a:	2304      	movs	r3, #4
 800161c:	e008      	b.n	8001630 <HAL_GPIO_Init+0x204>
 800161e:	2307      	movs	r3, #7
 8001620:	e006      	b.n	8001630 <HAL_GPIO_Init+0x204>
 8001622:	2303      	movs	r3, #3
 8001624:	e004      	b.n	8001630 <HAL_GPIO_Init+0x204>
 8001626:	2302      	movs	r3, #2
 8001628:	e002      	b.n	8001630 <HAL_GPIO_Init+0x204>
 800162a:	2301      	movs	r3, #1
 800162c:	e000      	b.n	8001630 <HAL_GPIO_Init+0x204>
 800162e:	2300      	movs	r3, #0
 8001630:	69fa      	ldr	r2, [r7, #28]
 8001632:	f002 0203 	and.w	r2, r2, #3
 8001636:	0092      	lsls	r2, r2, #2
 8001638:	4093      	lsls	r3, r2
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4313      	orrs	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001640:	4935      	ldr	r1, [pc, #212]	; (8001718 <HAL_GPIO_Init+0x2ec>)
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	089b      	lsrs	r3, r3, #2
 8001646:	3302      	adds	r3, #2
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800164e:	4b38      	ldr	r3, [pc, #224]	; (8001730 <HAL_GPIO_Init+0x304>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	43db      	mvns	r3, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4013      	ands	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001672:	4a2f      	ldr	r2, [pc, #188]	; (8001730 <HAL_GPIO_Init+0x304>)
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001678:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <HAL_GPIO_Init+0x304>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	43db      	mvns	r3, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4013      	ands	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800169c:	4a24      	ldr	r2, [pc, #144]	; (8001730 <HAL_GPIO_Init+0x304>)
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016a2:	4b23      	ldr	r3, [pc, #140]	; (8001730 <HAL_GPIO_Init+0x304>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	43db      	mvns	r3, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4013      	ands	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016c6:	4a1a      	ldr	r2, [pc, #104]	; (8001730 <HAL_GPIO_Init+0x304>)
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_GPIO_Init+0x304>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016f0:	4a0f      	ldr	r2, [pc, #60]	; (8001730 <HAL_GPIO_Init+0x304>)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3301      	adds	r3, #1
 80016fa:	61fb      	str	r3, [r7, #28]
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	2b0f      	cmp	r3, #15
 8001700:	f67f aea2 	bls.w	8001448 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001704:	bf00      	nop
 8001706:	bf00      	nop
 8001708:	3724      	adds	r7, #36	; 0x24
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40013800 	.word	0x40013800
 800171c:	40020000 	.word	0x40020000
 8001720:	40020400 	.word	0x40020400
 8001724:	40020800 	.word	0x40020800
 8001728:	40020c00 	.word	0x40020c00
 800172c:	40021000 	.word	0x40021000
 8001730:	40013c00 	.word	0x40013c00

08001734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	807b      	strh	r3, [r7, #2]
 8001740:	4613      	mov	r3, r2
 8001742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001744:	787b      	ldrb	r3, [r7, #1]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800174a:	887a      	ldrh	r2, [r7, #2]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001750:	e003      	b.n	800175a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001752:	887b      	ldrh	r3, [r7, #2]
 8001754:	041a      	lsls	r2, r3, #16
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	619a      	str	r2, [r3, #24]
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e264      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	2b00      	cmp	r3, #0
 8001784:	d075      	beq.n	8001872 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001786:	4ba3      	ldr	r3, [pc, #652]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f003 030c 	and.w	r3, r3, #12
 800178e:	2b04      	cmp	r3, #4
 8001790:	d00c      	beq.n	80017ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001792:	4ba0      	ldr	r3, [pc, #640]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800179a:	2b08      	cmp	r3, #8
 800179c:	d112      	bne.n	80017c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800179e:	4b9d      	ldr	r3, [pc, #628]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017aa:	d10b      	bne.n	80017c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	4b99      	ldr	r3, [pc, #612]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d05b      	beq.n	8001870 <HAL_RCC_OscConfig+0x108>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d157      	bne.n	8001870 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e23f      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017cc:	d106      	bne.n	80017dc <HAL_RCC_OscConfig+0x74>
 80017ce:	4b91      	ldr	r3, [pc, #580]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a90      	ldr	r2, [pc, #576]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e01d      	b.n	8001818 <HAL_RCC_OscConfig+0xb0>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017e4:	d10c      	bne.n	8001800 <HAL_RCC_OscConfig+0x98>
 80017e6:	4b8b      	ldr	r3, [pc, #556]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a8a      	ldr	r2, [pc, #552]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	4b88      	ldr	r3, [pc, #544]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a87      	ldr	r2, [pc, #540]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80017f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	e00b      	b.n	8001818 <HAL_RCC_OscConfig+0xb0>
 8001800:	4b84      	ldr	r3, [pc, #528]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a83      	ldr	r2, [pc, #524]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4b81      	ldr	r3, [pc, #516]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a80      	ldr	r2, [pc, #512]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d013      	beq.n	8001848 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fd12 	bl	8001248 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001828:	f7ff fd0e 	bl	8001248 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b64      	cmp	r3, #100	; 0x64
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e204      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183a:	4b76      	ldr	r3, [pc, #472]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f0      	beq.n	8001828 <HAL_RCC_OscConfig+0xc0>
 8001846:	e014      	b.n	8001872 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001848:	f7ff fcfe 	bl	8001248 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001850:	f7ff fcfa 	bl	8001248 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b64      	cmp	r3, #100	; 0x64
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e1f0      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001862:	4b6c      	ldr	r3, [pc, #432]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0xe8>
 800186e:	e000      	b.n	8001872 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d063      	beq.n	8001946 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800187e:	4b65      	ldr	r3, [pc, #404]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00b      	beq.n	80018a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800188a:	4b62      	ldr	r3, [pc, #392]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001892:	2b08      	cmp	r3, #8
 8001894:	d11c      	bne.n	80018d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001896:	4b5f      	ldr	r3, [pc, #380]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d116      	bne.n	80018d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018a2:	4b5c      	ldr	r3, [pc, #368]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d005      	beq.n	80018ba <HAL_RCC_OscConfig+0x152>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d001      	beq.n	80018ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e1c4      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ba:	4b56      	ldr	r3, [pc, #344]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	4952      	ldr	r1, [pc, #328]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ce:	e03a      	b.n	8001946 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d020      	beq.n	800191a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d8:	4b4f      	ldr	r3, [pc, #316]	; (8001a18 <HAL_RCC_OscConfig+0x2b0>)
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018de:	f7ff fcb3 	bl	8001248 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018e6:	f7ff fcaf 	bl	8001248 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e1a5      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f8:	4b46      	ldr	r3, [pc, #280]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001904:	4b43      	ldr	r3, [pc, #268]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	4940      	ldr	r1, [pc, #256]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 8001914:	4313      	orrs	r3, r2
 8001916:	600b      	str	r3, [r1, #0]
 8001918:	e015      	b.n	8001946 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800191a:	4b3f      	ldr	r3, [pc, #252]	; (8001a18 <HAL_RCC_OscConfig+0x2b0>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001920:	f7ff fc92 	bl	8001248 <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001928:	f7ff fc8e 	bl	8001248 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e184      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800193a:	4b36      	ldr	r3, [pc, #216]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1f0      	bne.n	8001928 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d030      	beq.n	80019b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d016      	beq.n	8001988 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800195a:	4b30      	ldr	r3, [pc, #192]	; (8001a1c <HAL_RCC_OscConfig+0x2b4>)
 800195c:	2201      	movs	r2, #1
 800195e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001960:	f7ff fc72 	bl	8001248 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001968:	f7ff fc6e 	bl	8001248 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e164      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800197a:	4b26      	ldr	r3, [pc, #152]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 800197c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0x200>
 8001986:	e015      	b.n	80019b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001988:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <HAL_RCC_OscConfig+0x2b4>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198e:	f7ff fc5b 	bl	8001248 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001996:	f7ff fc57 	bl	8001248 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e14d      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a8:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80019aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019ac:	f003 0302 	and.w	r3, r3, #2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1f0      	bne.n	8001996 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0304 	and.w	r3, r3, #4
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f000 80a0 	beq.w	8001b02 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019c6:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10f      	bne.n	80019f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019da:	4a0e      	ldr	r2, [pc, #56]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e0:	6413      	str	r3, [r2, #64]	; 0x40
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <HAL_RCC_OscConfig+0x2ac>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ee:	2301      	movs	r3, #1
 80019f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f2:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <HAL_RCC_OscConfig+0x2b8>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d121      	bne.n	8001a42 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <HAL_RCC_OscConfig+0x2b8>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <HAL_RCC_OscConfig+0x2b8>)
 8001a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a0a:	f7ff fc1d 	bl	8001248 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	e011      	b.n	8001a36 <HAL_RCC_OscConfig+0x2ce>
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800
 8001a18:	42470000 	.word	0x42470000
 8001a1c:	42470e80 	.word	0x42470e80
 8001a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a24:	f7ff fc10 	bl	8001248 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e106      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b85      	ldr	r3, [pc, #532]	; (8001c4c <HAL_RCC_OscConfig+0x4e4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d106      	bne.n	8001a58 <HAL_RCC_OscConfig+0x2f0>
 8001a4a:	4b81      	ldr	r3, [pc, #516]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a4e:	4a80      	ldr	r2, [pc, #512]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6713      	str	r3, [r2, #112]	; 0x70
 8001a56:	e01c      	b.n	8001a92 <HAL_RCC_OscConfig+0x32a>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b05      	cmp	r3, #5
 8001a5e:	d10c      	bne.n	8001a7a <HAL_RCC_OscConfig+0x312>
 8001a60:	4b7b      	ldr	r3, [pc, #492]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a64:	4a7a      	ldr	r2, [pc, #488]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a66:	f043 0304 	orr.w	r3, r3, #4
 8001a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a6c:	4b78      	ldr	r3, [pc, #480]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a70:	4a77      	ldr	r2, [pc, #476]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	6713      	str	r3, [r2, #112]	; 0x70
 8001a78:	e00b      	b.n	8001a92 <HAL_RCC_OscConfig+0x32a>
 8001a7a:	4b75      	ldr	r3, [pc, #468]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a7e:	4a74      	ldr	r2, [pc, #464]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6713      	str	r3, [r2, #112]	; 0x70
 8001a86:	4b72      	ldr	r3, [pc, #456]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a8a:	4a71      	ldr	r2, [pc, #452]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001a8c:	f023 0304 	bic.w	r3, r3, #4
 8001a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d015      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fbd5 	bl	8001248 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa0:	e00a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa2:	f7ff fbd1 	bl	8001248 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e0c5      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab8:	4b65      	ldr	r3, [pc, #404]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0ee      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x33a>
 8001ac4:	e014      	b.n	8001af0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac6:	f7ff fbbf 	bl	8001248 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001acc:	e00a      	b.n	8001ae4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ace:	f7ff fbbb 	bl	8001248 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e0af      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1ee      	bne.n	8001ace <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001af0:	7dfb      	ldrb	r3, [r7, #23]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d105      	bne.n	8001b02 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af6:	4b56      	ldr	r3, [pc, #344]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	4a55      	ldr	r2, [pc, #340]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 809b 	beq.w	8001c42 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b0c:	4b50      	ldr	r3, [pc, #320]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f003 030c 	and.w	r3, r3, #12
 8001b14:	2b08      	cmp	r3, #8
 8001b16:	d05c      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d141      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b20:	4b4c      	ldr	r3, [pc, #304]	; (8001c54 <HAL_RCC_OscConfig+0x4ec>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff fb8f 	bl	8001248 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b2e:	f7ff fb8b 	bl	8001248 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e081      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b40:	4b43      	ldr	r3, [pc, #268]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1f0      	bne.n	8001b2e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	69da      	ldr	r2, [r3, #28]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5a:	019b      	lsls	r3, r3, #6
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b62:	085b      	lsrs	r3, r3, #1
 8001b64:	3b01      	subs	r3, #1
 8001b66:	041b      	lsls	r3, r3, #16
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6e:	061b      	lsls	r3, r3, #24
 8001b70:	4937      	ldr	r1, [pc, #220]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b76:	4b37      	ldr	r3, [pc, #220]	; (8001c54 <HAL_RCC_OscConfig+0x4ec>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7c:	f7ff fb64 	bl	8001248 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b84:	f7ff fb60 	bl	8001248 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e056      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b96:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f0      	beq.n	8001b84 <HAL_RCC_OscConfig+0x41c>
 8001ba2:	e04e      	b.n	8001c42 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HAL_RCC_OscConfig+0x4ec>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001baa:	f7ff fb4d 	bl	8001248 <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bb2:	f7ff fb49 	bl	8001248 <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e03f      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc4:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1f0      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x44a>
 8001bd0:	e037      	b.n	8001c42 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d101      	bne.n	8001bde <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e032      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bde:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <HAL_RCC_OscConfig+0x4e8>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d028      	beq.n	8001c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d121      	bne.n	8001c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d11a      	bne.n	8001c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c0e:	4013      	ands	r3, r2
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c14:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d111      	bne.n	8001c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c24:	085b      	lsrs	r3, r3, #1
 8001c26:	3b01      	subs	r3, #1
 8001c28:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d107      	bne.n	8001c3e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d001      	beq.n	8001c42 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e000      	b.n	8001c44 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	40023800 	.word	0x40023800
 8001c54:	42470060 	.word	0x42470060

08001c58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e0cc      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c6c:	4b68      	ldr	r3, [pc, #416]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d90c      	bls.n	8001c94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7a:	4b65      	ldr	r3, [pc, #404]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c82:	4b63      	ldr	r3, [pc, #396]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0b8      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d020      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d005      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cac:	4b59      	ldr	r3, [pc, #356]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	4a58      	ldr	r2, [pc, #352]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001cb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0308 	and.w	r3, r3, #8
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d005      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cc4:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	4a52      	ldr	r2, [pc, #328]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001cce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cd0:	4b50      	ldr	r3, [pc, #320]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	494d      	ldr	r1, [pc, #308]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d044      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d107      	bne.n	8001d06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf6:	4b47      	ldr	r3, [pc, #284]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d119      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e07f      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d003      	beq.n	8001d16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d12:	2b03      	cmp	r3, #3
 8001d14:	d107      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d16:	4b3f      	ldr	r3, [pc, #252]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d109      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e06f      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d26:	4b3b      	ldr	r3, [pc, #236]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e067      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d36:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f023 0203 	bic.w	r2, r3, #3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	4934      	ldr	r1, [pc, #208]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d48:	f7ff fa7e 	bl	8001248 <HAL_GetTick>
 8001d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4e:	e00a      	b.n	8001d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d50:	f7ff fa7a 	bl	8001248 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e04f      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d66:	4b2b      	ldr	r3, [pc, #172]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 020c 	and.w	r2, r3, #12
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d1eb      	bne.n	8001d50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d78:	4b25      	ldr	r3, [pc, #148]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d20c      	bcs.n	8001da0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e032      	b.n	8001e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d008      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dac:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	4916      	ldr	r1, [pc, #88]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d009      	beq.n	8001dde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	490e      	ldr	r1, [pc, #56]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dde:	f000 f821 	bl	8001e24 <HAL_RCC_GetSysClockFreq>
 8001de2:	4602      	mov	r2, r0
 8001de4:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	091b      	lsrs	r3, r3, #4
 8001dea:	f003 030f 	and.w	r3, r3, #15
 8001dee:	490a      	ldr	r1, [pc, #40]	; (8001e18 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	5ccb      	ldrb	r3, [r1, r3]
 8001df2:	fa22 f303 	lsr.w	r3, r2, r3
 8001df6:	4a09      	ldr	r2, [pc, #36]	; (8001e1c <HAL_RCC_ClockConfig+0x1c4>)
 8001df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001dfa:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCC_ClockConfig+0x1c8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff f9de 	bl	80011c0 <HAL_InitTick>

  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023c00 	.word	0x40023c00
 8001e14:	40023800 	.word	0x40023800
 8001e18:	08003560 	.word	0x08003560
 8001e1c:	20000008 	.word	0x20000008
 8001e20:	2000000c 	.word	0x2000000c

08001e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	2300      	movs	r3, #0
 8001e36:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e3c:	4b67      	ldr	r3, [pc, #412]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d00d      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0x40>
 8001e48:	2b08      	cmp	r3, #8
 8001e4a:	f200 80bd 	bhi.w	8001fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x34>
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d003      	beq.n	8001e5e <HAL_RCC_GetSysClockFreq+0x3a>
 8001e56:	e0b7      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e58:	4b61      	ldr	r3, [pc, #388]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001e5a:	60bb      	str	r3, [r7, #8]
       break;
 8001e5c:	e0b7      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e5e:	4b61      	ldr	r3, [pc, #388]	; (8001fe4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001e60:	60bb      	str	r3, [r7, #8]
      break;
 8001e62:	e0b4      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e64:	4b5d      	ldr	r3, [pc, #372]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e6e:	4b5b      	ldr	r3, [pc, #364]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d04d      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e7a:	4b58      	ldr	r3, [pc, #352]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	099b      	lsrs	r3, r3, #6
 8001e80:	461a      	mov	r2, r3
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	ea02 0800 	and.w	r8, r2, r0
 8001e92:	ea03 0901 	and.w	r9, r3, r1
 8001e96:	4640      	mov	r0, r8
 8001e98:	4649      	mov	r1, r9
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	014b      	lsls	r3, r1, #5
 8001ea4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001ea8:	0142      	lsls	r2, r0, #5
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	ebb0 0008 	subs.w	r0, r0, r8
 8001eb2:	eb61 0109 	sbc.w	r1, r1, r9
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	f04f 0300 	mov.w	r3, #0
 8001ebe:	018b      	lsls	r3, r1, #6
 8001ec0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001ec4:	0182      	lsls	r2, r0, #6
 8001ec6:	1a12      	subs	r2, r2, r0
 8001ec8:	eb63 0301 	sbc.w	r3, r3, r1
 8001ecc:	f04f 0000 	mov.w	r0, #0
 8001ed0:	f04f 0100 	mov.w	r1, #0
 8001ed4:	00d9      	lsls	r1, r3, #3
 8001ed6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001eda:	00d0      	lsls	r0, r2, #3
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	eb12 0208 	adds.w	r2, r2, r8
 8001ee4:	eb43 0309 	adc.w	r3, r3, r9
 8001ee8:	f04f 0000 	mov.w	r0, #0
 8001eec:	f04f 0100 	mov.w	r1, #0
 8001ef0:	0259      	lsls	r1, r3, #9
 8001ef2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001ef6:	0250      	lsls	r0, r2, #9
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	4610      	mov	r0, r2
 8001efe:	4619      	mov	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	461a      	mov	r2, r3
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	f7fe fd4c 	bl	80009a4 <__aeabi_uldivmod>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4613      	mov	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	e04a      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f16:	4b31      	ldr	r3, [pc, #196]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	099b      	lsrs	r3, r3, #6
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f26:	f04f 0100 	mov.w	r1, #0
 8001f2a:	ea02 0400 	and.w	r4, r2, r0
 8001f2e:	ea03 0501 	and.w	r5, r3, r1
 8001f32:	4620      	mov	r0, r4
 8001f34:	4629      	mov	r1, r5
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	014b      	lsls	r3, r1, #5
 8001f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f44:	0142      	lsls	r2, r0, #5
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	1b00      	subs	r0, r0, r4
 8001f4c:	eb61 0105 	sbc.w	r1, r1, r5
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	018b      	lsls	r3, r1, #6
 8001f5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f5e:	0182      	lsls	r2, r0, #6
 8001f60:	1a12      	subs	r2, r2, r0
 8001f62:	eb63 0301 	sbc.w	r3, r3, r1
 8001f66:	f04f 0000 	mov.w	r0, #0
 8001f6a:	f04f 0100 	mov.w	r1, #0
 8001f6e:	00d9      	lsls	r1, r3, #3
 8001f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f74:	00d0      	lsls	r0, r2, #3
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	1912      	adds	r2, r2, r4
 8001f7c:	eb45 0303 	adc.w	r3, r5, r3
 8001f80:	f04f 0000 	mov.w	r0, #0
 8001f84:	f04f 0100 	mov.w	r1, #0
 8001f88:	0299      	lsls	r1, r3, #10
 8001f8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001f8e:	0290      	lsls	r0, r2, #10
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	f7fe fd00 	bl	80009a4 <__aeabi_uldivmod>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4613      	mov	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fac:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	0c1b      	lsrs	r3, r3, #16
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	60bb      	str	r3, [r7, #8]
      break;
 8001fc6:	e002      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001fca:	60bb      	str	r3, [r7, #8]
      break;
 8001fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fce:	68bb      	ldr	r3, [r7, #8]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	00f42400 	.word	0x00f42400
 8001fe4:	007a1200 	.word	0x007a1200

08001fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fec:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000008 	.word	0x20000008

08002000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002004:	f7ff fff0 	bl	8001fe8 <HAL_RCC_GetHCLKFreq>
 8002008:	4602      	mov	r2, r0
 800200a:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	0a9b      	lsrs	r3, r3, #10
 8002010:	f003 0307 	and.w	r3, r3, #7
 8002014:	4903      	ldr	r1, [pc, #12]	; (8002024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002016:	5ccb      	ldrb	r3, [r1, r3]
 8002018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800201c:	4618      	mov	r0, r3
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40023800 	.word	0x40023800
 8002024:	08003570 	.word	0x08003570

08002028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800202c:	f7ff ffdc 	bl	8001fe8 <HAL_RCC_GetHCLKFreq>
 8002030:	4602      	mov	r2, r0
 8002032:	4b05      	ldr	r3, [pc, #20]	; (8002048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	0b5b      	lsrs	r3, r3, #13
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	4903      	ldr	r1, [pc, #12]	; (800204c <HAL_RCC_GetPCLK2Freq+0x24>)
 800203e:	5ccb      	ldrb	r3, [r1, r3]
 8002040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002044:	4618      	mov	r0, r3
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40023800 	.word	0x40023800
 800204c:	08003570 	.word	0x08003570

08002050 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e03f      	b.n	80020e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7fe ffd2 	bl	8001020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002092:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f829 	bl	80020ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020f0:	b09f      	sub	sp, #124	; 0x7c
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	691b      	ldr	r3, [r3, #16]
 80020fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002100:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002102:	68d9      	ldr	r1, [r3, #12]
 8002104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	ea40 0301 	orr.w	r3, r0, r1
 800210c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800210e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	431a      	orrs	r2, r3
 8002118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800211a:	695b      	ldr	r3, [r3, #20]
 800211c:	431a      	orrs	r2, r3
 800211e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	4313      	orrs	r3, r2
 8002124:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002126:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002130:	f021 010c 	bic.w	r1, r1, #12
 8002134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800213a:	430b      	orrs	r3, r1
 800213c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800213e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800214a:	6999      	ldr	r1, [r3, #24]
 800214c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	ea40 0301 	orr.w	r3, r0, r1
 8002154:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002156:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	4bc5      	ldr	r3, [pc, #788]	; (8002470 <UART_SetConfig+0x384>)
 800215c:	429a      	cmp	r2, r3
 800215e:	d004      	beq.n	800216a <UART_SetConfig+0x7e>
 8002160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4bc3      	ldr	r3, [pc, #780]	; (8002474 <UART_SetConfig+0x388>)
 8002166:	429a      	cmp	r2, r3
 8002168:	d103      	bne.n	8002172 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800216a:	f7ff ff5d 	bl	8002028 <HAL_RCC_GetPCLK2Freq>
 800216e:	6778      	str	r0, [r7, #116]	; 0x74
 8002170:	e002      	b.n	8002178 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002172:	f7ff ff45 	bl	8002000 <HAL_RCC_GetPCLK1Freq>
 8002176:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002178:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002180:	f040 80b6 	bne.w	80022f0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002184:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002186:	461c      	mov	r4, r3
 8002188:	f04f 0500 	mov.w	r5, #0
 800218c:	4622      	mov	r2, r4
 800218e:	462b      	mov	r3, r5
 8002190:	1891      	adds	r1, r2, r2
 8002192:	6439      	str	r1, [r7, #64]	; 0x40
 8002194:	415b      	adcs	r3, r3
 8002196:	647b      	str	r3, [r7, #68]	; 0x44
 8002198:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800219c:	1912      	adds	r2, r2, r4
 800219e:	eb45 0303 	adc.w	r3, r5, r3
 80021a2:	f04f 0000 	mov.w	r0, #0
 80021a6:	f04f 0100 	mov.w	r1, #0
 80021aa:	00d9      	lsls	r1, r3, #3
 80021ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80021b0:	00d0      	lsls	r0, r2, #3
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	1911      	adds	r1, r2, r4
 80021b8:	6639      	str	r1, [r7, #96]	; 0x60
 80021ba:	416b      	adcs	r3, r5
 80021bc:	667b      	str	r3, [r7, #100]	; 0x64
 80021be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f04f 0300 	mov.w	r3, #0
 80021c8:	1891      	adds	r1, r2, r2
 80021ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80021cc:	415b      	adcs	r3, r3
 80021ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80021d8:	f7fe fbe4 	bl	80009a4 <__aeabi_uldivmod>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	4ba5      	ldr	r3, [pc, #660]	; (8002478 <UART_SetConfig+0x38c>)
 80021e2:	fba3 2302 	umull	r2, r3, r3, r2
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	011e      	lsls	r6, r3, #4
 80021ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021ec:	461c      	mov	r4, r3
 80021ee:	f04f 0500 	mov.w	r5, #0
 80021f2:	4622      	mov	r2, r4
 80021f4:	462b      	mov	r3, r5
 80021f6:	1891      	adds	r1, r2, r2
 80021f8:	6339      	str	r1, [r7, #48]	; 0x30
 80021fa:	415b      	adcs	r3, r3
 80021fc:	637b      	str	r3, [r7, #52]	; 0x34
 80021fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002202:	1912      	adds	r2, r2, r4
 8002204:	eb45 0303 	adc.w	r3, r5, r3
 8002208:	f04f 0000 	mov.w	r0, #0
 800220c:	f04f 0100 	mov.w	r1, #0
 8002210:	00d9      	lsls	r1, r3, #3
 8002212:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002216:	00d0      	lsls	r0, r2, #3
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	1911      	adds	r1, r2, r4
 800221e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002220:	416b      	adcs	r3, r5
 8002222:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	461a      	mov	r2, r3
 800222a:	f04f 0300 	mov.w	r3, #0
 800222e:	1891      	adds	r1, r2, r2
 8002230:	62b9      	str	r1, [r7, #40]	; 0x28
 8002232:	415b      	adcs	r3, r3
 8002234:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002236:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800223a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800223e:	f7fe fbb1 	bl	80009a4 <__aeabi_uldivmod>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4b8c      	ldr	r3, [pc, #560]	; (8002478 <UART_SetConfig+0x38c>)
 8002248:	fba3 1302 	umull	r1, r3, r3, r2
 800224c:	095b      	lsrs	r3, r3, #5
 800224e:	2164      	movs	r1, #100	; 0x64
 8002250:	fb01 f303 	mul.w	r3, r1, r3
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	3332      	adds	r3, #50	; 0x32
 800225a:	4a87      	ldr	r2, [pc, #540]	; (8002478 <UART_SetConfig+0x38c>)
 800225c:	fba2 2303 	umull	r2, r3, r2, r3
 8002260:	095b      	lsrs	r3, r3, #5
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002268:	441e      	add	r6, r3
 800226a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800226c:	4618      	mov	r0, r3
 800226e:	f04f 0100 	mov.w	r1, #0
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	1894      	adds	r4, r2, r2
 8002278:	623c      	str	r4, [r7, #32]
 800227a:	415b      	adcs	r3, r3
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
 800227e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002282:	1812      	adds	r2, r2, r0
 8002284:	eb41 0303 	adc.w	r3, r1, r3
 8002288:	f04f 0400 	mov.w	r4, #0
 800228c:	f04f 0500 	mov.w	r5, #0
 8002290:	00dd      	lsls	r5, r3, #3
 8002292:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002296:	00d4      	lsls	r4, r2, #3
 8002298:	4622      	mov	r2, r4
 800229a:	462b      	mov	r3, r5
 800229c:	1814      	adds	r4, r2, r0
 800229e:	653c      	str	r4, [r7, #80]	; 0x50
 80022a0:	414b      	adcs	r3, r1
 80022a2:	657b      	str	r3, [r7, #84]	; 0x54
 80022a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	461a      	mov	r2, r3
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	1891      	adds	r1, r2, r2
 80022b0:	61b9      	str	r1, [r7, #24]
 80022b2:	415b      	adcs	r3, r3
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80022be:	f7fe fb71 	bl	80009a4 <__aeabi_uldivmod>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4b6c      	ldr	r3, [pc, #432]	; (8002478 <UART_SetConfig+0x38c>)
 80022c8:	fba3 1302 	umull	r1, r3, r3, r2
 80022cc:	095b      	lsrs	r3, r3, #5
 80022ce:	2164      	movs	r1, #100	; 0x64
 80022d0:	fb01 f303 	mul.w	r3, r1, r3
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	3332      	adds	r3, #50	; 0x32
 80022da:	4a67      	ldr	r2, [pc, #412]	; (8002478 <UART_SetConfig+0x38c>)
 80022dc:	fba2 2303 	umull	r2, r3, r2, r3
 80022e0:	095b      	lsrs	r3, r3, #5
 80022e2:	f003 0207 	and.w	r2, r3, #7
 80022e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4432      	add	r2, r6
 80022ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022ee:	e0b9      	b.n	8002464 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022f2:	461c      	mov	r4, r3
 80022f4:	f04f 0500 	mov.w	r5, #0
 80022f8:	4622      	mov	r2, r4
 80022fa:	462b      	mov	r3, r5
 80022fc:	1891      	adds	r1, r2, r2
 80022fe:	6139      	str	r1, [r7, #16]
 8002300:	415b      	adcs	r3, r3
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002308:	1912      	adds	r2, r2, r4
 800230a:	eb45 0303 	adc.w	r3, r5, r3
 800230e:	f04f 0000 	mov.w	r0, #0
 8002312:	f04f 0100 	mov.w	r1, #0
 8002316:	00d9      	lsls	r1, r3, #3
 8002318:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800231c:	00d0      	lsls	r0, r2, #3
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	eb12 0804 	adds.w	r8, r2, r4
 8002326:	eb43 0905 	adc.w	r9, r3, r5
 800232a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4618      	mov	r0, r3
 8002330:	f04f 0100 	mov.w	r1, #0
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	008b      	lsls	r3, r1, #2
 800233e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002342:	0082      	lsls	r2, r0, #2
 8002344:	4640      	mov	r0, r8
 8002346:	4649      	mov	r1, r9
 8002348:	f7fe fb2c 	bl	80009a4 <__aeabi_uldivmod>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4b49      	ldr	r3, [pc, #292]	; (8002478 <UART_SetConfig+0x38c>)
 8002352:	fba3 2302 	umull	r2, r3, r3, r2
 8002356:	095b      	lsrs	r3, r3, #5
 8002358:	011e      	lsls	r6, r3, #4
 800235a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800235c:	4618      	mov	r0, r3
 800235e:	f04f 0100 	mov.w	r1, #0
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	1894      	adds	r4, r2, r2
 8002368:	60bc      	str	r4, [r7, #8]
 800236a:	415b      	adcs	r3, r3
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002372:	1812      	adds	r2, r2, r0
 8002374:	eb41 0303 	adc.w	r3, r1, r3
 8002378:	f04f 0400 	mov.w	r4, #0
 800237c:	f04f 0500 	mov.w	r5, #0
 8002380:	00dd      	lsls	r5, r3, #3
 8002382:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002386:	00d4      	lsls	r4, r2, #3
 8002388:	4622      	mov	r2, r4
 800238a:	462b      	mov	r3, r5
 800238c:	1814      	adds	r4, r2, r0
 800238e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002390:	414b      	adcs	r3, r1
 8002392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	4618      	mov	r0, r3
 800239a:	f04f 0100 	mov.w	r1, #0
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	008b      	lsls	r3, r1, #2
 80023a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80023ac:	0082      	lsls	r2, r0, #2
 80023ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80023b2:	f7fe faf7 	bl	80009a4 <__aeabi_uldivmod>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4b2f      	ldr	r3, [pc, #188]	; (8002478 <UART_SetConfig+0x38c>)
 80023bc:	fba3 1302 	umull	r1, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	2164      	movs	r1, #100	; 0x64
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	3332      	adds	r3, #50	; 0x32
 80023ce:	4a2a      	ldr	r2, [pc, #168]	; (8002478 <UART_SetConfig+0x38c>)
 80023d0:	fba2 2303 	umull	r2, r3, r2, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023da:	441e      	add	r6, r3
 80023dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023de:	4618      	mov	r0, r3
 80023e0:	f04f 0100 	mov.w	r1, #0
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	1894      	adds	r4, r2, r2
 80023ea:	603c      	str	r4, [r7, #0]
 80023ec:	415b      	adcs	r3, r3
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023f4:	1812      	adds	r2, r2, r0
 80023f6:	eb41 0303 	adc.w	r3, r1, r3
 80023fa:	f04f 0400 	mov.w	r4, #0
 80023fe:	f04f 0500 	mov.w	r5, #0
 8002402:	00dd      	lsls	r5, r3, #3
 8002404:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002408:	00d4      	lsls	r4, r2, #3
 800240a:	4622      	mov	r2, r4
 800240c:	462b      	mov	r3, r5
 800240e:	eb12 0a00 	adds.w	sl, r2, r0
 8002412:	eb43 0b01 	adc.w	fp, r3, r1
 8002416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	4618      	mov	r0, r3
 800241c:	f04f 0100 	mov.w	r1, #0
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	008b      	lsls	r3, r1, #2
 800242a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800242e:	0082      	lsls	r2, r0, #2
 8002430:	4650      	mov	r0, sl
 8002432:	4659      	mov	r1, fp
 8002434:	f7fe fab6 	bl	80009a4 <__aeabi_uldivmod>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <UART_SetConfig+0x38c>)
 800243e:	fba3 1302 	umull	r1, r3, r3, r2
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2164      	movs	r1, #100	; 0x64
 8002446:	fb01 f303 	mul.w	r3, r1, r3
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	3332      	adds	r3, #50	; 0x32
 8002450:	4a09      	ldr	r2, [pc, #36]	; (8002478 <UART_SetConfig+0x38c>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	095b      	lsrs	r3, r3, #5
 8002458:	f003 020f 	and.w	r2, r3, #15
 800245c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4432      	add	r2, r6
 8002462:	609a      	str	r2, [r3, #8]
}
 8002464:	bf00      	nop
 8002466:	377c      	adds	r7, #124	; 0x7c
 8002468:	46bd      	mov	sp, r7
 800246a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800246e:	bf00      	nop
 8002470:	40011000 	.word	0x40011000
 8002474:	40011400 	.word	0x40011400
 8002478:	51eb851f 	.word	0x51eb851f

0800247c <__libc_init_array>:
 800247c:	b570      	push	{r4, r5, r6, lr}
 800247e:	4d0d      	ldr	r5, [pc, #52]	; (80024b4 <__libc_init_array+0x38>)
 8002480:	4c0d      	ldr	r4, [pc, #52]	; (80024b8 <__libc_init_array+0x3c>)
 8002482:	1b64      	subs	r4, r4, r5
 8002484:	10a4      	asrs	r4, r4, #2
 8002486:	2600      	movs	r6, #0
 8002488:	42a6      	cmp	r6, r4
 800248a:	d109      	bne.n	80024a0 <__libc_init_array+0x24>
 800248c:	4d0b      	ldr	r5, [pc, #44]	; (80024bc <__libc_init_array+0x40>)
 800248e:	4c0c      	ldr	r4, [pc, #48]	; (80024c0 <__libc_init_array+0x44>)
 8002490:	f001 f858 	bl	8003544 <_init>
 8002494:	1b64      	subs	r4, r4, r5
 8002496:	10a4      	asrs	r4, r4, #2
 8002498:	2600      	movs	r6, #0
 800249a:	42a6      	cmp	r6, r4
 800249c:	d105      	bne.n	80024aa <__libc_init_array+0x2e>
 800249e:	bd70      	pop	{r4, r5, r6, pc}
 80024a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80024a4:	4798      	blx	r3
 80024a6:	3601      	adds	r6, #1
 80024a8:	e7ee      	b.n	8002488 <__libc_init_array+0xc>
 80024aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ae:	4798      	blx	r3
 80024b0:	3601      	adds	r6, #1
 80024b2:	e7f2      	b.n	800249a <__libc_init_array+0x1e>
 80024b4:	08003758 	.word	0x08003758
 80024b8:	08003758 	.word	0x08003758
 80024bc:	08003758 	.word	0x08003758
 80024c0:	0800375c 	.word	0x0800375c

080024c4 <memset>:
 80024c4:	4402      	add	r2, r0
 80024c6:	4603      	mov	r3, r0
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d100      	bne.n	80024ce <memset+0xa>
 80024cc:	4770      	bx	lr
 80024ce:	f803 1b01 	strb.w	r1, [r3], #1
 80024d2:	e7f9      	b.n	80024c8 <memset+0x4>
 80024d4:	0000      	movs	r0, r0
	...

080024d8 <sin>:
 80024d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80024da:	ec53 2b10 	vmov	r2, r3, d0
 80024de:	4826      	ldr	r0, [pc, #152]	; (8002578 <sin+0xa0>)
 80024e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80024e4:	4281      	cmp	r1, r0
 80024e6:	dc07      	bgt.n	80024f8 <sin+0x20>
 80024e8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8002570 <sin+0x98>
 80024ec:	2000      	movs	r0, #0
 80024ee:	f000 fe5b 	bl	80031a8 <__kernel_sin>
 80024f2:	ec51 0b10 	vmov	r0, r1, d0
 80024f6:	e007      	b.n	8002508 <sin+0x30>
 80024f8:	4820      	ldr	r0, [pc, #128]	; (800257c <sin+0xa4>)
 80024fa:	4281      	cmp	r1, r0
 80024fc:	dd09      	ble.n	8002512 <sin+0x3a>
 80024fe:	ee10 0a10 	vmov	r0, s0
 8002502:	4619      	mov	r1, r3
 8002504:	f7fd ff96 	bl	8000434 <__aeabi_dsub>
 8002508:	ec41 0b10 	vmov	d0, r0, r1
 800250c:	b005      	add	sp, #20
 800250e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002512:	4668      	mov	r0, sp
 8002514:	f000 f834 	bl	8002580 <__ieee754_rem_pio2>
 8002518:	f000 0003 	and.w	r0, r0, #3
 800251c:	2801      	cmp	r0, #1
 800251e:	d008      	beq.n	8002532 <sin+0x5a>
 8002520:	2802      	cmp	r0, #2
 8002522:	d00d      	beq.n	8002540 <sin+0x68>
 8002524:	b9d0      	cbnz	r0, 800255c <sin+0x84>
 8002526:	ed9d 1b02 	vldr	d1, [sp, #8]
 800252a:	ed9d 0b00 	vldr	d0, [sp]
 800252e:	2001      	movs	r0, #1
 8002530:	e7dd      	b.n	80024ee <sin+0x16>
 8002532:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002536:	ed9d 0b00 	vldr	d0, [sp]
 800253a:	f000 fa2d 	bl	8002998 <__kernel_cos>
 800253e:	e7d8      	b.n	80024f2 <sin+0x1a>
 8002540:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002544:	ed9d 0b00 	vldr	d0, [sp]
 8002548:	2001      	movs	r0, #1
 800254a:	f000 fe2d 	bl	80031a8 <__kernel_sin>
 800254e:	ec53 2b10 	vmov	r2, r3, d0
 8002552:	ee10 0a10 	vmov	r0, s0
 8002556:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800255a:	e7d5      	b.n	8002508 <sin+0x30>
 800255c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002560:	ed9d 0b00 	vldr	d0, [sp]
 8002564:	f000 fa18 	bl	8002998 <__kernel_cos>
 8002568:	e7f1      	b.n	800254e <sin+0x76>
 800256a:	bf00      	nop
 800256c:	f3af 8000 	nop.w
	...
 8002578:	3fe921fb 	.word	0x3fe921fb
 800257c:	7fefffff 	.word	0x7fefffff

08002580 <__ieee754_rem_pio2>:
 8002580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002584:	ed2d 8b02 	vpush	{d8}
 8002588:	ec55 4b10 	vmov	r4, r5, d0
 800258c:	4bca      	ldr	r3, [pc, #808]	; (80028b8 <__ieee754_rem_pio2+0x338>)
 800258e:	b08b      	sub	sp, #44	; 0x2c
 8002590:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8002594:	4598      	cmp	r8, r3
 8002596:	4682      	mov	sl, r0
 8002598:	9502      	str	r5, [sp, #8]
 800259a:	dc08      	bgt.n	80025ae <__ieee754_rem_pio2+0x2e>
 800259c:	2200      	movs	r2, #0
 800259e:	2300      	movs	r3, #0
 80025a0:	ed80 0b00 	vstr	d0, [r0]
 80025a4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80025a8:	f04f 0b00 	mov.w	fp, #0
 80025ac:	e028      	b.n	8002600 <__ieee754_rem_pio2+0x80>
 80025ae:	4bc3      	ldr	r3, [pc, #780]	; (80028bc <__ieee754_rem_pio2+0x33c>)
 80025b0:	4598      	cmp	r8, r3
 80025b2:	dc78      	bgt.n	80026a6 <__ieee754_rem_pio2+0x126>
 80025b4:	9b02      	ldr	r3, [sp, #8]
 80025b6:	4ec2      	ldr	r6, [pc, #776]	; (80028c0 <__ieee754_rem_pio2+0x340>)
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	ee10 0a10 	vmov	r0, s0
 80025be:	a3b0      	add	r3, pc, #704	; (adr r3, 8002880 <__ieee754_rem_pio2+0x300>)
 80025c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c4:	4629      	mov	r1, r5
 80025c6:	dd39      	ble.n	800263c <__ieee754_rem_pio2+0xbc>
 80025c8:	f7fd ff34 	bl	8000434 <__aeabi_dsub>
 80025cc:	45b0      	cmp	r8, r6
 80025ce:	4604      	mov	r4, r0
 80025d0:	460d      	mov	r5, r1
 80025d2:	d01b      	beq.n	800260c <__ieee754_rem_pio2+0x8c>
 80025d4:	a3ac      	add	r3, pc, #688	; (adr r3, 8002888 <__ieee754_rem_pio2+0x308>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f7fd ff2b 	bl	8000434 <__aeabi_dsub>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	e9ca 2300 	strd	r2, r3, [sl]
 80025e6:	4620      	mov	r0, r4
 80025e8:	4629      	mov	r1, r5
 80025ea:	f7fd ff23 	bl	8000434 <__aeabi_dsub>
 80025ee:	a3a6      	add	r3, pc, #664	; (adr r3, 8002888 <__ieee754_rem_pio2+0x308>)
 80025f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f4:	f7fd ff1e 	bl	8000434 <__aeabi_dsub>
 80025f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80025fc:	f04f 0b01 	mov.w	fp, #1
 8002600:	4658      	mov	r0, fp
 8002602:	b00b      	add	sp, #44	; 0x2c
 8002604:	ecbd 8b02 	vpop	{d8}
 8002608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800260c:	a3a0      	add	r3, pc, #640	; (adr r3, 8002890 <__ieee754_rem_pio2+0x310>)
 800260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002612:	f7fd ff0f 	bl	8000434 <__aeabi_dsub>
 8002616:	a3a0      	add	r3, pc, #640	; (adr r3, 8002898 <__ieee754_rem_pio2+0x318>)
 8002618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261c:	4604      	mov	r4, r0
 800261e:	460d      	mov	r5, r1
 8002620:	f7fd ff08 	bl	8000434 <__aeabi_dsub>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	e9ca 2300 	strd	r2, r3, [sl]
 800262c:	4620      	mov	r0, r4
 800262e:	4629      	mov	r1, r5
 8002630:	f7fd ff00 	bl	8000434 <__aeabi_dsub>
 8002634:	a398      	add	r3, pc, #608	; (adr r3, 8002898 <__ieee754_rem_pio2+0x318>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	e7db      	b.n	80025f4 <__ieee754_rem_pio2+0x74>
 800263c:	f7fd fefc 	bl	8000438 <__adddf3>
 8002640:	45b0      	cmp	r8, r6
 8002642:	4604      	mov	r4, r0
 8002644:	460d      	mov	r5, r1
 8002646:	d016      	beq.n	8002676 <__ieee754_rem_pio2+0xf6>
 8002648:	a38f      	add	r3, pc, #572	; (adr r3, 8002888 <__ieee754_rem_pio2+0x308>)
 800264a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264e:	f7fd fef3 	bl	8000438 <__adddf3>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	e9ca 2300 	strd	r2, r3, [sl]
 800265a:	4620      	mov	r0, r4
 800265c:	4629      	mov	r1, r5
 800265e:	f7fd fee9 	bl	8000434 <__aeabi_dsub>
 8002662:	a389      	add	r3, pc, #548	; (adr r3, 8002888 <__ieee754_rem_pio2+0x308>)
 8002664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002668:	f7fd fee6 	bl	8000438 <__adddf3>
 800266c:	f04f 3bff 	mov.w	fp, #4294967295
 8002670:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002674:	e7c4      	b.n	8002600 <__ieee754_rem_pio2+0x80>
 8002676:	a386      	add	r3, pc, #536	; (adr r3, 8002890 <__ieee754_rem_pio2+0x310>)
 8002678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267c:	f7fd fedc 	bl	8000438 <__adddf3>
 8002680:	a385      	add	r3, pc, #532	; (adr r3, 8002898 <__ieee754_rem_pio2+0x318>)
 8002682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002686:	4604      	mov	r4, r0
 8002688:	460d      	mov	r5, r1
 800268a:	f7fd fed5 	bl	8000438 <__adddf3>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	e9ca 2300 	strd	r2, r3, [sl]
 8002696:	4620      	mov	r0, r4
 8002698:	4629      	mov	r1, r5
 800269a:	f7fd fecb 	bl	8000434 <__aeabi_dsub>
 800269e:	a37e      	add	r3, pc, #504	; (adr r3, 8002898 <__ieee754_rem_pio2+0x318>)
 80026a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a4:	e7e0      	b.n	8002668 <__ieee754_rem_pio2+0xe8>
 80026a6:	4b87      	ldr	r3, [pc, #540]	; (80028c4 <__ieee754_rem_pio2+0x344>)
 80026a8:	4598      	cmp	r8, r3
 80026aa:	f300 80d9 	bgt.w	8002860 <__ieee754_rem_pio2+0x2e0>
 80026ae:	f000 fe39 	bl	8003324 <fabs>
 80026b2:	ec55 4b10 	vmov	r4, r5, d0
 80026b6:	ee10 0a10 	vmov	r0, s0
 80026ba:	a379      	add	r3, pc, #484	; (adr r3, 80028a0 <__ieee754_rem_pio2+0x320>)
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	4629      	mov	r1, r5
 80026c2:	f7fd fd89 	bl	80001d8 <__aeabi_dmul>
 80026c6:	4b80      	ldr	r3, [pc, #512]	; (80028c8 <__ieee754_rem_pio2+0x348>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	f7fd feb5 	bl	8000438 <__adddf3>
 80026ce:	f7fe f8f1 	bl	80008b4 <__aeabi_d2iz>
 80026d2:	4683      	mov	fp, r0
 80026d4:	f7fd fffc 	bl	80006d0 <__aeabi_i2d>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	ec43 2b18 	vmov	d8, r2, r3
 80026e0:	a367      	add	r3, pc, #412	; (adr r3, 8002880 <__ieee754_rem_pio2+0x300>)
 80026e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e6:	f7fd fd77 	bl	80001d8 <__aeabi_dmul>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	4620      	mov	r0, r4
 80026f0:	4629      	mov	r1, r5
 80026f2:	f7fd fe9f 	bl	8000434 <__aeabi_dsub>
 80026f6:	a364      	add	r3, pc, #400	; (adr r3, 8002888 <__ieee754_rem_pio2+0x308>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	4606      	mov	r6, r0
 80026fe:	460f      	mov	r7, r1
 8002700:	ec51 0b18 	vmov	r0, r1, d8
 8002704:	f7fd fd68 	bl	80001d8 <__aeabi_dmul>
 8002708:	f1bb 0f1f 	cmp.w	fp, #31
 800270c:	4604      	mov	r4, r0
 800270e:	460d      	mov	r5, r1
 8002710:	dc0d      	bgt.n	800272e <__ieee754_rem_pio2+0x1ae>
 8002712:	4b6e      	ldr	r3, [pc, #440]	; (80028cc <__ieee754_rem_pio2+0x34c>)
 8002714:	f10b 32ff 	add.w	r2, fp, #4294967295
 8002718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800271c:	4543      	cmp	r3, r8
 800271e:	d006      	beq.n	800272e <__ieee754_rem_pio2+0x1ae>
 8002720:	4622      	mov	r2, r4
 8002722:	462b      	mov	r3, r5
 8002724:	4630      	mov	r0, r6
 8002726:	4639      	mov	r1, r7
 8002728:	f7fd fe84 	bl	8000434 <__aeabi_dsub>
 800272c:	e00f      	b.n	800274e <__ieee754_rem_pio2+0x1ce>
 800272e:	462b      	mov	r3, r5
 8002730:	4622      	mov	r2, r4
 8002732:	4630      	mov	r0, r6
 8002734:	4639      	mov	r1, r7
 8002736:	f7fd fe7d 	bl	8000434 <__aeabi_dsub>
 800273a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800273e:	9303      	str	r3, [sp, #12]
 8002740:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002744:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8002748:	f1b8 0f10 	cmp.w	r8, #16
 800274c:	dc02      	bgt.n	8002754 <__ieee754_rem_pio2+0x1d4>
 800274e:	e9ca 0100 	strd	r0, r1, [sl]
 8002752:	e039      	b.n	80027c8 <__ieee754_rem_pio2+0x248>
 8002754:	a34e      	add	r3, pc, #312	; (adr r3, 8002890 <__ieee754_rem_pio2+0x310>)
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	ec51 0b18 	vmov	r0, r1, d8
 800275e:	f7fd fd3b 	bl	80001d8 <__aeabi_dmul>
 8002762:	4604      	mov	r4, r0
 8002764:	460d      	mov	r5, r1
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4630      	mov	r0, r6
 800276c:	4639      	mov	r1, r7
 800276e:	f7fd fe61 	bl	8000434 <__aeabi_dsub>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4680      	mov	r8, r0
 8002778:	4689      	mov	r9, r1
 800277a:	4630      	mov	r0, r6
 800277c:	4639      	mov	r1, r7
 800277e:	f7fd fe59 	bl	8000434 <__aeabi_dsub>
 8002782:	4622      	mov	r2, r4
 8002784:	462b      	mov	r3, r5
 8002786:	f7fd fe55 	bl	8000434 <__aeabi_dsub>
 800278a:	a343      	add	r3, pc, #268	; (adr r3, 8002898 <__ieee754_rem_pio2+0x318>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	4604      	mov	r4, r0
 8002792:	460d      	mov	r5, r1
 8002794:	ec51 0b18 	vmov	r0, r1, d8
 8002798:	f7fd fd1e 	bl	80001d8 <__aeabi_dmul>
 800279c:	4622      	mov	r2, r4
 800279e:	462b      	mov	r3, r5
 80027a0:	f7fd fe48 	bl	8000434 <__aeabi_dsub>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4604      	mov	r4, r0
 80027aa:	460d      	mov	r5, r1
 80027ac:	4640      	mov	r0, r8
 80027ae:	4649      	mov	r1, r9
 80027b0:	f7fd fe40 	bl	8000434 <__aeabi_dsub>
 80027b4:	9a03      	ldr	r2, [sp, #12]
 80027b6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b31      	cmp	r3, #49	; 0x31
 80027be:	dc24      	bgt.n	800280a <__ieee754_rem_pio2+0x28a>
 80027c0:	e9ca 0100 	strd	r0, r1, [sl]
 80027c4:	4646      	mov	r6, r8
 80027c6:	464f      	mov	r7, r9
 80027c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80027cc:	4630      	mov	r0, r6
 80027ce:	4642      	mov	r2, r8
 80027d0:	464b      	mov	r3, r9
 80027d2:	4639      	mov	r1, r7
 80027d4:	f7fd fe2e 	bl	8000434 <__aeabi_dsub>
 80027d8:	462b      	mov	r3, r5
 80027da:	4622      	mov	r2, r4
 80027dc:	f7fd fe2a 	bl	8000434 <__aeabi_dsub>
 80027e0:	9b02      	ldr	r3, [sp, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80027e8:	f6bf af0a 	bge.w	8002600 <__ieee754_rem_pio2+0x80>
 80027ec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80027f0:	f8ca 3004 	str.w	r3, [sl, #4]
 80027f4:	f8ca 8000 	str.w	r8, [sl]
 80027f8:	f8ca 0008 	str.w	r0, [sl, #8]
 80027fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002800:	f8ca 300c 	str.w	r3, [sl, #12]
 8002804:	f1cb 0b00 	rsb	fp, fp, #0
 8002808:	e6fa      	b.n	8002600 <__ieee754_rem_pio2+0x80>
 800280a:	a327      	add	r3, pc, #156	; (adr r3, 80028a8 <__ieee754_rem_pio2+0x328>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	ec51 0b18 	vmov	r0, r1, d8
 8002814:	f7fd fce0 	bl	80001d8 <__aeabi_dmul>
 8002818:	4604      	mov	r4, r0
 800281a:	460d      	mov	r5, r1
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	4640      	mov	r0, r8
 8002822:	4649      	mov	r1, r9
 8002824:	f7fd fe06 	bl	8000434 <__aeabi_dsub>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	4606      	mov	r6, r0
 800282e:	460f      	mov	r7, r1
 8002830:	4640      	mov	r0, r8
 8002832:	4649      	mov	r1, r9
 8002834:	f7fd fdfe 	bl	8000434 <__aeabi_dsub>
 8002838:	4622      	mov	r2, r4
 800283a:	462b      	mov	r3, r5
 800283c:	f7fd fdfa 	bl	8000434 <__aeabi_dsub>
 8002840:	a31b      	add	r3, pc, #108	; (adr r3, 80028b0 <__ieee754_rem_pio2+0x330>)
 8002842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002846:	4604      	mov	r4, r0
 8002848:	460d      	mov	r5, r1
 800284a:	ec51 0b18 	vmov	r0, r1, d8
 800284e:	f7fd fcc3 	bl	80001d8 <__aeabi_dmul>
 8002852:	4622      	mov	r2, r4
 8002854:	462b      	mov	r3, r5
 8002856:	f7fd fded 	bl	8000434 <__aeabi_dsub>
 800285a:	4604      	mov	r4, r0
 800285c:	460d      	mov	r5, r1
 800285e:	e75f      	b.n	8002720 <__ieee754_rem_pio2+0x1a0>
 8002860:	4b1b      	ldr	r3, [pc, #108]	; (80028d0 <__ieee754_rem_pio2+0x350>)
 8002862:	4598      	cmp	r8, r3
 8002864:	dd36      	ble.n	80028d4 <__ieee754_rem_pio2+0x354>
 8002866:	ee10 2a10 	vmov	r2, s0
 800286a:	462b      	mov	r3, r5
 800286c:	4620      	mov	r0, r4
 800286e:	4629      	mov	r1, r5
 8002870:	f7fd fde0 	bl	8000434 <__aeabi_dsub>
 8002874:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002878:	e9ca 0100 	strd	r0, r1, [sl]
 800287c:	e694      	b.n	80025a8 <__ieee754_rem_pio2+0x28>
 800287e:	bf00      	nop
 8002880:	54400000 	.word	0x54400000
 8002884:	3ff921fb 	.word	0x3ff921fb
 8002888:	1a626331 	.word	0x1a626331
 800288c:	3dd0b461 	.word	0x3dd0b461
 8002890:	1a600000 	.word	0x1a600000
 8002894:	3dd0b461 	.word	0x3dd0b461
 8002898:	2e037073 	.word	0x2e037073
 800289c:	3ba3198a 	.word	0x3ba3198a
 80028a0:	6dc9c883 	.word	0x6dc9c883
 80028a4:	3fe45f30 	.word	0x3fe45f30
 80028a8:	2e000000 	.word	0x2e000000
 80028ac:	3ba3198a 	.word	0x3ba3198a
 80028b0:	252049c1 	.word	0x252049c1
 80028b4:	397b839a 	.word	0x397b839a
 80028b8:	3fe921fb 	.word	0x3fe921fb
 80028bc:	4002d97b 	.word	0x4002d97b
 80028c0:	3ff921fb 	.word	0x3ff921fb
 80028c4:	413921fb 	.word	0x413921fb
 80028c8:	3fe00000 	.word	0x3fe00000
 80028cc:	08003578 	.word	0x08003578
 80028d0:	7fefffff 	.word	0x7fefffff
 80028d4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80028d8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80028dc:	ee10 0a10 	vmov	r0, s0
 80028e0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80028e4:	ee10 6a10 	vmov	r6, s0
 80028e8:	460f      	mov	r7, r1
 80028ea:	f7fd ffe3 	bl	80008b4 <__aeabi_d2iz>
 80028ee:	f7fd feef 	bl	80006d0 <__aeabi_i2d>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4630      	mov	r0, r6
 80028f8:	4639      	mov	r1, r7
 80028fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80028fe:	f7fd fd99 	bl	8000434 <__aeabi_dsub>
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <__ieee754_rem_pio2+0x40c>)
 8002904:	2200      	movs	r2, #0
 8002906:	f7fd fc67 	bl	80001d8 <__aeabi_dmul>
 800290a:	460f      	mov	r7, r1
 800290c:	4606      	mov	r6, r0
 800290e:	f7fd ffd1 	bl	80008b4 <__aeabi_d2iz>
 8002912:	f7fd fedd 	bl	80006d0 <__aeabi_i2d>
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	4630      	mov	r0, r6
 800291c:	4639      	mov	r1, r7
 800291e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002922:	f7fd fd87 	bl	8000434 <__aeabi_dsub>
 8002926:	4b19      	ldr	r3, [pc, #100]	; (800298c <__ieee754_rem_pio2+0x40c>)
 8002928:	2200      	movs	r2, #0
 800292a:	f7fd fc55 	bl	80001d8 <__aeabi_dmul>
 800292e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002932:	ad04      	add	r5, sp, #16
 8002934:	f04f 0803 	mov.w	r8, #3
 8002938:	46a9      	mov	r9, r5
 800293a:	2600      	movs	r6, #0
 800293c:	2700      	movs	r7, #0
 800293e:	4632      	mov	r2, r6
 8002940:	463b      	mov	r3, r7
 8002942:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8002946:	46c3      	mov	fp, r8
 8002948:	3d08      	subs	r5, #8
 800294a:	f108 38ff 	add.w	r8, r8, #4294967295
 800294e:	f7fd ff7f 	bl	8000850 <__aeabi_dcmpeq>
 8002952:	2800      	cmp	r0, #0
 8002954:	d1f3      	bne.n	800293e <__ieee754_rem_pio2+0x3be>
 8002956:	4b0e      	ldr	r3, [pc, #56]	; (8002990 <__ieee754_rem_pio2+0x410>)
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2302      	movs	r3, #2
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	4622      	mov	r2, r4
 8002960:	465b      	mov	r3, fp
 8002962:	4651      	mov	r1, sl
 8002964:	4648      	mov	r0, r9
 8002966:	f000 f8df 	bl	8002b28 <__kernel_rem_pio2>
 800296a:	9b02      	ldr	r3, [sp, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	4683      	mov	fp, r0
 8002970:	f6bf ae46 	bge.w	8002600 <__ieee754_rem_pio2+0x80>
 8002974:	f8da 3004 	ldr.w	r3, [sl, #4]
 8002978:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800297c:	f8ca 3004 	str.w	r3, [sl, #4]
 8002980:	f8da 300c 	ldr.w	r3, [sl, #12]
 8002984:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002988:	e73a      	b.n	8002800 <__ieee754_rem_pio2+0x280>
 800298a:	bf00      	nop
 800298c:	41700000 	.word	0x41700000
 8002990:	080035f8 	.word	0x080035f8
 8002994:	00000000 	.word	0x00000000

08002998 <__kernel_cos>:
 8002998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800299c:	ec57 6b10 	vmov	r6, r7, d0
 80029a0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80029a4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80029a8:	ed8d 1b00 	vstr	d1, [sp]
 80029ac:	da07      	bge.n	80029be <__kernel_cos+0x26>
 80029ae:	ee10 0a10 	vmov	r0, s0
 80029b2:	4639      	mov	r1, r7
 80029b4:	f7fd ff7e 	bl	80008b4 <__aeabi_d2iz>
 80029b8:	2800      	cmp	r0, #0
 80029ba:	f000 8088 	beq.w	8002ace <__kernel_cos+0x136>
 80029be:	4632      	mov	r2, r6
 80029c0:	463b      	mov	r3, r7
 80029c2:	4630      	mov	r0, r6
 80029c4:	4639      	mov	r1, r7
 80029c6:	f7fd fc07 	bl	80001d8 <__aeabi_dmul>
 80029ca:	4b51      	ldr	r3, [pc, #324]	; (8002b10 <__kernel_cos+0x178>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	4604      	mov	r4, r0
 80029d0:	460d      	mov	r5, r1
 80029d2:	f7fd fc01 	bl	80001d8 <__aeabi_dmul>
 80029d6:	a340      	add	r3, pc, #256	; (adr r3, 8002ad8 <__kernel_cos+0x140>)
 80029d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029dc:	4682      	mov	sl, r0
 80029de:	468b      	mov	fp, r1
 80029e0:	4620      	mov	r0, r4
 80029e2:	4629      	mov	r1, r5
 80029e4:	f7fd fbf8 	bl	80001d8 <__aeabi_dmul>
 80029e8:	a33d      	add	r3, pc, #244	; (adr r3, 8002ae0 <__kernel_cos+0x148>)
 80029ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ee:	f7fd fd23 	bl	8000438 <__adddf3>
 80029f2:	4622      	mov	r2, r4
 80029f4:	462b      	mov	r3, r5
 80029f6:	f7fd fbef 	bl	80001d8 <__aeabi_dmul>
 80029fa:	a33b      	add	r3, pc, #236	; (adr r3, 8002ae8 <__kernel_cos+0x150>)
 80029fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a00:	f7fd fd18 	bl	8000434 <__aeabi_dsub>
 8002a04:	4622      	mov	r2, r4
 8002a06:	462b      	mov	r3, r5
 8002a08:	f7fd fbe6 	bl	80001d8 <__aeabi_dmul>
 8002a0c:	a338      	add	r3, pc, #224	; (adr r3, 8002af0 <__kernel_cos+0x158>)
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	f7fd fd11 	bl	8000438 <__adddf3>
 8002a16:	4622      	mov	r2, r4
 8002a18:	462b      	mov	r3, r5
 8002a1a:	f7fd fbdd 	bl	80001d8 <__aeabi_dmul>
 8002a1e:	a336      	add	r3, pc, #216	; (adr r3, 8002af8 <__kernel_cos+0x160>)
 8002a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a24:	f7fd fd06 	bl	8000434 <__aeabi_dsub>
 8002a28:	4622      	mov	r2, r4
 8002a2a:	462b      	mov	r3, r5
 8002a2c:	f7fd fbd4 	bl	80001d8 <__aeabi_dmul>
 8002a30:	a333      	add	r3, pc, #204	; (adr r3, 8002b00 <__kernel_cos+0x168>)
 8002a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a36:	f7fd fcff 	bl	8000438 <__adddf3>
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	462b      	mov	r3, r5
 8002a3e:	f7fd fbcb 	bl	80001d8 <__aeabi_dmul>
 8002a42:	4622      	mov	r2, r4
 8002a44:	462b      	mov	r3, r5
 8002a46:	f7fd fbc7 	bl	80001d8 <__aeabi_dmul>
 8002a4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002a4e:	4604      	mov	r4, r0
 8002a50:	460d      	mov	r5, r1
 8002a52:	4630      	mov	r0, r6
 8002a54:	4639      	mov	r1, r7
 8002a56:	f7fd fbbf 	bl	80001d8 <__aeabi_dmul>
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	4629      	mov	r1, r5
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7fd fce7 	bl	8000434 <__aeabi_dsub>
 8002a66:	4b2b      	ldr	r3, [pc, #172]	; (8002b14 <__kernel_cos+0x17c>)
 8002a68:	4598      	cmp	r8, r3
 8002a6a:	4606      	mov	r6, r0
 8002a6c:	460f      	mov	r7, r1
 8002a6e:	dc10      	bgt.n	8002a92 <__kernel_cos+0xfa>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	4650      	mov	r0, sl
 8002a76:	4659      	mov	r1, fp
 8002a78:	f7fd fcdc 	bl	8000434 <__aeabi_dsub>
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4926      	ldr	r1, [pc, #152]	; (8002b18 <__kernel_cos+0x180>)
 8002a80:	4602      	mov	r2, r0
 8002a82:	2000      	movs	r0, #0
 8002a84:	f7fd fcd6 	bl	8000434 <__aeabi_dsub>
 8002a88:	ec41 0b10 	vmov	d0, r0, r1
 8002a8c:	b003      	add	sp, #12
 8002a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a92:	4b22      	ldr	r3, [pc, #136]	; (8002b1c <__kernel_cos+0x184>)
 8002a94:	4920      	ldr	r1, [pc, #128]	; (8002b18 <__kernel_cos+0x180>)
 8002a96:	4598      	cmp	r8, r3
 8002a98:	bfcc      	ite	gt
 8002a9a:	4d21      	ldrgt	r5, [pc, #132]	; (8002b20 <__kernel_cos+0x188>)
 8002a9c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8002aa0:	2400      	movs	r4, #0
 8002aa2:	4622      	mov	r2, r4
 8002aa4:	462b      	mov	r3, r5
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f7fd fcc4 	bl	8000434 <__aeabi_dsub>
 8002aac:	4622      	mov	r2, r4
 8002aae:	4680      	mov	r8, r0
 8002ab0:	4689      	mov	r9, r1
 8002ab2:	462b      	mov	r3, r5
 8002ab4:	4650      	mov	r0, sl
 8002ab6:	4659      	mov	r1, fp
 8002ab8:	f7fd fcbc 	bl	8000434 <__aeabi_dsub>
 8002abc:	4632      	mov	r2, r6
 8002abe:	463b      	mov	r3, r7
 8002ac0:	f7fd fcb8 	bl	8000434 <__aeabi_dsub>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4640      	mov	r0, r8
 8002aca:	4649      	mov	r1, r9
 8002acc:	e7da      	b.n	8002a84 <__kernel_cos+0xec>
 8002ace:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8002b08 <__kernel_cos+0x170>
 8002ad2:	e7db      	b.n	8002a8c <__kernel_cos+0xf4>
 8002ad4:	f3af 8000 	nop.w
 8002ad8:	be8838d4 	.word	0xbe8838d4
 8002adc:	bda8fae9 	.word	0xbda8fae9
 8002ae0:	bdb4b1c4 	.word	0xbdb4b1c4
 8002ae4:	3e21ee9e 	.word	0x3e21ee9e
 8002ae8:	809c52ad 	.word	0x809c52ad
 8002aec:	3e927e4f 	.word	0x3e927e4f
 8002af0:	19cb1590 	.word	0x19cb1590
 8002af4:	3efa01a0 	.word	0x3efa01a0
 8002af8:	16c15177 	.word	0x16c15177
 8002afc:	3f56c16c 	.word	0x3f56c16c
 8002b00:	5555554c 	.word	0x5555554c
 8002b04:	3fa55555 	.word	0x3fa55555
 8002b08:	00000000 	.word	0x00000000
 8002b0c:	3ff00000 	.word	0x3ff00000
 8002b10:	3fe00000 	.word	0x3fe00000
 8002b14:	3fd33332 	.word	0x3fd33332
 8002b18:	3ff00000 	.word	0x3ff00000
 8002b1c:	3fe90000 	.word	0x3fe90000
 8002b20:	3fd20000 	.word	0x3fd20000
 8002b24:	00000000 	.word	0x00000000

08002b28 <__kernel_rem_pio2>:
 8002b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b2c:	ed2d 8b02 	vpush	{d8}
 8002b30:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8002b34:	f112 0f14 	cmn.w	r2, #20
 8002b38:	9308      	str	r3, [sp, #32]
 8002b3a:	9101      	str	r1, [sp, #4]
 8002b3c:	4bc6      	ldr	r3, [pc, #792]	; (8002e58 <__kernel_rem_pio2+0x330>)
 8002b3e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8002b40:	9009      	str	r0, [sp, #36]	; 0x24
 8002b42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002b46:	9304      	str	r3, [sp, #16]
 8002b48:	9b08      	ldr	r3, [sp, #32]
 8002b4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b4e:	bfa8      	it	ge
 8002b50:	1ed4      	subge	r4, r2, #3
 8002b52:	9306      	str	r3, [sp, #24]
 8002b54:	bfb2      	itee	lt
 8002b56:	2400      	movlt	r4, #0
 8002b58:	2318      	movge	r3, #24
 8002b5a:	fb94 f4f3 	sdivge	r4, r4, r3
 8002b5e:	f06f 0317 	mvn.w	r3, #23
 8002b62:	fb04 3303 	mla	r3, r4, r3, r3
 8002b66:	eb03 0a02 	add.w	sl, r3, r2
 8002b6a:	9b04      	ldr	r3, [sp, #16]
 8002b6c:	9a06      	ldr	r2, [sp, #24]
 8002b6e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8002e48 <__kernel_rem_pio2+0x320>
 8002b72:	eb03 0802 	add.w	r8, r3, r2
 8002b76:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8002b78:	1aa7      	subs	r7, r4, r2
 8002b7a:	ae20      	add	r6, sp, #128	; 0x80
 8002b7c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002b80:	2500      	movs	r5, #0
 8002b82:	4545      	cmp	r5, r8
 8002b84:	dd18      	ble.n	8002bb8 <__kernel_rem_pio2+0x90>
 8002b86:	9b08      	ldr	r3, [sp, #32]
 8002b88:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8002b8c:	aa20      	add	r2, sp, #128	; 0x80
 8002b8e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8002e48 <__kernel_rem_pio2+0x320>
 8002b92:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8002b96:	f1c3 0301 	rsb	r3, r3, #1
 8002b9a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8002b9e:	9307      	str	r3, [sp, #28]
 8002ba0:	9b07      	ldr	r3, [sp, #28]
 8002ba2:	9a04      	ldr	r2, [sp, #16]
 8002ba4:	4443      	add	r3, r8
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	db2f      	blt.n	8002c0a <__kernel_rem_pio2+0xe2>
 8002baa:	ed8d 8b02 	vstr	d8, [sp, #8]
 8002bae:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8002bb2:	462f      	mov	r7, r5
 8002bb4:	2600      	movs	r6, #0
 8002bb6:	e01b      	b.n	8002bf0 <__kernel_rem_pio2+0xc8>
 8002bb8:	42ef      	cmn	r7, r5
 8002bba:	d407      	bmi.n	8002bcc <__kernel_rem_pio2+0xa4>
 8002bbc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002bc0:	f7fd fd86 	bl	80006d0 <__aeabi_i2d>
 8002bc4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002bc8:	3501      	adds	r5, #1
 8002bca:	e7da      	b.n	8002b82 <__kernel_rem_pio2+0x5a>
 8002bcc:	ec51 0b18 	vmov	r0, r1, d8
 8002bd0:	e7f8      	b.n	8002bc4 <__kernel_rem_pio2+0x9c>
 8002bd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bd6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002bda:	f7fd fafd 	bl	80001d8 <__aeabi_dmul>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002be6:	f7fd fc27 	bl	8000438 <__adddf3>
 8002bea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002bee:	3601      	adds	r6, #1
 8002bf0:	9b06      	ldr	r3, [sp, #24]
 8002bf2:	429e      	cmp	r6, r3
 8002bf4:	f1a7 0708 	sub.w	r7, r7, #8
 8002bf8:	ddeb      	ble.n	8002bd2 <__kernel_rem_pio2+0xaa>
 8002bfa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002bfe:	3508      	adds	r5, #8
 8002c00:	ecab 7b02 	vstmia	fp!, {d7}
 8002c04:	f108 0801 	add.w	r8, r8, #1
 8002c08:	e7ca      	b.n	8002ba0 <__kernel_rem_pio2+0x78>
 8002c0a:	9b04      	ldr	r3, [sp, #16]
 8002c0c:	aa0c      	add	r2, sp, #48	; 0x30
 8002c0e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002c12:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c14:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8002c16:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002c1a:	9c04      	ldr	r4, [sp, #16]
 8002c1c:	930a      	str	r3, [sp, #40]	; 0x28
 8002c1e:	ab98      	add	r3, sp, #608	; 0x260
 8002c20:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002c24:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8002c28:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8002c2c:	f8cd b008 	str.w	fp, [sp, #8]
 8002c30:	4625      	mov	r5, r4
 8002c32:	2d00      	cmp	r5, #0
 8002c34:	dc78      	bgt.n	8002d28 <__kernel_rem_pio2+0x200>
 8002c36:	ec47 6b10 	vmov	d0, r6, r7
 8002c3a:	4650      	mov	r0, sl
 8002c3c:	f000 fbfc 	bl	8003438 <scalbn>
 8002c40:	ec57 6b10 	vmov	r6, r7, d0
 8002c44:	2200      	movs	r2, #0
 8002c46:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002c4a:	ee10 0a10 	vmov	r0, s0
 8002c4e:	4639      	mov	r1, r7
 8002c50:	f7fd fac2 	bl	80001d8 <__aeabi_dmul>
 8002c54:	ec41 0b10 	vmov	d0, r0, r1
 8002c58:	f000 fb6e 	bl	8003338 <floor>
 8002c5c:	4b7f      	ldr	r3, [pc, #508]	; (8002e5c <__kernel_rem_pio2+0x334>)
 8002c5e:	ec51 0b10 	vmov	r0, r1, d0
 8002c62:	2200      	movs	r2, #0
 8002c64:	f7fd fab8 	bl	80001d8 <__aeabi_dmul>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4630      	mov	r0, r6
 8002c6e:	4639      	mov	r1, r7
 8002c70:	f7fd fbe0 	bl	8000434 <__aeabi_dsub>
 8002c74:	460f      	mov	r7, r1
 8002c76:	4606      	mov	r6, r0
 8002c78:	f7fd fe1c 	bl	80008b4 <__aeabi_d2iz>
 8002c7c:	9007      	str	r0, [sp, #28]
 8002c7e:	f7fd fd27 	bl	80006d0 <__aeabi_i2d>
 8002c82:	4602      	mov	r2, r0
 8002c84:	460b      	mov	r3, r1
 8002c86:	4630      	mov	r0, r6
 8002c88:	4639      	mov	r1, r7
 8002c8a:	f7fd fbd3 	bl	8000434 <__aeabi_dsub>
 8002c8e:	f1ba 0f00 	cmp.w	sl, #0
 8002c92:	4606      	mov	r6, r0
 8002c94:	460f      	mov	r7, r1
 8002c96:	dd70      	ble.n	8002d7a <__kernel_rem_pio2+0x252>
 8002c98:	1e62      	subs	r2, r4, #1
 8002c9a:	ab0c      	add	r3, sp, #48	; 0x30
 8002c9c:	9d07      	ldr	r5, [sp, #28]
 8002c9e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002ca2:	f1ca 0118 	rsb	r1, sl, #24
 8002ca6:	fa40 f301 	asr.w	r3, r0, r1
 8002caa:	441d      	add	r5, r3
 8002cac:	408b      	lsls	r3, r1
 8002cae:	1ac0      	subs	r0, r0, r3
 8002cb0:	ab0c      	add	r3, sp, #48	; 0x30
 8002cb2:	9507      	str	r5, [sp, #28]
 8002cb4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002cb8:	f1ca 0317 	rsb	r3, sl, #23
 8002cbc:	fa40 f303 	asr.w	r3, r0, r3
 8002cc0:	9302      	str	r3, [sp, #8]
 8002cc2:	9b02      	ldr	r3, [sp, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	dd66      	ble.n	8002d96 <__kernel_rem_pio2+0x26e>
 8002cc8:	9b07      	ldr	r3, [sp, #28]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	3301      	adds	r3, #1
 8002cce:	9307      	str	r3, [sp, #28]
 8002cd0:	4615      	mov	r5, r2
 8002cd2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8002cd6:	4294      	cmp	r4, r2
 8002cd8:	f300 8099 	bgt.w	8002e0e <__kernel_rem_pio2+0x2e6>
 8002cdc:	f1ba 0f00 	cmp.w	sl, #0
 8002ce0:	dd07      	ble.n	8002cf2 <__kernel_rem_pio2+0x1ca>
 8002ce2:	f1ba 0f01 	cmp.w	sl, #1
 8002ce6:	f000 80a5 	beq.w	8002e34 <__kernel_rem_pio2+0x30c>
 8002cea:	f1ba 0f02 	cmp.w	sl, #2
 8002cee:	f000 80c1 	beq.w	8002e74 <__kernel_rem_pio2+0x34c>
 8002cf2:	9b02      	ldr	r3, [sp, #8]
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d14e      	bne.n	8002d96 <__kernel_rem_pio2+0x26e>
 8002cf8:	4632      	mov	r2, r6
 8002cfa:	463b      	mov	r3, r7
 8002cfc:	4958      	ldr	r1, [pc, #352]	; (8002e60 <__kernel_rem_pio2+0x338>)
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f7fd fb98 	bl	8000434 <__aeabi_dsub>
 8002d04:	4606      	mov	r6, r0
 8002d06:	460f      	mov	r7, r1
 8002d08:	2d00      	cmp	r5, #0
 8002d0a:	d044      	beq.n	8002d96 <__kernel_rem_pio2+0x26e>
 8002d0c:	4650      	mov	r0, sl
 8002d0e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8002e50 <__kernel_rem_pio2+0x328>
 8002d12:	f000 fb91 	bl	8003438 <scalbn>
 8002d16:	4630      	mov	r0, r6
 8002d18:	4639      	mov	r1, r7
 8002d1a:	ec53 2b10 	vmov	r2, r3, d0
 8002d1e:	f7fd fb89 	bl	8000434 <__aeabi_dsub>
 8002d22:	4606      	mov	r6, r0
 8002d24:	460f      	mov	r7, r1
 8002d26:	e036      	b.n	8002d96 <__kernel_rem_pio2+0x26e>
 8002d28:	4b4e      	ldr	r3, [pc, #312]	; (8002e64 <__kernel_rem_pio2+0x33c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4630      	mov	r0, r6
 8002d2e:	4639      	mov	r1, r7
 8002d30:	f7fd fa52 	bl	80001d8 <__aeabi_dmul>
 8002d34:	f7fd fdbe 	bl	80008b4 <__aeabi_d2iz>
 8002d38:	f7fd fcca 	bl	80006d0 <__aeabi_i2d>
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <__kernel_rem_pio2+0x340>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	4680      	mov	r8, r0
 8002d42:	4689      	mov	r9, r1
 8002d44:	f7fd fa48 	bl	80001d8 <__aeabi_dmul>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4630      	mov	r0, r6
 8002d4e:	4639      	mov	r1, r7
 8002d50:	f7fd fb70 	bl	8000434 <__aeabi_dsub>
 8002d54:	f7fd fdae 	bl	80008b4 <__aeabi_d2iz>
 8002d58:	9b02      	ldr	r3, [sp, #8]
 8002d5a:	f843 0b04 	str.w	r0, [r3], #4
 8002d5e:	3d01      	subs	r5, #1
 8002d60:	9302      	str	r3, [sp, #8]
 8002d62:	ab70      	add	r3, sp, #448	; 0x1c0
 8002d64:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6c:	4640      	mov	r0, r8
 8002d6e:	4649      	mov	r1, r9
 8002d70:	f7fd fb62 	bl	8000438 <__adddf3>
 8002d74:	4606      	mov	r6, r0
 8002d76:	460f      	mov	r7, r1
 8002d78:	e75b      	b.n	8002c32 <__kernel_rem_pio2+0x10a>
 8002d7a:	d105      	bne.n	8002d88 <__kernel_rem_pio2+0x260>
 8002d7c:	1e63      	subs	r3, r4, #1
 8002d7e:	aa0c      	add	r2, sp, #48	; 0x30
 8002d80:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002d84:	15c3      	asrs	r3, r0, #23
 8002d86:	e79b      	b.n	8002cc0 <__kernel_rem_pio2+0x198>
 8002d88:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <__kernel_rem_pio2+0x344>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f7fd fd7e 	bl	800088c <__aeabi_dcmpge>
 8002d90:	2800      	cmp	r0, #0
 8002d92:	d139      	bne.n	8002e08 <__kernel_rem_pio2+0x2e0>
 8002d94:	9002      	str	r0, [sp, #8]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2300      	movs	r3, #0
 8002d9a:	4630      	mov	r0, r6
 8002d9c:	4639      	mov	r1, r7
 8002d9e:	f7fd fd57 	bl	8000850 <__aeabi_dcmpeq>
 8002da2:	2800      	cmp	r0, #0
 8002da4:	f000 80b4 	beq.w	8002f10 <__kernel_rem_pio2+0x3e8>
 8002da8:	f104 3bff 	add.w	fp, r4, #4294967295
 8002dac:	465b      	mov	r3, fp
 8002dae:	2200      	movs	r2, #0
 8002db0:	9904      	ldr	r1, [sp, #16]
 8002db2:	428b      	cmp	r3, r1
 8002db4:	da65      	bge.n	8002e82 <__kernel_rem_pio2+0x35a>
 8002db6:	2a00      	cmp	r2, #0
 8002db8:	d07b      	beq.n	8002eb2 <__kernel_rem_pio2+0x38a>
 8002dba:	ab0c      	add	r3, sp, #48	; 0x30
 8002dbc:	f1aa 0a18 	sub.w	sl, sl, #24
 8002dc0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f000 80a0 	beq.w	8002f0a <__kernel_rem_pio2+0x3e2>
 8002dca:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8002e50 <__kernel_rem_pio2+0x328>
 8002dce:	4650      	mov	r0, sl
 8002dd0:	f000 fb32 	bl	8003438 <scalbn>
 8002dd4:	4f23      	ldr	r7, [pc, #140]	; (8002e64 <__kernel_rem_pio2+0x33c>)
 8002dd6:	ec55 4b10 	vmov	r4, r5, d0
 8002dda:	46d8      	mov	r8, fp
 8002ddc:	2600      	movs	r6, #0
 8002dde:	f1b8 0f00 	cmp.w	r8, #0
 8002de2:	f280 80cf 	bge.w	8002f84 <__kernel_rem_pio2+0x45c>
 8002de6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8002e48 <__kernel_rem_pio2+0x320>
 8002dea:	465f      	mov	r7, fp
 8002dec:	f04f 0800 	mov.w	r8, #0
 8002df0:	2f00      	cmp	r7, #0
 8002df2:	f2c0 80fd 	blt.w	8002ff0 <__kernel_rem_pio2+0x4c8>
 8002df6:	ab70      	add	r3, sp, #448	; 0x1c0
 8002df8:	f8df a074 	ldr.w	sl, [pc, #116]	; 8002e70 <__kernel_rem_pio2+0x348>
 8002dfc:	ec55 4b18 	vmov	r4, r5, d8
 8002e00:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8002e04:	2600      	movs	r6, #0
 8002e06:	e0e5      	b.n	8002fd4 <__kernel_rem_pio2+0x4ac>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	9302      	str	r3, [sp, #8]
 8002e0c:	e75c      	b.n	8002cc8 <__kernel_rem_pio2+0x1a0>
 8002e0e:	f8db 3000 	ldr.w	r3, [fp]
 8002e12:	b955      	cbnz	r5, 8002e2a <__kernel_rem_pio2+0x302>
 8002e14:	b123      	cbz	r3, 8002e20 <__kernel_rem_pio2+0x2f8>
 8002e16:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8002e1a:	f8cb 3000 	str.w	r3, [fp]
 8002e1e:	2301      	movs	r3, #1
 8002e20:	3201      	adds	r2, #1
 8002e22:	f10b 0b04 	add.w	fp, fp, #4
 8002e26:	461d      	mov	r5, r3
 8002e28:	e755      	b.n	8002cd6 <__kernel_rem_pio2+0x1ae>
 8002e2a:	1acb      	subs	r3, r1, r3
 8002e2c:	f8cb 3000 	str.w	r3, [fp]
 8002e30:	462b      	mov	r3, r5
 8002e32:	e7f5      	b.n	8002e20 <__kernel_rem_pio2+0x2f8>
 8002e34:	1e62      	subs	r2, r4, #1
 8002e36:	ab0c      	add	r3, sp, #48	; 0x30
 8002e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e3c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002e40:	a90c      	add	r1, sp, #48	; 0x30
 8002e42:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8002e46:	e754      	b.n	8002cf2 <__kernel_rem_pio2+0x1ca>
	...
 8002e54:	3ff00000 	.word	0x3ff00000
 8002e58:	08003740 	.word	0x08003740
 8002e5c:	40200000 	.word	0x40200000
 8002e60:	3ff00000 	.word	0x3ff00000
 8002e64:	3e700000 	.word	0x3e700000
 8002e68:	41700000 	.word	0x41700000
 8002e6c:	3fe00000 	.word	0x3fe00000
 8002e70:	08003700 	.word	0x08003700
 8002e74:	1e62      	subs	r2, r4, #1
 8002e76:	ab0c      	add	r3, sp, #48	; 0x30
 8002e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e7c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002e80:	e7de      	b.n	8002e40 <__kernel_rem_pio2+0x318>
 8002e82:	a90c      	add	r1, sp, #48	; 0x30
 8002e84:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	e790      	b.n	8002db0 <__kernel_rem_pio2+0x288>
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8002e94:	2900      	cmp	r1, #0
 8002e96:	d0fa      	beq.n	8002e8e <__kernel_rem_pio2+0x366>
 8002e98:	9a08      	ldr	r2, [sp, #32]
 8002e9a:	18e3      	adds	r3, r4, r3
 8002e9c:	18a6      	adds	r6, r4, r2
 8002e9e:	aa20      	add	r2, sp, #128	; 0x80
 8002ea0:	1c65      	adds	r5, r4, #1
 8002ea2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8002ea6:	9302      	str	r3, [sp, #8]
 8002ea8:	9b02      	ldr	r3, [sp, #8]
 8002eaa:	42ab      	cmp	r3, r5
 8002eac:	da04      	bge.n	8002eb8 <__kernel_rem_pio2+0x390>
 8002eae:	461c      	mov	r4, r3
 8002eb0:	e6b5      	b.n	8002c1e <__kernel_rem_pio2+0xf6>
 8002eb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e7eb      	b.n	8002e90 <__kernel_rem_pio2+0x368>
 8002eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002ebe:	f7fd fc07 	bl	80006d0 <__aeabi_i2d>
 8002ec2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ec8:	46b3      	mov	fp, r6
 8002eca:	461c      	mov	r4, r3
 8002ecc:	2700      	movs	r7, #0
 8002ece:	f04f 0800 	mov.w	r8, #0
 8002ed2:	f04f 0900 	mov.w	r9, #0
 8002ed6:	9b06      	ldr	r3, [sp, #24]
 8002ed8:	429f      	cmp	r7, r3
 8002eda:	dd06      	ble.n	8002eea <__kernel_rem_pio2+0x3c2>
 8002edc:	ab70      	add	r3, sp, #448	; 0x1c0
 8002ede:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002ee2:	e9c3 8900 	strd	r8, r9, [r3]
 8002ee6:	3501      	adds	r5, #1
 8002ee8:	e7de      	b.n	8002ea8 <__kernel_rem_pio2+0x380>
 8002eea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8002eee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8002ef2:	f7fd f971 	bl	80001d8 <__aeabi_dmul>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4640      	mov	r0, r8
 8002efc:	4649      	mov	r1, r9
 8002efe:	f7fd fa9b 	bl	8000438 <__adddf3>
 8002f02:	3701      	adds	r7, #1
 8002f04:	4680      	mov	r8, r0
 8002f06:	4689      	mov	r9, r1
 8002f08:	e7e5      	b.n	8002ed6 <__kernel_rem_pio2+0x3ae>
 8002f0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002f0e:	e754      	b.n	8002dba <__kernel_rem_pio2+0x292>
 8002f10:	ec47 6b10 	vmov	d0, r6, r7
 8002f14:	f1ca 0000 	rsb	r0, sl, #0
 8002f18:	f000 fa8e 	bl	8003438 <scalbn>
 8002f1c:	ec57 6b10 	vmov	r6, r7, d0
 8002f20:	4b9f      	ldr	r3, [pc, #636]	; (80031a0 <__kernel_rem_pio2+0x678>)
 8002f22:	ee10 0a10 	vmov	r0, s0
 8002f26:	2200      	movs	r2, #0
 8002f28:	4639      	mov	r1, r7
 8002f2a:	f7fd fcaf 	bl	800088c <__aeabi_dcmpge>
 8002f2e:	b300      	cbz	r0, 8002f72 <__kernel_rem_pio2+0x44a>
 8002f30:	4b9c      	ldr	r3, [pc, #624]	; (80031a4 <__kernel_rem_pio2+0x67c>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	4630      	mov	r0, r6
 8002f36:	4639      	mov	r1, r7
 8002f38:	f7fd f94e 	bl	80001d8 <__aeabi_dmul>
 8002f3c:	f7fd fcba 	bl	80008b4 <__aeabi_d2iz>
 8002f40:	4605      	mov	r5, r0
 8002f42:	f7fd fbc5 	bl	80006d0 <__aeabi_i2d>
 8002f46:	4b96      	ldr	r3, [pc, #600]	; (80031a0 <__kernel_rem_pio2+0x678>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f7fd f945 	bl	80001d8 <__aeabi_dmul>
 8002f4e:	460b      	mov	r3, r1
 8002f50:	4602      	mov	r2, r0
 8002f52:	4639      	mov	r1, r7
 8002f54:	4630      	mov	r0, r6
 8002f56:	f7fd fa6d 	bl	8000434 <__aeabi_dsub>
 8002f5a:	f7fd fcab 	bl	80008b4 <__aeabi_d2iz>
 8002f5e:	f104 0b01 	add.w	fp, r4, #1
 8002f62:	ab0c      	add	r3, sp, #48	; 0x30
 8002f64:	f10a 0a18 	add.w	sl, sl, #24
 8002f68:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8002f6c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8002f70:	e72b      	b.n	8002dca <__kernel_rem_pio2+0x2a2>
 8002f72:	4630      	mov	r0, r6
 8002f74:	4639      	mov	r1, r7
 8002f76:	f7fd fc9d 	bl	80008b4 <__aeabi_d2iz>
 8002f7a:	ab0c      	add	r3, sp, #48	; 0x30
 8002f7c:	46a3      	mov	fp, r4
 8002f7e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8002f82:	e722      	b.n	8002dca <__kernel_rem_pio2+0x2a2>
 8002f84:	ab70      	add	r3, sp, #448	; 0x1c0
 8002f86:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8002f8a:	ab0c      	add	r3, sp, #48	; 0x30
 8002f8c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8002f90:	f7fd fb9e 	bl	80006d0 <__aeabi_i2d>
 8002f94:	4622      	mov	r2, r4
 8002f96:	462b      	mov	r3, r5
 8002f98:	f7fd f91e 	bl	80001d8 <__aeabi_dmul>
 8002f9c:	4632      	mov	r2, r6
 8002f9e:	e9c9 0100 	strd	r0, r1, [r9]
 8002fa2:	463b      	mov	r3, r7
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	4629      	mov	r1, r5
 8002fa8:	f7fd f916 	bl	80001d8 <__aeabi_dmul>
 8002fac:	f108 38ff 	add.w	r8, r8, #4294967295
 8002fb0:	4604      	mov	r4, r0
 8002fb2:	460d      	mov	r5, r1
 8002fb4:	e713      	b.n	8002dde <__kernel_rem_pio2+0x2b6>
 8002fb6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8002fba:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8002fbe:	f7fd f90b 	bl	80001d8 <__aeabi_dmul>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	4629      	mov	r1, r5
 8002fca:	f7fd fa35 	bl	8000438 <__adddf3>
 8002fce:	3601      	adds	r6, #1
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	460d      	mov	r5, r1
 8002fd4:	9b04      	ldr	r3, [sp, #16]
 8002fd6:	429e      	cmp	r6, r3
 8002fd8:	dc01      	bgt.n	8002fde <__kernel_rem_pio2+0x4b6>
 8002fda:	45b0      	cmp	r8, r6
 8002fdc:	daeb      	bge.n	8002fb6 <__kernel_rem_pio2+0x48e>
 8002fde:	ab48      	add	r3, sp, #288	; 0x120
 8002fe0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8002fe4:	e9c3 4500 	strd	r4, r5, [r3]
 8002fe8:	3f01      	subs	r7, #1
 8002fea:	f108 0801 	add.w	r8, r8, #1
 8002fee:	e6ff      	b.n	8002df0 <__kernel_rem_pio2+0x2c8>
 8002ff0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	dc0b      	bgt.n	800300e <__kernel_rem_pio2+0x4e6>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	dc6e      	bgt.n	80030d8 <__kernel_rem_pio2+0x5b0>
 8002ffa:	d045      	beq.n	8003088 <__kernel_rem_pio2+0x560>
 8002ffc:	9b07      	ldr	r3, [sp, #28]
 8002ffe:	f003 0007 	and.w	r0, r3, #7
 8003002:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8003006:	ecbd 8b02 	vpop	{d8}
 800300a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800300e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8003010:	2b03      	cmp	r3, #3
 8003012:	d1f3      	bne.n	8002ffc <__kernel_rem_pio2+0x4d4>
 8003014:	ab48      	add	r3, sp, #288	; 0x120
 8003016:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800301a:	46d0      	mov	r8, sl
 800301c:	46d9      	mov	r9, fp
 800301e:	f1b9 0f00 	cmp.w	r9, #0
 8003022:	f1a8 0808 	sub.w	r8, r8, #8
 8003026:	dc64      	bgt.n	80030f2 <__kernel_rem_pio2+0x5ca>
 8003028:	465c      	mov	r4, fp
 800302a:	2c01      	cmp	r4, #1
 800302c:	f1aa 0a08 	sub.w	sl, sl, #8
 8003030:	dc7e      	bgt.n	8003130 <__kernel_rem_pio2+0x608>
 8003032:	2000      	movs	r0, #0
 8003034:	2100      	movs	r1, #0
 8003036:	f1bb 0f01 	cmp.w	fp, #1
 800303a:	f300 8097 	bgt.w	800316c <__kernel_rem_pio2+0x644>
 800303e:	9b02      	ldr	r3, [sp, #8]
 8003040:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8003044:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8003048:	2b00      	cmp	r3, #0
 800304a:	f040 8099 	bne.w	8003180 <__kernel_rem_pio2+0x658>
 800304e:	9b01      	ldr	r3, [sp, #4]
 8003050:	e9c3 5600 	strd	r5, r6, [r3]
 8003054:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003058:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800305c:	e7ce      	b.n	8002ffc <__kernel_rem_pio2+0x4d4>
 800305e:	ab48      	add	r3, sp, #288	; 0x120
 8003060:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003068:	f7fd f9e6 	bl	8000438 <__adddf3>
 800306c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003070:	f1bb 0f00 	cmp.w	fp, #0
 8003074:	daf3      	bge.n	800305e <__kernel_rem_pio2+0x536>
 8003076:	9b02      	ldr	r3, [sp, #8]
 8003078:	b113      	cbz	r3, 8003080 <__kernel_rem_pio2+0x558>
 800307a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800307e:	4619      	mov	r1, r3
 8003080:	9b01      	ldr	r3, [sp, #4]
 8003082:	e9c3 0100 	strd	r0, r1, [r3]
 8003086:	e7b9      	b.n	8002ffc <__kernel_rem_pio2+0x4d4>
 8003088:	2000      	movs	r0, #0
 800308a:	2100      	movs	r1, #0
 800308c:	e7f0      	b.n	8003070 <__kernel_rem_pio2+0x548>
 800308e:	ab48      	add	r3, sp, #288	; 0x120
 8003090:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	f7fd f9ce 	bl	8000438 <__adddf3>
 800309c:	3c01      	subs	r4, #1
 800309e:	2c00      	cmp	r4, #0
 80030a0:	daf5      	bge.n	800308e <__kernel_rem_pio2+0x566>
 80030a2:	9b02      	ldr	r3, [sp, #8]
 80030a4:	b1e3      	cbz	r3, 80030e0 <__kernel_rem_pio2+0x5b8>
 80030a6:	4602      	mov	r2, r0
 80030a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80030ac:	9c01      	ldr	r4, [sp, #4]
 80030ae:	e9c4 2300 	strd	r2, r3, [r4]
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
 80030b6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80030ba:	f7fd f9bb 	bl	8000434 <__aeabi_dsub>
 80030be:	ad4a      	add	r5, sp, #296	; 0x128
 80030c0:	2401      	movs	r4, #1
 80030c2:	45a3      	cmp	fp, r4
 80030c4:	da0f      	bge.n	80030e6 <__kernel_rem_pio2+0x5be>
 80030c6:	9b02      	ldr	r3, [sp, #8]
 80030c8:	b113      	cbz	r3, 80030d0 <__kernel_rem_pio2+0x5a8>
 80030ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80030ce:	4619      	mov	r1, r3
 80030d0:	9b01      	ldr	r3, [sp, #4]
 80030d2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80030d6:	e791      	b.n	8002ffc <__kernel_rem_pio2+0x4d4>
 80030d8:	465c      	mov	r4, fp
 80030da:	2000      	movs	r0, #0
 80030dc:	2100      	movs	r1, #0
 80030de:	e7de      	b.n	800309e <__kernel_rem_pio2+0x576>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	e7e2      	b.n	80030ac <__kernel_rem_pio2+0x584>
 80030e6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80030ea:	f7fd f9a5 	bl	8000438 <__adddf3>
 80030ee:	3401      	adds	r4, #1
 80030f0:	e7e7      	b.n	80030c2 <__kernel_rem_pio2+0x59a>
 80030f2:	e9d8 4500 	ldrd	r4, r5, [r8]
 80030f6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 80030fa:	4620      	mov	r0, r4
 80030fc:	4632      	mov	r2, r6
 80030fe:	463b      	mov	r3, r7
 8003100:	4629      	mov	r1, r5
 8003102:	f7fd f999 	bl	8000438 <__adddf3>
 8003106:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	4620      	mov	r0, r4
 8003110:	4629      	mov	r1, r5
 8003112:	f7fd f98f 	bl	8000434 <__aeabi_dsub>
 8003116:	4632      	mov	r2, r6
 8003118:	463b      	mov	r3, r7
 800311a:	f7fd f98d 	bl	8000438 <__adddf3>
 800311e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003122:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8003126:	ed88 7b00 	vstr	d7, [r8]
 800312a:	f109 39ff 	add.w	r9, r9, #4294967295
 800312e:	e776      	b.n	800301e <__kernel_rem_pio2+0x4f6>
 8003130:	e9da 8900 	ldrd	r8, r9, [sl]
 8003134:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8003138:	4640      	mov	r0, r8
 800313a:	4632      	mov	r2, r6
 800313c:	463b      	mov	r3, r7
 800313e:	4649      	mov	r1, r9
 8003140:	f7fd f97a 	bl	8000438 <__adddf3>
 8003144:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4640      	mov	r0, r8
 800314e:	4649      	mov	r1, r9
 8003150:	f7fd f970 	bl	8000434 <__aeabi_dsub>
 8003154:	4632      	mov	r2, r6
 8003156:	463b      	mov	r3, r7
 8003158:	f7fd f96e 	bl	8000438 <__adddf3>
 800315c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003160:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003164:	ed8a 7b00 	vstr	d7, [sl]
 8003168:	3c01      	subs	r4, #1
 800316a:	e75e      	b.n	800302a <__kernel_rem_pio2+0x502>
 800316c:	ab48      	add	r3, sp, #288	; 0x120
 800316e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003176:	f7fd f95f 	bl	8000438 <__adddf3>
 800317a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800317e:	e75a      	b.n	8003036 <__kernel_rem_pio2+0x50e>
 8003180:	9b01      	ldr	r3, [sp, #4]
 8003182:	9a01      	ldr	r2, [sp, #4]
 8003184:	601d      	str	r5, [r3, #0]
 8003186:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800318a:	605c      	str	r4, [r3, #4]
 800318c:	609f      	str	r7, [r3, #8]
 800318e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8003192:	60d3      	str	r3, [r2, #12]
 8003194:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003198:	6110      	str	r0, [r2, #16]
 800319a:	6153      	str	r3, [r2, #20]
 800319c:	e72e      	b.n	8002ffc <__kernel_rem_pio2+0x4d4>
 800319e:	bf00      	nop
 80031a0:	41700000 	.word	0x41700000
 80031a4:	3e700000 	.word	0x3e700000

080031a8 <__kernel_sin>:
 80031a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ac:	ed2d 8b04 	vpush	{d8-d9}
 80031b0:	eeb0 8a41 	vmov.f32	s16, s2
 80031b4:	eef0 8a61 	vmov.f32	s17, s3
 80031b8:	ec55 4b10 	vmov	r4, r5, d0
 80031bc:	b083      	sub	sp, #12
 80031be:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80031c2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80031c6:	9001      	str	r0, [sp, #4]
 80031c8:	da06      	bge.n	80031d8 <__kernel_sin+0x30>
 80031ca:	ee10 0a10 	vmov	r0, s0
 80031ce:	4629      	mov	r1, r5
 80031d0:	f7fd fb70 	bl	80008b4 <__aeabi_d2iz>
 80031d4:	2800      	cmp	r0, #0
 80031d6:	d051      	beq.n	800327c <__kernel_sin+0xd4>
 80031d8:	4622      	mov	r2, r4
 80031da:	462b      	mov	r3, r5
 80031dc:	4620      	mov	r0, r4
 80031de:	4629      	mov	r1, r5
 80031e0:	f7fc fffa 	bl	80001d8 <__aeabi_dmul>
 80031e4:	4682      	mov	sl, r0
 80031e6:	468b      	mov	fp, r1
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4620      	mov	r0, r4
 80031ee:	4629      	mov	r1, r5
 80031f0:	f7fc fff2 	bl	80001d8 <__aeabi_dmul>
 80031f4:	a341      	add	r3, pc, #260	; (adr r3, 80032fc <__kernel_sin+0x154>)
 80031f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fa:	4680      	mov	r8, r0
 80031fc:	4689      	mov	r9, r1
 80031fe:	4650      	mov	r0, sl
 8003200:	4659      	mov	r1, fp
 8003202:	f7fc ffe9 	bl	80001d8 <__aeabi_dmul>
 8003206:	a33f      	add	r3, pc, #252	; (adr r3, 8003304 <__kernel_sin+0x15c>)
 8003208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320c:	f7fd f912 	bl	8000434 <__aeabi_dsub>
 8003210:	4652      	mov	r2, sl
 8003212:	465b      	mov	r3, fp
 8003214:	f7fc ffe0 	bl	80001d8 <__aeabi_dmul>
 8003218:	a33c      	add	r3, pc, #240	; (adr r3, 800330c <__kernel_sin+0x164>)
 800321a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321e:	f7fd f90b 	bl	8000438 <__adddf3>
 8003222:	4652      	mov	r2, sl
 8003224:	465b      	mov	r3, fp
 8003226:	f7fc ffd7 	bl	80001d8 <__aeabi_dmul>
 800322a:	a33a      	add	r3, pc, #232	; (adr r3, 8003314 <__kernel_sin+0x16c>)
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	f7fd f900 	bl	8000434 <__aeabi_dsub>
 8003234:	4652      	mov	r2, sl
 8003236:	465b      	mov	r3, fp
 8003238:	f7fc ffce 	bl	80001d8 <__aeabi_dmul>
 800323c:	a337      	add	r3, pc, #220	; (adr r3, 800331c <__kernel_sin+0x174>)
 800323e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003242:	f7fd f8f9 	bl	8000438 <__adddf3>
 8003246:	9b01      	ldr	r3, [sp, #4]
 8003248:	4606      	mov	r6, r0
 800324a:	460f      	mov	r7, r1
 800324c:	b9eb      	cbnz	r3, 800328a <__kernel_sin+0xe2>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4650      	mov	r0, sl
 8003254:	4659      	mov	r1, fp
 8003256:	f7fc ffbf 	bl	80001d8 <__aeabi_dmul>
 800325a:	a325      	add	r3, pc, #148	; (adr r3, 80032f0 <__kernel_sin+0x148>)
 800325c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003260:	f7fd f8e8 	bl	8000434 <__aeabi_dsub>
 8003264:	4642      	mov	r2, r8
 8003266:	464b      	mov	r3, r9
 8003268:	f7fc ffb6 	bl	80001d8 <__aeabi_dmul>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	4620      	mov	r0, r4
 8003272:	4629      	mov	r1, r5
 8003274:	f7fd f8e0 	bl	8000438 <__adddf3>
 8003278:	4604      	mov	r4, r0
 800327a:	460d      	mov	r5, r1
 800327c:	ec45 4b10 	vmov	d0, r4, r5
 8003280:	b003      	add	sp, #12
 8003282:	ecbd 8b04 	vpop	{d8-d9}
 8003286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800328a:	4b1b      	ldr	r3, [pc, #108]	; (80032f8 <__kernel_sin+0x150>)
 800328c:	ec51 0b18 	vmov	r0, r1, d8
 8003290:	2200      	movs	r2, #0
 8003292:	f7fc ffa1 	bl	80001d8 <__aeabi_dmul>
 8003296:	4632      	mov	r2, r6
 8003298:	ec41 0b19 	vmov	d9, r0, r1
 800329c:	463b      	mov	r3, r7
 800329e:	4640      	mov	r0, r8
 80032a0:	4649      	mov	r1, r9
 80032a2:	f7fc ff99 	bl	80001d8 <__aeabi_dmul>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	ec51 0b19 	vmov	r0, r1, d9
 80032ae:	f7fd f8c1 	bl	8000434 <__aeabi_dsub>
 80032b2:	4652      	mov	r2, sl
 80032b4:	465b      	mov	r3, fp
 80032b6:	f7fc ff8f 	bl	80001d8 <__aeabi_dmul>
 80032ba:	ec53 2b18 	vmov	r2, r3, d8
 80032be:	f7fd f8b9 	bl	8000434 <__aeabi_dsub>
 80032c2:	a30b      	add	r3, pc, #44	; (adr r3, 80032f0 <__kernel_sin+0x148>)
 80032c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c8:	4606      	mov	r6, r0
 80032ca:	460f      	mov	r7, r1
 80032cc:	4640      	mov	r0, r8
 80032ce:	4649      	mov	r1, r9
 80032d0:	f7fc ff82 	bl	80001d8 <__aeabi_dmul>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4630      	mov	r0, r6
 80032da:	4639      	mov	r1, r7
 80032dc:	f7fd f8ac 	bl	8000438 <__adddf3>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	4620      	mov	r0, r4
 80032e6:	4629      	mov	r1, r5
 80032e8:	f7fd f8a4 	bl	8000434 <__aeabi_dsub>
 80032ec:	e7c4      	b.n	8003278 <__kernel_sin+0xd0>
 80032ee:	bf00      	nop
 80032f0:	55555549 	.word	0x55555549
 80032f4:	3fc55555 	.word	0x3fc55555
 80032f8:	3fe00000 	.word	0x3fe00000
 80032fc:	5acfd57c 	.word	0x5acfd57c
 8003300:	3de5d93a 	.word	0x3de5d93a
 8003304:	8a2b9ceb 	.word	0x8a2b9ceb
 8003308:	3e5ae5e6 	.word	0x3e5ae5e6
 800330c:	57b1fe7d 	.word	0x57b1fe7d
 8003310:	3ec71de3 	.word	0x3ec71de3
 8003314:	19c161d5 	.word	0x19c161d5
 8003318:	3f2a01a0 	.word	0x3f2a01a0
 800331c:	1110f8a6 	.word	0x1110f8a6
 8003320:	3f811111 	.word	0x3f811111

08003324 <fabs>:
 8003324:	ec51 0b10 	vmov	r0, r1, d0
 8003328:	ee10 2a10 	vmov	r2, s0
 800332c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003330:	ec43 2b10 	vmov	d0, r2, r3
 8003334:	4770      	bx	lr
	...

08003338 <floor>:
 8003338:	ec51 0b10 	vmov	r0, r1, d0
 800333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003340:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003344:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8003348:	2e13      	cmp	r6, #19
 800334a:	ee10 5a10 	vmov	r5, s0
 800334e:	ee10 8a10 	vmov	r8, s0
 8003352:	460c      	mov	r4, r1
 8003354:	dc32      	bgt.n	80033bc <floor+0x84>
 8003356:	2e00      	cmp	r6, #0
 8003358:	da14      	bge.n	8003384 <floor+0x4c>
 800335a:	a333      	add	r3, pc, #204	; (adr r3, 8003428 <floor+0xf0>)
 800335c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003360:	f7fd f86a 	bl	8000438 <__adddf3>
 8003364:	2200      	movs	r2, #0
 8003366:	2300      	movs	r3, #0
 8003368:	f7fd fa9a 	bl	80008a0 <__aeabi_dcmpgt>
 800336c:	b138      	cbz	r0, 800337e <floor+0x46>
 800336e:	2c00      	cmp	r4, #0
 8003370:	da57      	bge.n	8003422 <floor+0xea>
 8003372:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003376:	431d      	orrs	r5, r3
 8003378:	d001      	beq.n	800337e <floor+0x46>
 800337a:	4c2d      	ldr	r4, [pc, #180]	; (8003430 <floor+0xf8>)
 800337c:	2500      	movs	r5, #0
 800337e:	4621      	mov	r1, r4
 8003380:	4628      	mov	r0, r5
 8003382:	e025      	b.n	80033d0 <floor+0x98>
 8003384:	4f2b      	ldr	r7, [pc, #172]	; (8003434 <floor+0xfc>)
 8003386:	4137      	asrs	r7, r6
 8003388:	ea01 0307 	and.w	r3, r1, r7
 800338c:	4303      	orrs	r3, r0
 800338e:	d01f      	beq.n	80033d0 <floor+0x98>
 8003390:	a325      	add	r3, pc, #148	; (adr r3, 8003428 <floor+0xf0>)
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	f7fd f84f 	bl	8000438 <__adddf3>
 800339a:	2200      	movs	r2, #0
 800339c:	2300      	movs	r3, #0
 800339e:	f7fd fa7f 	bl	80008a0 <__aeabi_dcmpgt>
 80033a2:	2800      	cmp	r0, #0
 80033a4:	d0eb      	beq.n	800337e <floor+0x46>
 80033a6:	2c00      	cmp	r4, #0
 80033a8:	bfbe      	ittt	lt
 80033aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80033ae:	fa43 f606 	asrlt.w	r6, r3, r6
 80033b2:	19a4      	addlt	r4, r4, r6
 80033b4:	ea24 0407 	bic.w	r4, r4, r7
 80033b8:	2500      	movs	r5, #0
 80033ba:	e7e0      	b.n	800337e <floor+0x46>
 80033bc:	2e33      	cmp	r6, #51	; 0x33
 80033be:	dd0b      	ble.n	80033d8 <floor+0xa0>
 80033c0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80033c4:	d104      	bne.n	80033d0 <floor+0x98>
 80033c6:	ee10 2a10 	vmov	r2, s0
 80033ca:	460b      	mov	r3, r1
 80033cc:	f7fd f834 	bl	8000438 <__adddf3>
 80033d0:	ec41 0b10 	vmov	d0, r0, r1
 80033d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033d8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80033dc:	f04f 33ff 	mov.w	r3, #4294967295
 80033e0:	fa23 f707 	lsr.w	r7, r3, r7
 80033e4:	4207      	tst	r7, r0
 80033e6:	d0f3      	beq.n	80033d0 <floor+0x98>
 80033e8:	a30f      	add	r3, pc, #60	; (adr r3, 8003428 <floor+0xf0>)
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	f7fd f823 	bl	8000438 <__adddf3>
 80033f2:	2200      	movs	r2, #0
 80033f4:	2300      	movs	r3, #0
 80033f6:	f7fd fa53 	bl	80008a0 <__aeabi_dcmpgt>
 80033fa:	2800      	cmp	r0, #0
 80033fc:	d0bf      	beq.n	800337e <floor+0x46>
 80033fe:	2c00      	cmp	r4, #0
 8003400:	da02      	bge.n	8003408 <floor+0xd0>
 8003402:	2e14      	cmp	r6, #20
 8003404:	d103      	bne.n	800340e <floor+0xd6>
 8003406:	3401      	adds	r4, #1
 8003408:	ea25 0507 	bic.w	r5, r5, r7
 800340c:	e7b7      	b.n	800337e <floor+0x46>
 800340e:	2301      	movs	r3, #1
 8003410:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003414:	fa03 f606 	lsl.w	r6, r3, r6
 8003418:	4435      	add	r5, r6
 800341a:	4545      	cmp	r5, r8
 800341c:	bf38      	it	cc
 800341e:	18e4      	addcc	r4, r4, r3
 8003420:	e7f2      	b.n	8003408 <floor+0xd0>
 8003422:	2500      	movs	r5, #0
 8003424:	462c      	mov	r4, r5
 8003426:	e7aa      	b.n	800337e <floor+0x46>
 8003428:	8800759c 	.word	0x8800759c
 800342c:	7e37e43c 	.word	0x7e37e43c
 8003430:	bff00000 	.word	0xbff00000
 8003434:	000fffff 	.word	0x000fffff

08003438 <scalbn>:
 8003438:	b570      	push	{r4, r5, r6, lr}
 800343a:	ec55 4b10 	vmov	r4, r5, d0
 800343e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8003442:	4606      	mov	r6, r0
 8003444:	462b      	mov	r3, r5
 8003446:	b99a      	cbnz	r2, 8003470 <scalbn+0x38>
 8003448:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800344c:	4323      	orrs	r3, r4
 800344e:	d036      	beq.n	80034be <scalbn+0x86>
 8003450:	4b39      	ldr	r3, [pc, #228]	; (8003538 <scalbn+0x100>)
 8003452:	4629      	mov	r1, r5
 8003454:	ee10 0a10 	vmov	r0, s0
 8003458:	2200      	movs	r2, #0
 800345a:	f7fc febd 	bl	80001d8 <__aeabi_dmul>
 800345e:	4b37      	ldr	r3, [pc, #220]	; (800353c <scalbn+0x104>)
 8003460:	429e      	cmp	r6, r3
 8003462:	4604      	mov	r4, r0
 8003464:	460d      	mov	r5, r1
 8003466:	da10      	bge.n	800348a <scalbn+0x52>
 8003468:	a32b      	add	r3, pc, #172	; (adr r3, 8003518 <scalbn+0xe0>)
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	e03a      	b.n	80034e6 <scalbn+0xae>
 8003470:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003474:	428a      	cmp	r2, r1
 8003476:	d10c      	bne.n	8003492 <scalbn+0x5a>
 8003478:	ee10 2a10 	vmov	r2, s0
 800347c:	4620      	mov	r0, r4
 800347e:	4629      	mov	r1, r5
 8003480:	f7fc ffda 	bl	8000438 <__adddf3>
 8003484:	4604      	mov	r4, r0
 8003486:	460d      	mov	r5, r1
 8003488:	e019      	b.n	80034be <scalbn+0x86>
 800348a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800348e:	460b      	mov	r3, r1
 8003490:	3a36      	subs	r2, #54	; 0x36
 8003492:	4432      	add	r2, r6
 8003494:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003498:	428a      	cmp	r2, r1
 800349a:	dd08      	ble.n	80034ae <scalbn+0x76>
 800349c:	2d00      	cmp	r5, #0
 800349e:	a120      	add	r1, pc, #128	; (adr r1, 8003520 <scalbn+0xe8>)
 80034a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034a4:	da1c      	bge.n	80034e0 <scalbn+0xa8>
 80034a6:	a120      	add	r1, pc, #128	; (adr r1, 8003528 <scalbn+0xf0>)
 80034a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034ac:	e018      	b.n	80034e0 <scalbn+0xa8>
 80034ae:	2a00      	cmp	r2, #0
 80034b0:	dd08      	ble.n	80034c4 <scalbn+0x8c>
 80034b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80034b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80034ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80034be:	ec45 4b10 	vmov	d0, r4, r5
 80034c2:	bd70      	pop	{r4, r5, r6, pc}
 80034c4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80034c8:	da19      	bge.n	80034fe <scalbn+0xc6>
 80034ca:	f24c 3350 	movw	r3, #50000	; 0xc350
 80034ce:	429e      	cmp	r6, r3
 80034d0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80034d4:	dd0a      	ble.n	80034ec <scalbn+0xb4>
 80034d6:	a112      	add	r1, pc, #72	; (adr r1, 8003520 <scalbn+0xe8>)
 80034d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e2      	bne.n	80034a6 <scalbn+0x6e>
 80034e0:	a30f      	add	r3, pc, #60	; (adr r3, 8003520 <scalbn+0xe8>)
 80034e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e6:	f7fc fe77 	bl	80001d8 <__aeabi_dmul>
 80034ea:	e7cb      	b.n	8003484 <scalbn+0x4c>
 80034ec:	a10a      	add	r1, pc, #40	; (adr r1, 8003518 <scalbn+0xe0>)
 80034ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0b8      	beq.n	8003468 <scalbn+0x30>
 80034f6:	a10e      	add	r1, pc, #56	; (adr r1, 8003530 <scalbn+0xf8>)
 80034f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034fc:	e7b4      	b.n	8003468 <scalbn+0x30>
 80034fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003502:	3236      	adds	r2, #54	; 0x36
 8003504:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003508:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800350c:	4620      	mov	r0, r4
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <scalbn+0x108>)
 8003510:	2200      	movs	r2, #0
 8003512:	e7e8      	b.n	80034e6 <scalbn+0xae>
 8003514:	f3af 8000 	nop.w
 8003518:	c2f8f359 	.word	0xc2f8f359
 800351c:	01a56e1f 	.word	0x01a56e1f
 8003520:	8800759c 	.word	0x8800759c
 8003524:	7e37e43c 	.word	0x7e37e43c
 8003528:	8800759c 	.word	0x8800759c
 800352c:	fe37e43c 	.word	0xfe37e43c
 8003530:	c2f8f359 	.word	0xc2f8f359
 8003534:	81a56e1f 	.word	0x81a56e1f
 8003538:	43500000 	.word	0x43500000
 800353c:	ffff3cb0 	.word	0xffff3cb0
 8003540:	3c900000 	.word	0x3c900000

08003544 <_init>:
 8003544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003546:	bf00      	nop
 8003548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800354a:	bc08      	pop	{r3}
 800354c:	469e      	mov	lr, r3
 800354e:	4770      	bx	lr

08003550 <_fini>:
 8003550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003552:	bf00      	nop
 8003554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003556:	bc08      	pop	{r3}
 8003558:	469e      	mov	lr, r3
 800355a:	4770      	bx	lr
