{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652286275013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652286275015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 21:54:34 2022 " "Processing started: Wed May 11 21:54:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652286275015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286275015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286275015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652286275168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652286275168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652286281225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652286281249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:add_instance " "Elaborating entity \"controller\" for hierarchy \"controller:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/DUT.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652286281256 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i controller.vhd(288) " "VHDL Process Statement warning at controller.vhd(288): inferring latch(es) for signal or variable \"i\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652286281256 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] controller.vhd(288) " "Inferred latch for \"i\[0\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] controller.vhd(288) " "Inferred latch for \"i\[1\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] controller.vhd(288) " "Inferred latch for \"i\[2\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] controller.vhd(288) " "Inferred latch for \"i\[3\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] controller.vhd(288) " "Inferred latch for \"i\[4\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] controller.vhd(288) " "Inferred latch for \"i\[5\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] controller.vhd(288) " "Inferred latch for \"i\[6\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] controller.vhd(288) " "Inferred latch for \"i\[7\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] controller.vhd(288) " "Inferred latch for \"i\[8\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] controller.vhd(288) " "Inferred latch for \"i\[9\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] controller.vhd(288) " "Inferred latch for \"i\[10\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] controller.vhd(288) " "Inferred latch for \"i\[11\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] controller.vhd(288) " "Inferred latch for \"i\[12\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] controller.vhd(288) " "Inferred latch for \"i\[13\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] controller.vhd(288) " "Inferred latch for \"i\[14\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] controller.vhd(288) " "Inferred latch for \"i\[15\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] controller.vhd(288) " "Inferred latch for \"i\[16\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] controller.vhd(288) " "Inferred latch for \"i\[17\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] controller.vhd(288) " "Inferred latch for \"i\[18\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] controller.vhd(288) " "Inferred latch for \"i\[19\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] controller.vhd(288) " "Inferred latch for \"i\[20\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] controller.vhd(288) " "Inferred latch for \"i\[21\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] controller.vhd(288) " "Inferred latch for \"i\[22\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] controller.vhd(288) " "Inferred latch for \"i\[23\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] controller.vhd(288) " "Inferred latch for \"i\[24\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] controller.vhd(288) " "Inferred latch for \"i\[25\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] controller.vhd(288) " "Inferred latch for \"i\[26\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] controller.vhd(288) " "Inferred latch for \"i\[27\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] controller.vhd(288) " "Inferred latch for \"i\[28\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] controller.vhd(288) " "Inferred latch for \"i\[29\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] controller.vhd(288) " "Inferred latch for \"i\[30\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] controller.vhd(288) " "Inferred latch for \"i\[31\]\" at controller.vhd(288)" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281266 "|DUT|controller:add_instance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[0\] " "Latch controller:add_instance\|i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[1\] " "Latch controller:add_instance\|i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[2\] " "Latch controller:add_instance\|i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[3\] " "Latch controller:add_instance\|i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[15\] " "Latch controller:add_instance\|i\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[14\] " "Latch controller:add_instance\|i\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[13\] " "Latch controller:add_instance\|i\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[12\] " "Latch controller:add_instance\|i\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[11\] " "Latch controller:add_instance\|i\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[10\] " "Latch controller:add_instance\|i\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[9\] " "Latch controller:add_instance\|i\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[8\] " "Latch controller:add_instance\|i\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[7\] " "Latch controller:add_instance\|i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[6\] " "Latch controller:add_instance\|i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[5\] " "Latch controller:add_instance\|i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[4\] " "Latch controller:add_instance\|i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[17\] " "Latch controller:add_instance\|i\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[18\] " "Latch controller:add_instance\|i\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[19\] " "Latch controller:add_instance\|i\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[20\] " "Latch controller:add_instance\|i\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[21\] " "Latch controller:add_instance\|i\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[22\] " "Latch controller:add_instance\|i\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[23\] " "Latch controller:add_instance\|i\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[24\] " "Latch controller:add_instance\|i\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[25\] " "Latch controller:add_instance\|i\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[26\] " "Latch controller:add_instance\|i\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[27\] " "Latch controller:add_instance\|i\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[28\] " "Latch controller:add_instance\|i\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[29\] " "Latch controller:add_instance\|i\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[30\] " "Latch controller:add_instance\|i\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[31\] " "Latch controller:add_instance\|i\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:add_instance\|i\[16\] " "Latch controller:add_instance\|i\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:add_instance\|state.S_3 " "Ports D and ENA on the latch are fed by the same signal controller:add_instance\|state.S_3" {  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652286281468 ""}  } { { "controller.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/controller.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652286281468 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[17\] GND " "Pin \"output_vector\[17\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_4/EE309/IITB-RISC-22/Multicycle/Controller/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652286281496 "|DUT|output_vector[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652286281496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652286281568 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652286281568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652286281568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652286281568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652286281622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 21:54:41 2022 " "Processing ended: Wed May 11 21:54:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652286281622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652286281622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652286281622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652286281622 ""}
