$date
	Tue Oct  4 15:57:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mealy $end
$var wire 1 ! clk $end
$upscope $end
$scope module mealy $end
$var wire 1 " reset $end
$upscope $end
$scope module mealy $end
$var wire 1 # a $end
$upscope $end
$scope module mealy $end
$var wire 1 $ y $end
$upscope $end
$scope module mealy $end
$var reg 1 % state $end
$upscope $end
$scope module mealy $end
$var reg 1 & nextstate $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
z#
z"
1!
$end
#5000000
0&
1#
1"
0!
#10000000
1!
#15000000
1&
0#
0"
0!
#20000000
1%
1!
#25000000
0!
#30000000
1!
#35000000
0!
#40000000
1!
#45000000
1$
0&
1#
0!
#50000000
0$
0%
1!
#55000000
1&
0#
0!
#60000000
1%
1!
#65000000
0!
#70000000
1!
#75000000
0!
#80000000
1!
#85000000
0!
#90000000
1!
#95000000
0!
#100000000
1!
#105000000
0!
#110000000
1!
#115000000
1$
0&
1#
0!
#120000000
0$
0%
1!
#125000000
1&
0#
0!
#130000000
1%
1!
#135000000
1$
0&
1#
0!
#140000000
0$
0%
1!
#145000000
1&
0#
0!
#150000000
1%
1!
#155000000
0!
#160000000
1!
#165000000
1$
0&
1#
0!
#170000000
0$
0%
1!
#175000000
0!
#180000000
1!
#185000000
1&
0#
0!
#190000000
1%
1!
#195000000
0!
#200000000
1!
#205000000
0!
#210000000
1!
#215000000
1$
0&
1#
0!
#220000000
0$
0%
1!
#225000000
0!
#230000000
1!
#235000000
0!
#240000000
1!
#245000000
0!
#250000000
1!
#255000000
0!
#260000000
1!
#265000000
1&
0#
0!
#270000000
1%
1!
#275000000
0!
#280000000
1!
#285000000
0!
#290000000
1!
#295000000
1$
0&
1#
0!
#300000000
0$
0%
1!
#305000000
0!
#310000000
1!
#315000000
0!
#320000000
1!
#325000000
0!
#325000001
