

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:54:49 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gSum
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ main              |  Timing|  -1.49|    17190|  8.843e+04|         -|    17191|     -|        no|  8 (2%)|  13 (5%)|  3001 (2%)|  2500 (4%)|    -|
    | o VITIS_LOOP_16_1  |      II|   3.65|    17184|  8.840e+04|       202|       17|  1000|       yes|       -|        -|          -|          -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + main                               | 13  |        |          |      |         |         |
|   add_ln16_fu_142_p2                 |     |        | add_ln16 | add  | fabric  | 0       |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | d        | dadd | fulldsp | 15      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add_i_i  | dadd | fulldsp | 15      |
|   dmul_64ns_64ns_64_14_full_dsp_1_U2 | 10  |        | mul_i_i  | dmul | fulldsp | 13      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add1_i_i | dadd | fulldsp | 15      |
|   dmul_64ns_64ns_64_14_full_dsp_1_U2 | 10  |        | mul2_i_i | dmul | fulldsp | 13      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add3_i_i | dadd | fulldsp | 15      |
|   dmul_64ns_64ns_64_14_full_dsp_1_U2 | 10  |        | mul4_i_i | dmul | fulldsp | 13      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add5_i_i | dadd | fulldsp | 15      |
|   dmul_64ns_64ns_64_14_full_dsp_1_U2 | 10  |        | mul6_i_i | dmul | fulldsp | 13      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add7_i_i | dadd | fulldsp | 15      |
|   dmul_64ns_64ns_64_14_full_dsp_1_U2 | 10  |        | mul8_i_i | dmul | fulldsp | 13      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | add9_i_i | dadd | fulldsp | 15      |
|   dadd_64ns_64ns_64_16_full_dsp_1_U1 | 3   |        | s_1      | dadd | fulldsp | 15      |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name   | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|        |        |      |      |      |        |          |      |         | Banks            |
+--------+--------+------+------+------+--------+----------+------+---------+------------------+
| + main |        |      | 8    | 0    |        |          |      |         |                  |
|   A_U  | rom_1p |      | 4    |      |        | A        | auto | 1       | 64, 1000, 1      |
|   B_U  | rom_1p |      | 4    |      |        | B        | auto | 1       | 64, 1000, 1      |
+--------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

