#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59a35988a2d0 .scope module, "memory_unit_tb" "memory_unit_tb" 2 2;
 .timescale 0 0;
v0x59a3598a7bc0_0 .var "aluresult", 15 0;
v0x59a3598a7ca0_0 .var "clk", 0 0;
v0x59a3598a7d70_0 .var "isld", 0 0;
v0x59a3598a7e70_0 .var "isst", 0 0;
v0x59a3598a7f40_0 .net "ldresult", 15 0, L_0x59a359878f10;  1 drivers
v0x59a3598a7fe0_0 .var "op2", 15 0;
S_0x59a35988a460 .scope module, "dut" "memory_unit" 2 12, 3 1 0, S_0x59a35988a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 16 "op2";
    .port_info 4 /INPUT 16 "aluresult";
    .port_info 5 /OUTPUT 16 "ldresult";
L_0x59a359878f10 .functor BUFZ 16, v0x59a3598a76c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x59a35988a6e0_0 .net "aluresult", 15 0, v0x59a3598a7bc0_0;  1 drivers
v0x59a3598a7290_0 .net "clk", 0 0, v0x59a3598a7ca0_0;  1 drivers
v0x59a3598a7350_0 .var/i "file", 31 0;
v0x59a3598a7410_0 .var/i "i", 31 0;
v0x59a3598a74f0_0 .net "isld", 0 0, v0x59a3598a7d70_0;  1 drivers
v0x59a3598a7600_0 .net "isst", 0 0, v0x59a3598a7e70_0;  1 drivers
v0x59a3598a76c0_0 .var "ld", 15 0;
v0x59a3598a77a0_0 .var "ld_reg", 15 0;
v0x59a3598a7880_0 .net "ldresult", 15 0, L_0x59a359878f10;  alias, 1 drivers
v0x59a3598a7960 .array "memory", 31 0, 15 0;
v0x59a3598a7a20_0 .net "op2", 15 0, v0x59a3598a7fe0_0;  1 drivers
E_0x59a359885560 .event posedge, v0x59a3598a7290_0;
    .scope S_0x59a35988a460;
T_0 ;
    %vpi_call 3 12 "$readmemh", "data_memory.hex", v0x59a3598a7960 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a3598a77a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a3598a76c0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x59a35988a460;
T_1 ;
    %wait E_0x59a359885560;
    %load/vec4 v0x59a3598a74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 3 20 "$readmemh", "data_memory.hex", v0x59a3598a7960 {0 0 0};
    %ix/getv 4, v0x59a35988a6e0_0;
    %load/vec4a v0x59a3598a7960, 4;
    %store/vec4 v0x59a3598a77a0_0, 0, 16;
    %vpi_call 3 22 "$display", "ldresult_reg = %h", v0x59a3598a77a0_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59a3598a7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 25 "$readmemh", "data_memory.hex", v0x59a3598a7960 {0 0 0};
    %vpi_func 3 26 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x59a3598a7350_0, 0, 32;
    %load/vec4 v0x59a3598a7a20_0;
    %ix/getv 4, v0x59a35988a6e0_0;
    %store/vec4a v0x59a3598a7960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a3598a7410_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x59a3598a7410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %vpi_call 3 29 "$fwrite", v0x59a3598a7350_0, "%h\012", &A<v0x59a3598a7960, v0x59a3598a7410_0 > {0 0 0};
    %load/vec4 v0x59a3598a7410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59a3598a7410_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a3598a77a0_0, 0, 16;
    %vpi_call 3 32 "$fclose", v0x59a3598a7350_0 {0 0 0};
T_1.2 ;
T_1.1 ;
    %vpi_call 3 34 "$display", "ldresult = %h", v0x59a3598a76c0_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x59a3598a77a0_0;
    %store/vec4 v0x59a3598a76c0_0, 0, 16;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59a35988a2d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7ca0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x59a3598a7ca0_0;
    %inv;
    %store/vec4 v0x59a3598a7ca0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x59a35988a2d0;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "memory_unit.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59a35988a2d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7e70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a3598a7fe0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a3598a7bc0_0, 0, 16;
    %vpi_call 2 38 "$display", "Starting memory_unit testbench..." {0 0 0};
    %delay 10, 0;
    %vpi_call 2 44 "$display", "Testing store operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a3598a7e70_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x59a3598a7bc0_0, 0, 16;
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x59a3598a7fe0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7e70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "Testing load operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a3598a7d70_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x59a3598a7bc0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 61 "$display", "Expected load result: A5A5, Actual ldresult: %h", v0x59a3598a7f40_0 {0 0 0};
    %vpi_call 2 64 "$display", "Testing store operation at a different address..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a3598a7e70_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x59a3598a7bc0_0, 0, 16;
    %pushi/vec4 23130, 0, 16;
    %store/vec4 v0x59a3598a7fe0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a3598a7d70_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x59a3598a7bc0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a3598a7d70_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 81 "$display", "Expected load result: 5A5A, Actual ldresult: %h", v0x59a3598a7f40_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/memory_unit_tb.v";
    "src/memory/memory_unit.v";
