Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[19:38:18.206321] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 19:38:18 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     1594
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[19:38:18.434817] Periodic Lic check successful
[19:38:18.434834] Feature usage summary:
[19:38:18.434835] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_top.tcl
Sourcing '../scripts/genus_top.tcl' (Sun Aug 11 19:39:01 UTC 2024)...
#@ Begin verbose source ../scripts/genus_top.tcl
@file(genus_top.tcl) 2: set debug_file "debug.txt"
@file(genus_top.tcl) 3: set design(TOPLEVEL) "proj_top" 
@file(genus_top.tcl) 4: set runtype "synthesis"
@file(genus_top.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_top.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_top.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_top.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 19:39
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log136 and the command file is genus.cmd136
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_top.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_top.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_top.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_top.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_top.tcl) 34: set df [open $debug_file a]
@file(genus_top.tcl) 35: puts $df "\n******************************************"
@file(genus_top.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_top.tcl) 37: puts $df "******************************************"
@file(genus_top.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_top.tcl) 44: close $df
@file(genus_top.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_top.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_top.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_top.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 19:39
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_top.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_top.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_top.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 19:39
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_top.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_top.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_top.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_top.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_top.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_top.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 19:39
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_top.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_top.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_top' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N29050' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N33178' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N46579' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N50711' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N64128' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N68260' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N81677' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N85809' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N99226' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N103358' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N116775' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N120907' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N134324' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N138456' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N151873' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N156005' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N169422' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N173554' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N186971' at line 72 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N191103' at line 74 col 21, in Module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_48'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_55'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_60'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_65'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_70'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_75'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_80'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_90'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_95'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_100'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_105'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_110'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_115'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_120'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_125'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 43, column 24.
        : Some tools may not accept this HDL.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_counter_INDICE_LEN9' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key' [33] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'signature' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 33.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher_KMER_LEN16_DATA_BITS2_HASHER_DATA_BITS32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 33 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=33) at line 29 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=33) at line 27 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [6] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 54.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (32) does not match width of output port 'out_gfm' (8) of instance 'u_extender' of module 'proj_extender_FRAG_LEN_BITS64_FRAG_SIZE32_KMER_SIZE16_INDICES_COUNT32_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_PART_ONE_HOT8_BASE_LEN2_ONE_HOT_LEN4_FRAG_PART4' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 102.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 44, column 22, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'out_fragment' in module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 7, column 54, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         7.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.010s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.029s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |        10.00 | 
| hlo_clip           |       1 |       0 |        29.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_top.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 19:40
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_top'

No empty modules in design 'proj_top'

  Done Checking the design.
@file(genus_top.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_top.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_top.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top...
%# Begin write_design (08/11 19:40:49, mem=5149.84M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:03, real = 00:11).
.
%# End write_design (08/11 19:41:00, total cpu=08:00:03, real=08:00:11, peak res=1062.70M, current mem=5152.84M)
@file(genus_top.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_top.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.07)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.07)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.08)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_top.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:41:03 pm
  Module:                 proj_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][0]/ena} constant:proj_top/0 {Case constant(0)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][1]/ena} constant:proj_top/0 {Case constant(0)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][2]/ena} constant:proj_top/0 {Case constant(0)}
  ... 38 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_top/fm_fragment[0]
hnet:proj_top/fm_fragment[10]
hnet:proj_top/fm_fragment[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_top/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      64
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        106

@file(genus_top.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_top.tcl) 134: enics_default_cost_groups
@file(genus_top.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_top.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_top': 'lp_clock_gating_min_flops' = 8
@file(genus_top.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_top': 'lp_clock_gating_style' = latch
@file(genus_top.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 19:41
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_top.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_top.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_top.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_top.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 19:41
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'kmer_buffer_nxt' in module 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'out_fragment' in module 'proj_top'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I12]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I12]_72_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[0][add_72_87_I16]_72_63
          Accepted mux data reorder optimization in module proj_fm_BUFFER_COUNT2_RAMS8_ENTRIES8_OFFSET8_DATA_BITS2_INDICE_LEN9_SIGNED_INDICE_LEN10_FRAG_LEN64 for instance(s): mux_FMbuffers[1][add_72_87_I16]_72_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 27.268s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |     27268.00 | 
------------------------------------------------------
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[16]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_kmer_buffer/kmer_buffer_reg[31]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_kmer_buffer/kmer_buffer_reg[16]', 'u_kmer_buffer/kmer_buffer_reg[17]', 
'u_kmer_buffer/kmer_buffer_reg[18]', 'u_kmer_buffer/kmer_buffer_reg[19]', 
'u_kmer_buffer/kmer_buffer_reg[20]', 'u_kmer_buffer/kmer_buffer_reg[21]', 
'u_kmer_buffer/kmer_buffer_reg[22]', 'u_kmer_buffer/kmer_buffer_reg[23]', 
'u_kmer_buffer/kmer_buffer_reg[24]', 'u_kmer_buffer/kmer_buffer_reg[25]', 
'u_kmer_buffer/kmer_buffer_reg[26]', 'u_kmer_buffer/kmer_buffer_reg[27]', 
'u_kmer_buffer/kmer_buffer_reg[28]', 'u_kmer_buffer/kmer_buffer_reg[29]', 
'u_kmer_buffer/kmer_buffer_reg[30]', 'u_kmer_buffer/kmer_buffer_reg[31]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_top' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.503s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       503.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.463s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       463.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 276, runtime: 0.153s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.011s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.007s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.033s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_40_35_I2
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_40_35_I3
          Accepted constant-data mux optimization in module proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5 for instance(s): add_40_35_I4
Completed constant-data mux optimization (accepts: 3, rejects: 1, runtime: 0.266s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.174s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.017s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 17, runtime: 0.025s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed identity transform (accepts: 0, rejects: 3, runtime: 0.030s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.009s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.037s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.011s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.015s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     276 |       153.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         2.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |        11.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         7.00 | 
| hlo_mux_consolidation     |       0 |       0 |        33.00 | 
| hlo_constant_mux_opt      |       3 |       1 |       266.00 | 
| hlo_inequality_transform  |       0 |       0 |       174.00 | 
| hlo_reconv_opt            |       0 |       0 |         4.00 | 
| hlo_restructure           |       0 |       0 |        17.00 | 
| hlo_common_select_muxopto |       0 |      17 |        25.00 | 
| hlo_identity_transform    |       0 |       3 |        30.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         9.00 | 
| hlo_mux_consolidation     |       0 |       0 |        37.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         2.00 | 
| hlo_clip_mux_input        |       3 |       0 |        11.00 | 
| hlo_clip                  |       1 |       0 |        15.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |      18 |       0 |         3.00 | 
| ume_runtime |      18 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 19
Number of non-ctl's : 1
cmo_mux_1312 
SOP DEBUG : Module= proj_sorter_INDICES_COUNT32_INDICE_LEN9_SIGNATURE_LEN32_POSITION_LEN5, Cluster= g1311, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 106
Selected impl_type 106 (Unknown) for sop cluster g1311.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
              Info: total 592 bmuxes found, 574 are converted to onehot form, and 18 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_top':
          live_trim(16) sop(1) output_trim(2) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_counter' in module 'proj_top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_extender' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_fm' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_hasher' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_sorter' in module 'proj_top' is ungrouped to improve datapath connectivity.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_counter_mux_out_index_46_32' in design 'CDN_DP_region_1_0'.
	The following set of instances are flattened ( u_counter_mux_out_index_46_32 u_counter_mux_27_38 ).

    MaxCSA: Not creating MaxCSA config for CDN_DP_region_1_0, number of outputs (1344) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
      Timing mult_unsigned_const_192...
        Done timing mult_unsigned_const_192.
      Timing mult_unsigned_const_376_377...
        Done timing mult_unsigned_const_376_377.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_unsigned_carry_409...
        Done timing add_unsigned_carry_409.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing csa_tree_412...
        Done timing csa_tree_412.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_419...
        Done timing csa_tree_419.
      Timing add_unsigned_427...
        Done timing add_unsigned_427.
      Timing csa_tree_429...
        Done timing csa_tree_429.
      Timing add_unsigned_438...
        Done timing add_unsigned_438.
      Timing csa_tree_704...
        Done timing csa_tree_704.
      Timing add_unsigned_carry_711...
        Done timing add_unsigned_carry_711.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_843_867...
        Done timing increment_unsigned_843_867.
      Timing lt_unsigned_1840_31_rtlopto_model_868...
        Done timing lt_unsigned_1840_31_rtlopto_model_868.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[29][signature]_77_41' in design 'CDN_DP_region_1_0_c1'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[29][signature]_77_41 u_sorter_mux_smallest_idx_next[29][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[30][signature]_77_41' in design 'CDN_DP_region_1_0_c1'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[30][signature]_77_41 u_sorter_mux_smallest_idx_next[30][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[31][signature]_77_41' in design 'CDN_DP_region_1_0_c1'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[31][signature]_77_41 u_sorter_mux_smallest_idx_next[31][signature]_41_39 ).

      Timing increment_unsigned_1177...
        Done timing increment_unsigned_1177.
      Timing increment_unsigned_1214...
        Done timing increment_unsigned_1214.
      Timing increment_unsigned_1216...
        Done timing increment_unsigned_1216.
      Timing increment_unsigned_1218...
        Done timing increment_unsigned_1218.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_843_1350...
        Done timing increment_unsigned_843_1350.
      Timing increment_unsigned_1177_1351...
        Done timing increment_unsigned_1177_1351.
      Timing increment_unsigned_1214_1352...
        Done timing increment_unsigned_1214_1352.
      Timing increment_unsigned_1216_1353...
        Done timing increment_unsigned_1216_1353.
      Timing increment_unsigned_1218_1354...
        Done timing increment_unsigned_1218_1354.
      Timing lt_unsigned_1840_31_rtlopto_model_1355...
        Done timing lt_unsigned_1840_31_rtlopto_model_1355.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[1][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[1][signature]_77_41 u_sorter_mux_smallest_idx_next[1][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[2][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[2][signature]_77_41 u_sorter_mux_smallest_idx_next[2][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[3][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[3][signature]_77_41 u_sorter_mux_smallest_idx_next[3][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[4][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[4][signature]_77_41 u_sorter_mux_smallest_idx_next[4][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[5][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[5][signature]_77_41 u_sorter_mux_smallest_idx_next[5][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[6][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[6][signature]_77_41 u_sorter_mux_smallest_idx_next[6][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[7][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[7][signature]_77_41 u_sorter_mux_smallest_idx_next[7][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[8][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[8][signature]_77_41 u_sorter_mux_smallest_idx_next[8][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[9][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[9][signature]_77_41 u_sorter_mux_smallest_idx_next[9][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[10][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[10][signature]_77_41 u_sorter_mux_smallest_idx_next[10][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[11][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[11][signature]_77_41 u_sorter_mux_smallest_idx_next[11][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[12][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[12][signature]_77_41 u_sorter_mux_smallest_idx_next[12][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[13][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[13][signature]_77_41 u_sorter_mux_smallest_idx_next[13][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[14][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[14][signature]_77_41 u_sorter_mux_smallest_idx_next[14][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[15][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[15][signature]_77_41 u_sorter_mux_smallest_idx_next[15][signature]_41_39 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_sorter_mux_smallest_idx_curr[16][signature]_77_41' in design 'CDN_DP_region_1_0_c2'.
	The following set of instances are flattened ( u_sorter_mux_smallest_idx_curr[16][signature]_77_41 u_sorter_mux_smallest_idx_next[16][signature]_41_39 ).

Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'DPOPT-10'.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_843_2156...
        Done timing increment_unsigned_843_2156.
      Timing lt_unsigned_1840_31_rtlopto_model_2157...
        Done timing lt_unsigned_1840_31_rtlopto_model_2157.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_843_2647...
        Done timing increment_unsigned_843_2647.
      Timing increment_unsigned_1177_2648...
        Done timing increment_unsigned_1177_2648.
      Timing increment_unsigned_1214_2649...
        Done timing increment_unsigned_1214_2649.
      Timing increment_unsigned_1216_2650...
        Done timing increment_unsigned_1216_2650.
      Timing increment_unsigned_1218_2651...
        Done timing increment_unsigned_1218_2651.
      Timing lt_unsigned_1840_31_rtlopto_model_2652...
        Done timing lt_unsigned_1840_31_rtlopto_model_2652.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_843_3132...
        Done timing increment_unsigned_843_3132.
      Timing increment_unsigned_1177_3133...
        Done timing increment_unsigned_1177_3133.
      Timing increment_unsigned_1214_3134...
        Done timing increment_unsigned_1214_3134.
      Timing increment_unsigned_1216_3135...
        Done timing increment_unsigned_1216_3135.
      Timing increment_unsigned_1218_3136...
        Done timing increment_unsigned_1218_3136.
      Timing lt_unsigned_1840_31_rtlopto_model_3137...
        Done timing lt_unsigned_1840_31_rtlopto_model_3137.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_1_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_843_3939...
        Done timing increment_unsigned_843_3939.
      Timing lt_unsigned_1840_31_rtlopto_model_3940...
        Done timing lt_unsigned_1840_31_rtlopto_model_3940.
CDN_DP_region_1_0 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_1_0_c0 in proj_top: area: 234125196732 ,dp = 68 mux = 158 sg = slow         worst_clk_period: -1.0000 
    wns: 14222  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  18715928  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in proj_top: area: 227919167280 ,dp = 94 mux = 155 sg = fast         worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  618785  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in proj_top: area: 199015014996 ,dp = 67 mux = 127 sg = very_slow    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  944261  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_1_0_c3 in proj_top: area: 229208833350 ,dp = 94 mux = 158 sg = very_fast    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  532187  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in proj_top: area: 213553068876 ,dp = 67 mux = 158 sg = very_fast    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  156299  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in proj_top: area: 213553068876 ,dp = 67 mux = 158 sg = very_fast    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  156299  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in proj_top: area: 229208833350 ,dp = 94 mux = 158 sg = very_fast    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  532187  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c5 in proj_top: area: 213553068876 ,dp = 67 mux = 158 sg = very_fast    worst_clk_period: -1.0000 
    wns: 14580  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  156299  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 199015014996.  Fastest config wns;  14580
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     234125196732       227919167280       199015014996       229208833350       213553068876       213553068876       229208833350  
##>            WNS         -1422.20           -1458.00           -1458.00           -1458.00           -1458.00           -1458.00           -1458.00  
##>            TNS         18715928             618785             944261             532187             156299             156299             532187  
##>    Num Rewrite                0                  2                  1                  2                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  5                  3                  4                  3                  3                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           234125196732 (      )    -1422.20 (        )      18715928 (        )              
##> datapath_rewrite_one_def       START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>  fast_cse_elim                 START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>                                  END           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)           0  
##>  fast_cse_elim                 START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>                                  END           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)           0  
##>                                  END           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)           0  
##> speculate_in_gdef              START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>  pre_speculate_mux_merge       START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>                                  END           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)           0  
##>                                  END           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)           0  
##> csa_opto                       START           234125196732 ( +0.00)    -1422.20 (   +0.00)      18715928 (       0)              
##>                                  END           232561965132 ( -0.67)    -1458.00 (  -35.80)       2723296 (-15992632)           0  
##>                                  END           232561965132 ( -0.67)    -1458.00 (  -35.80)       2723296 (-15992632)           0  
##>canonicalize_by_names           START           232561965132 ( +0.00)    -1458.00 (   +0.00)       2723296 (       0)              
##>                                  END           232561965132 ( +0.00)    -1458.00 (   +0.00)       2723296 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           232561965132 ( +0.00)    -1458.00 (   +0.00)       2723296 (       0)              
##> rewrite                        START           232561965132 ( +0.00)    -1458.00 (   +0.00)       2723296 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END           232171157232 ( -0.17)    -1458.00 (   +0.00)       2723765 (     469)           0  
##>                                  END           232171157232 ( -0.17)    -1458.00 (   +0.00)       2723765 (     469)           0  
##>datapath_csa_factoring_one_gde  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dpopt_share_one_def             START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>datapath_rewrite_post_share     START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dp_combine_const_mult_with_com  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>speculate_in_gdef               START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##> pre_speculate_mux_merge        START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dp_operator_level_decompositio  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>selective_flatten_dp_config     START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>createMaxCarrySave              START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##> datapath_rewrite_one_def       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>  fast_cse_elim                 START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>  fast_cse_elim                 START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##> speculate_in_gdef              START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>  pre_speculate_mux_merge       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##> csa_opto                       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>datapath_csa_factoring_one_gde  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dpopt_share_one_def             START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>datapath_rewrite_post_share     START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dp_combine_const_mult_with_com  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>speculate_in_gdef               START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##> pre_speculate_mux_merge        START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>dp_operator_level_decompositio  START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>selective_flatten_dp_config     START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>createMaxCarrySave              START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##> datapath_rewrite_one_def       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>  fast_cse_elim                 START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>  fast_cse_elim                 START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##> speculate_in_gdef              START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>  pre_speculate_mux_merge       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##> csa_opto                       START           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>                                  END           232171157232 ( +0.00)    -1458.00 (   +0.00)       2723765 (       0)           0  
##>context_based_simplify          START           232139892600 ( -0.01)    -1458.00 (   +0.00)       2723765 (       0)              
##>                                  END           213553068876 ( -8.01)    -1458.00 (   +0.00)        155525 (-2568240)           0  
##>group_csa_final_adder_dp        START           213553068876 ( +0.00)    -1458.00 (   +0.00)        155525 (       0)              
##>                                  END           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (     774)           0  
##>dpopt_flatten_critical_muxes_i  START           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)              
##>                                  END           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)           0  
##>speculate_in_gdef               START           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)              
##> pre_speculate_mux_merge        START           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)              
##>                                  END           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)           0  
##>                                  END           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)           0  
##>create_score                    START           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)              
##>                                  END           213553068876 ( +0.00)    -1458.00 (   +0.00)        156299 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_1_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_1'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		u_fm_sub_71_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 68 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 306 
MaxCSA: Successfully built Maximal CSA Expression Expr3
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr4
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c7' to a form more suitable for further optimization.
      Timing csa_tree_4204...
        Done timing csa_tree_4204.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing increment_unsigned_4209...
        Done timing increment_unsigned_4209.
      Timing csa_tree_4213...
        Done timing csa_tree_4213.
      Timing csa_tree_4220...
        Done timing csa_tree_4220.
      Timing add_signed_carry_4225...
        Done timing add_signed_carry_4225.
      Timing csa_tree_4227...
        Done timing csa_tree_4227.
      Timing csa_tree_4234...
        Done timing csa_tree_4234.
      Timing csa_tree_4241...
        Done timing csa_tree_4241.
      Timing csa_tree_4248...
        Done timing csa_tree_4248.
      Timing csa_tree_4255...
        Done timing csa_tree_4255.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_1_1_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1036' and 'SUB_TC_OP997' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1033' and 'SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1030' and 'SUB_TC_OP993' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1027' and 'SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1024' and 'SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1021' and 'SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1018' and 'SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1015' and 'SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1012' and 'SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1009' and 'SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1006' and 'SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1003' and 'SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1000' and 'SUB_TC_OP1009_Y_SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1003_Y_SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993' and 'SUB_TC_OP1006_Y_SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP1000_Y_SUB_TC_OP1009_Y_SUB_TC_OP1018_Y_SUB_TC_OP1027_Y_SUB_TC_OP1036_Y_SUB_TC_OP997' and 'SUB_TC_OP1003_Y_SUB_TC_OP1012_Y_SUB_TC_OP1021_Y_SUB_TC_OP1030_Y_SUB_TC_OP993_Y_SUB_TC_OP1006_Y_SUB_TC_OP1015_Y_SUB_TC_OP1024_Y_SUB_TC_OP1033_Y_SUB_TC_OP994' in 'CDN_DP_region_1_1_c7 in proj_top'.
      Timing increment_unsigned_4209_4735...
        Done timing increment_unsigned_4209_4735.
      Timing increment_unsigned_843_4736...
        Done timing increment_unsigned_843_4736.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_4885...
        Done timing increment_unsigned_4209_4885.
      Timing increment_unsigned_843_4886...
        Done timing increment_unsigned_843_4886.
      Timing lt_unsigned_3542_rtlopto_model_4887...
        Done timing lt_unsigned_3542_rtlopto_model_4887.
      Timing lt_unsigned_3540_rtlopto_model_4888...
        Done timing lt_unsigned_3540_rtlopto_model_4888.
      Timing lt_unsigned_3538_rtlopto_model_4889...
        Done timing lt_unsigned_3538_rtlopto_model_4889.
      Timing lt_unsigned_3536_rtlopto_model_4890...
        Done timing lt_unsigned_3536_rtlopto_model_4890.
      Timing lt_unsigned_3534_rtlopto_model_4891...
        Done timing lt_unsigned_3534_rtlopto_model_4891.
      Timing lt_unsigned_3532_rtlopto_model_4892...
        Done timing lt_unsigned_3532_rtlopto_model_4892.
      Timing lt_unsigned_3530_rtlopto_model_4893...
        Done timing lt_unsigned_3530_rtlopto_model_4893.
      Timing lt_unsigned_3528_rtlopto_model_4894...
        Done timing lt_unsigned_3528_rtlopto_model_4894.
      Timing lt_unsigned_3526_rtlopto_model_4895...
        Done timing lt_unsigned_3526_rtlopto_model_4895.
      Timing lt_unsigned_3524_rtlopto_model_4896...
        Done timing lt_unsigned_3524_rtlopto_model_4896.
      Timing lt_unsigned_3522_rtlopto_model_4897...
        Done timing lt_unsigned_3522_rtlopto_model_4897.
      Timing lt_unsigned_3520_rtlopto_model_4898...
        Done timing lt_unsigned_3520_rtlopto_model_4898.
      Timing lt_unsigned_3518_rtlopto_model_4899...
        Done timing lt_unsigned_3518_rtlopto_model_4899.
      Timing lt_unsigned_3516_rtlopto_model_4900...
        Done timing lt_unsigned_3516_rtlopto_model_4900.
      Timing lt_unsigned_3514_rtlopto_model_4901...
        Done timing lt_unsigned_3514_rtlopto_model_4901.
      Timing lt_unsigned_3512_rtlopto_model_4902...
        Done timing lt_unsigned_3512_rtlopto_model_4902.
      Timing lt_unsigned_3510_rtlopto_model_4903...
        Done timing lt_unsigned_3510_rtlopto_model_4903.
      Timing lt_unsigned_3506_rtlopto_model_4904...
        Done timing lt_unsigned_3506_rtlopto_model_4904.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_4971...
        Done timing increment_unsigned_4209_4971.
      Timing increment_unsigned_843_4972...
        Done timing increment_unsigned_843_4972.
      Timing lt_unsigned_3542_rtlopto_model_4973...
        Done timing lt_unsigned_3542_rtlopto_model_4973.
      Timing lt_unsigned_3540_rtlopto_model_4974...
        Done timing lt_unsigned_3540_rtlopto_model_4974.
      Timing lt_unsigned_3538_rtlopto_model_4975...
        Done timing lt_unsigned_3538_rtlopto_model_4975.
      Timing lt_unsigned_3536_rtlopto_model_4976...
        Done timing lt_unsigned_3536_rtlopto_model_4976.
      Timing lt_unsigned_3534_rtlopto_model_4977...
        Done timing lt_unsigned_3534_rtlopto_model_4977.
      Timing lt_unsigned_3532_rtlopto_model_4978...
        Done timing lt_unsigned_3532_rtlopto_model_4978.
      Timing lt_unsigned_3530_rtlopto_model_4979...
        Done timing lt_unsigned_3530_rtlopto_model_4979.
      Timing lt_unsigned_3528_rtlopto_model_4980...
        Done timing lt_unsigned_3528_rtlopto_model_4980.
      Timing lt_unsigned_3526_rtlopto_model_4981...
        Done timing lt_unsigned_3526_rtlopto_model_4981.
      Timing lt_unsigned_3524_rtlopto_model_4982...
        Done timing lt_unsigned_3524_rtlopto_model_4982.
      Timing lt_unsigned_3522_rtlopto_model_4983...
        Done timing lt_unsigned_3522_rtlopto_model_4983.
      Timing lt_unsigned_3520_rtlopto_model_4984...
        Done timing lt_unsigned_3520_rtlopto_model_4984.
      Timing lt_unsigned_3518_rtlopto_model_4985...
        Done timing lt_unsigned_3518_rtlopto_model_4985.
      Timing lt_unsigned_3516_rtlopto_model_4986...
        Done timing lt_unsigned_3516_rtlopto_model_4986.
      Timing lt_unsigned_3514_rtlopto_model_4987...
        Done timing lt_unsigned_3514_rtlopto_model_4987.
      Timing lt_unsigned_3512_rtlopto_model_4988...
        Done timing lt_unsigned_3512_rtlopto_model_4988.
      Timing lt_unsigned_3510_rtlopto_model_4989...
        Done timing lt_unsigned_3510_rtlopto_model_4989.
      Timing lt_unsigned_3506_rtlopto_model_4990...
        Done timing lt_unsigned_3506_rtlopto_model_4990.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_5057...
        Done timing increment_unsigned_4209_5057.
      Timing increment_unsigned_843_5058...
        Done timing increment_unsigned_843_5058.
      Timing lt_unsigned_3542_rtlopto_model_5059...
        Done timing lt_unsigned_3542_rtlopto_model_5059.
      Timing lt_unsigned_3540_rtlopto_model_5060...
        Done timing lt_unsigned_3540_rtlopto_model_5060.
      Timing lt_unsigned_3538_rtlopto_model_5061...
        Done timing lt_unsigned_3538_rtlopto_model_5061.
      Timing lt_unsigned_3536_rtlopto_model_5062...
        Done timing lt_unsigned_3536_rtlopto_model_5062.
      Timing lt_unsigned_3534_rtlopto_model_5063...
        Done timing lt_unsigned_3534_rtlopto_model_5063.
      Timing lt_unsigned_3532_rtlopto_model_5064...
        Done timing lt_unsigned_3532_rtlopto_model_5064.
      Timing lt_unsigned_3530_rtlopto_model_5065...
        Done timing lt_unsigned_3530_rtlopto_model_5065.
      Timing lt_unsigned_3528_rtlopto_model_5066...
        Done timing lt_unsigned_3528_rtlopto_model_5066.
      Timing lt_unsigned_3526_rtlopto_model_5067...
        Done timing lt_unsigned_3526_rtlopto_model_5067.
      Timing lt_unsigned_3524_rtlopto_model_5068...
        Done timing lt_unsigned_3524_rtlopto_model_5068.
      Timing lt_unsigned_3522_rtlopto_model_5069...
        Done timing lt_unsigned_3522_rtlopto_model_5069.
      Timing lt_unsigned_3520_rtlopto_model_5070...
        Done timing lt_unsigned_3520_rtlopto_model_5070.
      Timing lt_unsigned_3518_rtlopto_model_5071...
        Done timing lt_unsigned_3518_rtlopto_model_5071.
      Timing lt_unsigned_3516_rtlopto_model_5072...
        Done timing lt_unsigned_3516_rtlopto_model_5072.
      Timing lt_unsigned_3514_rtlopto_model_5073...
        Done timing lt_unsigned_3514_rtlopto_model_5073.
      Timing lt_unsigned_3512_rtlopto_model_5074...
        Done timing lt_unsigned_3512_rtlopto_model_5074.
      Timing lt_unsigned_3510_rtlopto_model_5075...
        Done timing lt_unsigned_3510_rtlopto_model_5075.
      Timing lt_unsigned_3506_rtlopto_model_5076...
        Done timing lt_unsigned_3506_rtlopto_model_5076.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_5143...
        Done timing increment_unsigned_4209_5143.
      Timing increment_unsigned_843_5144...
        Done timing increment_unsigned_843_5144.
      Timing lt_unsigned_3542_rtlopto_model_5145...
        Done timing lt_unsigned_3542_rtlopto_model_5145.
      Timing lt_unsigned_3540_rtlopto_model_5146...
        Done timing lt_unsigned_3540_rtlopto_model_5146.
      Timing lt_unsigned_3538_rtlopto_model_5147...
        Done timing lt_unsigned_3538_rtlopto_model_5147.
      Timing lt_unsigned_3536_rtlopto_model_5148...
        Done timing lt_unsigned_3536_rtlopto_model_5148.
      Timing lt_unsigned_3534_rtlopto_model_5149...
        Done timing lt_unsigned_3534_rtlopto_model_5149.
      Timing lt_unsigned_3532_rtlopto_model_5150...
        Done timing lt_unsigned_3532_rtlopto_model_5150.
      Timing lt_unsigned_3530_rtlopto_model_5151...
        Done timing lt_unsigned_3530_rtlopto_model_5151.
      Timing lt_unsigned_3528_rtlopto_model_5152...
        Done timing lt_unsigned_3528_rtlopto_model_5152.
      Timing lt_unsigned_3526_rtlopto_model_5153...
        Done timing lt_unsigned_3526_rtlopto_model_5153.
      Timing lt_unsigned_3524_rtlopto_model_5154...
        Done timing lt_unsigned_3524_rtlopto_model_5154.
      Timing lt_unsigned_3522_rtlopto_model_5155...
        Done timing lt_unsigned_3522_rtlopto_model_5155.
      Timing lt_unsigned_3520_rtlopto_model_5156...
        Done timing lt_unsigned_3520_rtlopto_model_5156.
      Timing lt_unsigned_3518_rtlopto_model_5157...
        Done timing lt_unsigned_3518_rtlopto_model_5157.
      Timing lt_unsigned_3516_rtlopto_model_5158...
        Done timing lt_unsigned_3516_rtlopto_model_5158.
      Timing lt_unsigned_3514_rtlopto_model_5159...
        Done timing lt_unsigned_3514_rtlopto_model_5159.
      Timing lt_unsigned_3512_rtlopto_model_5160...
        Done timing lt_unsigned_3512_rtlopto_model_5160.
      Timing lt_unsigned_3510_rtlopto_model_5161...
        Done timing lt_unsigned_3510_rtlopto_model_5161.
      Timing lt_unsigned_3506_rtlopto_model_5162...
        Done timing lt_unsigned_3506_rtlopto_model_5162.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_5229...
        Done timing increment_unsigned_4209_5229.
      Timing increment_unsigned_843_5230...
        Done timing increment_unsigned_843_5230.
      Timing lt_unsigned_3542_rtlopto_model_5231...
        Done timing lt_unsigned_3542_rtlopto_model_5231.
      Timing lt_unsigned_3540_rtlopto_model_5232...
        Done timing lt_unsigned_3540_rtlopto_model_5232.
      Timing lt_unsigned_3538_rtlopto_model_5233...
        Done timing lt_unsigned_3538_rtlopto_model_5233.
      Timing lt_unsigned_3536_rtlopto_model_5234...
        Done timing lt_unsigned_3536_rtlopto_model_5234.
      Timing lt_unsigned_3534_rtlopto_model_5235...
        Done timing lt_unsigned_3534_rtlopto_model_5235.
      Timing lt_unsigned_3532_rtlopto_model_5236...
        Done timing lt_unsigned_3532_rtlopto_model_5236.
      Timing lt_unsigned_3530_rtlopto_model_5237...
        Done timing lt_unsigned_3530_rtlopto_model_5237.
      Timing lt_unsigned_3528_rtlopto_model_5238...
        Done timing lt_unsigned_3528_rtlopto_model_5238.
      Timing lt_unsigned_3526_rtlopto_model_5239...
        Done timing lt_unsigned_3526_rtlopto_model_5239.
      Timing lt_unsigned_3524_rtlopto_model_5240...
        Done timing lt_unsigned_3524_rtlopto_model_5240.
      Timing lt_unsigned_3522_rtlopto_model_5241...
        Done timing lt_unsigned_3522_rtlopto_model_5241.
      Timing lt_unsigned_3520_rtlopto_model_5242...
        Done timing lt_unsigned_3520_rtlopto_model_5242.
      Timing lt_unsigned_3518_rtlopto_model_5243...
        Done timing lt_unsigned_3518_rtlopto_model_5243.
      Timing lt_unsigned_3516_rtlopto_model_5244...
        Done timing lt_unsigned_3516_rtlopto_model_5244.
      Timing lt_unsigned_3514_rtlopto_model_5245...
        Done timing lt_unsigned_3514_rtlopto_model_5245.
      Timing lt_unsigned_3512_rtlopto_model_5246...
        Done timing lt_unsigned_3512_rtlopto_model_5246.
      Timing lt_unsigned_3510_rtlopto_model_5247...
        Done timing lt_unsigned_3510_rtlopto_model_5247.
      Timing lt_unsigned_3506_rtlopto_model_5248...
        Done timing lt_unsigned_3506_rtlopto_model_5248.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_1_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_4209_5315...
        Done timing increment_unsigned_4209_5315.
      Timing increment_unsigned_843_5316...
        Done timing increment_unsigned_843_5316.
      Timing lt_unsigned_3542_rtlopto_model_5317...
        Done timing lt_unsigned_3542_rtlopto_model_5317.
      Timing lt_unsigned_3540_rtlopto_model_5318...
        Done timing lt_unsigned_3540_rtlopto_model_5318.
      Timing lt_unsigned_3538_rtlopto_model_5319...
        Done timing lt_unsigned_3538_rtlopto_model_5319.
      Timing lt_unsigned_3536_rtlopto_model_5320...
        Done timing lt_unsigned_3536_rtlopto_model_5320.
      Timing lt_unsigned_3534_rtlopto_model_5321...
        Done timing lt_unsigned_3534_rtlopto_model_5321.
      Timing lt_unsigned_3532_rtlopto_model_5322...
        Done timing lt_unsigned_3532_rtlopto_model_5322.
      Timing lt_unsigned_3530_rtlopto_model_5323...
        Done timing lt_unsigned_3530_rtlopto_model_5323.
      Timing lt_unsigned_3528_rtlopto_model_5324...
        Done timing lt_unsigned_3528_rtlopto_model_5324.
      Timing lt_unsigned_3526_rtlopto_model_5325...
        Done timing lt_unsigned_3526_rtlopto_model_5325.
      Timing lt_unsigned_3524_rtlopto_model_5326...
        Done timing lt_unsigned_3524_rtlopto_model_5326.
      Timing lt_unsigned_3522_rtlopto_model_5327...
        Done timing lt_unsigned_3522_rtlopto_model_5327.
      Timing lt_unsigned_3520_rtlopto_model_5328...
        Done timing lt_unsigned_3520_rtlopto_model_5328.
      Timing lt_unsigned_3518_rtlopto_model_5329...
        Done timing lt_unsigned_3518_rtlopto_model_5329.
      Timing lt_unsigned_3516_rtlopto_model_5330...
        Done timing lt_unsigned_3516_rtlopto_model_5330.
      Timing lt_unsigned_3514_rtlopto_model_5331...
        Done timing lt_unsigned_3514_rtlopto_model_5331.
      Timing lt_unsigned_3512_rtlopto_model_5332...
        Done timing lt_unsigned_3512_rtlopto_model_5332.
      Timing lt_unsigned_3510_rtlopto_model_5333...
        Done timing lt_unsigned_3510_rtlopto_model_5333.
      Timing lt_unsigned_3506_rtlopto_model_5334...
        Done timing lt_unsigned_3506_rtlopto_model_5334.
CDN_DP_region_1_1 level = 0 loads = 1 drivers = 0
CDN_DP_region_1_1_c0 in proj_top: area: 32687172756 ,dp = 32 mux = 425 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_1_c1 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c2 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c3 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c4 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c5 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c6 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c7 in proj_top: area: 30944169522 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_1_c6 in proj_top: area: 30873824100 ,dp = 30 mux = 424 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30873824100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      32687172756        30873824100        30873824100        30873824100        30873824100        30873824100        30873824100        30944169522  
##>            WNS         +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40           +6963.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                 41  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                 37  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            32687172756 (      )    107381145.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START            32687172756 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            32687172756 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32671540440 ( -0.05)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            32671540440 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END            32538665754 ( -0.41)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##>                                  END            32538665754 ( -0.45)    107381145.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)              
##>                                  END            32538665754 ( +0.00)    107381145.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            32538665754 ( +0.00)    214748364.70 (+107367218.90)             0 (       0)              
##>                                  END            32437055700 ( -0.31)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32437055700 ( -0.77)    214748364.70 (+107367218.90)             0 (       0)           0  
##>canonicalize_by_names           START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            32437055700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( -0.99)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            32116593222 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            32054063958 ( -0.19)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( -3.68)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30873824100 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30873824100 ( +0.00)     6963.40 (-214741401.30)             0 (       0)              
##>                                  END            30873824100 ( +0.00)     6963.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 308 
MaxCSA: Successfully built Maximal CSA Expression Expr5
      Timing lt_unsigned_3506_rtlopto_model_5557...
        Done timing lt_unsigned_3506_rtlopto_model_5557.
      Timing lt_unsigned_3506_rtlopto_model_5559...
        Done timing lt_unsigned_3506_rtlopto_model_5559.
      Timing lt_unsigned_3506_rtlopto_model_5561...
        Done timing lt_unsigned_3506_rtlopto_model_5561.
      Timing lt_unsigned_3506_rtlopto_model_5563...
        Done timing lt_unsigned_3506_rtlopto_model_5563.
      Timing lt_unsigned_3506_rtlopto_model_5565...
        Done timing lt_unsigned_3506_rtlopto_model_5565.
      Timing lt_unsigned_3506_rtlopto_model_5567...
        Done timing lt_unsigned_3506_rtlopto_model_5567.
CDN_DP_region_1_2 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_1_1 
CDN_DP_region_1_2_c0 in proj_top: area: 1062997488 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_2_c1 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c2 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c3 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c4 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c5 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c6 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c7 in proj_top: area: 1766451708 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_2_c6 in proj_top: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 812880432.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_2_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1062997488          812880432          812880432          812880432          812880432          812880432          812880432         1766451708  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_2_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1062997488 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 (-23.53)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_2_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_2_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_3'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 6 
MaxCSA: Successfully built Maximal CSA Expression Expr6
      Timing increment_unsigned_5573...
        Done timing increment_unsigned_5573.
      Timing increment_unsigned_5575_5579...
        Done timing increment_unsigned_5575_5579.
      Timing increment_unsigned_5575_5586...
        Done timing increment_unsigned_5575_5586.
      Timing increment_unsigned_5575_5593...
        Done timing increment_unsigned_5575_5593.
      Timing increment_unsigned_5575_5600...
        Done timing increment_unsigned_5575_5600.
      Timing increment_unsigned_5575_5607...
        Done timing increment_unsigned_5575_5607.
      Timing increment_unsigned_5575_5614...
        Done timing increment_unsigned_5575_5614.
      Timing increment_unsigned_5575_5621...
        Done timing increment_unsigned_5575_5621.
CDN_DP_region_1_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_3_c0 in proj_top: area: 789431958 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_3_c1 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c2 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c3 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c4 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c5 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c6 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c7 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_3_c7 in proj_top: area: 765983484 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 765983484.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        789431958          765983484          765983484          765983484          765983484          765983484          765983484          765983484  
##>            WNS         +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70           +4796.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_3_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              789431958 (      )     4796.70 (        )             0 (        )              
##> rewrite                        START              859777380 ( +8.91)     4783.80 (  -12.90)             0 (       0)              (a,ar) Expr6_from --> Expr6_to
##>                                  END             1016100540 (+18.18)     4783.80 (   +0.00)             0 (       0)           0  
##>                                  END              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              789431958 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +1.98)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +1.98)     4796.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>                                  END              805064274 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              773799642 ( -3.88)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( -1.01)     4796.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)              
##>                                  END              765983484 ( +0.00)     4796.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr7
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_5629...
        Done timing increment_unsigned_5629.
      Timing increment_unsigned_5629_5633...
        Done timing increment_unsigned_5629_5633.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_5629_5640...
        Done timing increment_unsigned_5629_5640.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_5629_5647...
        Done timing increment_unsigned_5629_5647.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_5629_5654...
        Done timing increment_unsigned_5629_5654.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_5629_5661...
        Done timing increment_unsigned_5629_5661.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_5629_5668...
        Done timing increment_unsigned_5629_5668.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-40'.
      Timing increment_unsigned_5629_5675...
        Done timing increment_unsigned_5629_5675.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS         +8729.10           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40           +8745.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )     8729.10 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)     8654.40 (  -74.70)             0 (       0)              (a,ar) Expr7_from --> Expr7_to
##>                                  END              656557272 (+47.37)     8654.40 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)     8729.10 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)     8731.20 (   +2.10)             0 (       0)           0  
##>                                  END              234484740 (-28.57)     8731.20 (   +2.10)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)     8731.20 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)     8745.40 (  +14.20)             0 (       0)           0  
##>                                  END              211036266 (-35.71)     8745.40 (  +16.30)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)     8745.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     8745.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_top'.
      Removing temporary intermediate hierarchies under proj_top
Number of big hc bmuxes after = 19
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I3]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I5]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I7]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I9]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I11]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[0][raddr]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I3]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I5]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I7]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I9]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I11]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_top for instance(s): u_fm_mux_FMbuffers[1][raddr]_72_63
Completed mux data reorder optimization (accepts: 16, rejects: 0, runtime: 14.614s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         2.00 | 
| hlo_mux_reorder     |      16 |       0 |     14614.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_top'.
              Optimizing muxes in design 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
              Post blast muxes in design 'proj_top'.
              Post blast muxes in design 'proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.463s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |      1463.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |    6 |Bitwidth mismatch in assignment.                                                                                                                                                                           |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool.   |
|             |        |      | For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit   |
|             |        |      | assignment.                                                                                                                                                                                               |
| CDFG-464    |Warning |    1 |Connected signal is wider than module port.                                                                                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                      |
| CDFG-479    |Info    |   16 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-500    |Info    |    2 |Unused module input port.                                                                                                                                                                                  |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                         |
| CDFG-738    |Info    | 1890 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    | 1890 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-893    |Info    |   33 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-615  |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                           |
|             |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                           |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                           |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                  |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                           |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                     |
| CDFG2G-622  |Warning |   64 |Signal or variable has multiple drivers.                                                                                                                                                                   |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                      |
|             |        |      |Some tools may not accept this HDL.                                                                                                                                                                        |
| CWD-21      |Info    |    4 |Skipping an invalid binding for a subprogram call.                                                                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    5 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    5 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |   36 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-2      |Info    |    6 |Elaborating Subdesign.                                                                                                                                                                                     |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                                                                                               |
| ELABUTL-125 |Warning |   17 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                                                |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                                                                                                                               |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                                                                          |
| ELABUTL-130 |Info    |   16 |Undriven signal detected.                                                                                                                                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                                               |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                 |
| GB-6        |Info    |   32 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-12      |Info    |   16 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                             |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted      |
|             |        |      | sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                                                             |
| GLO-32      |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                                                                                             |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the    |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                          |
| GLO-34      |Info    |   51 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| GLO-51      |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                                                                             |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also        |
|             |        |      | prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                    |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| MESG-6      |Warning |   20 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                                                |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may  |
|             |        |      | dramatically increase the size of the log file.                                                                                                                                                           |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                     |
| RTLOPT-40   |Info    |   21 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_4209_5315'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_counter_add_27_67' of datapath component 'increment_unsigned_843_3132'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_extender_add_49_77' of datapath component 'increment_unsigned_5575_5579'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_sorter_add_40_35_I5' of datapath component 'increment_unsigned_1177_3133'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_sorter_add_40_35_I6' of datapath component 'increment_unsigned_1214_3134'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_u_sorter_add_40_35_I7' of datapath component 'increment_unsigned_1216_3135'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_extender_sub_72_43' of datapath component 'sub_unsigned_rtlopto_model_8'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I1' of datapath component 'lt_unsigned_3542_rtlopto_model_5317'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I2' of datapath component 'lt_unsigned_3540_rtlopto_model_5318'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I3' of datapath component 'lt_unsigned_3538_rtlopto_model_5319'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I4' of datapath component 'lt_unsigned_3536_rtlopto_model_5320'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I5' of datapath component 'lt_unsigned_3534_rtlopto_model_5321'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I6' of datapath component 'lt_unsigned_3532_rtlopto_model_5322'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I7' of datapath component 'lt_unsigned_3530_rtlopto_model_5323'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I8' of datapath component 'lt_unsigned_3528_rtlopto_model_5324'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I9' of datapath component 'lt_unsigned_3526_rtlopto_model_5325'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I10' of datapath component 'lt_unsigned_3524_rtlopto_model_5326'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I11' of datapath component 'lt_unsigned_3522_rtlopto_model_5327'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I12' of datapath component 'lt_unsigned_3520_rtlopto_model_5328'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_fm_lt_71_44_I13' of datapath component 'lt_unsigned_3518_rtlopto_model_5329'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g27264/z | g33179/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g27265/z | g32115/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g27281/z | g32116/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31525/z | g32067/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31526/z | g32068/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31527/z | g32069/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31528/z | g32070/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31529/z | g32071/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31530/z | g32072/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31531/z | g32073/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31532/z | g32074/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31533/z | g32075/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31534/z | g32076/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31535/z | g32077/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31536/z | g32078/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31537/z | g32079/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31538/z | g32080/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31539/z | g32081/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31540/z | g32082/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31541/z | g32083/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31542/z | g32084/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31543/z | g32085/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31544/z | g32086/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31545/z | g32087/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31546/z | g32088/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31547/z | g32089/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31548/z | g32090/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31549/z | g32091/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31550/z | g32092/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g31551/z | g32093/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: g31431/z | g32094/z | !proj_top/rst_n, exception(s) are : proj_top/rst_n:/designs/proj_top/timing/exceptions/path_delays/proj.sdc_line_18
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   2       18
        256 to 1023               1       289
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        307		  8%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             64		  2%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      1271		 34%
  Register bank width too small         2055		 56%
Total flip-flops                        3697		100%
Total CG Modules                        3
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 6 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) mult_unsigned_const_192...
          Done structuring (delay-based) mult_unsigned_const_192
        Mapping component mult_unsigned_const_192...
        Rebalancing component 'const_u_hasher_mul_29_12'...
          Structuring (delay-based) mult_unsigned_const_376_377...
          Done structuring (delay-based) mult_unsigned_const_376_377
        Mapping component mult_unsigned_const_376_377...
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356
        Mapping component WALLACE_CSA_DUMMY_OP_group_1356...
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4004...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4010...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4015...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4020...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Structuring (delay-based) cb_part_4811...
          Done structuring (delay-based) cb_part_4811
        Mapping component cb_part_4811...
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) cb_seq_4809...
          Done structuring (delay-based) cb_seq_4809
        Mapping component cb_seq_4809...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                 Message Text                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |   69 |A datapath component has been ungrouped.                                                                       |
| POPT-12 |Info    |    1 |Could not find any user created clock-gating module.                                                           |
|         |        |      |Looking for Integrated clock-gating cell in library.                                                           |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered due to the presence of timing exceptions.                   |
|         |        |      |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute. |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                                |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                                         |
|         |        |      |The requested number of cpus are not available on machine.                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  u_fm_waddr_reg[7]/clk                                               
  u_fm_waddr_reg[7]/q   (u)  unmapped_d_flop        44 26.6           
cb_seqi/g31012_in_0 
cb_parti35064/cb_seqi_g31012_in_0 
  g59176/in_3                                                         
  g59176/z              (u)  unmapped_nand4          1  3.7           
  g60634/in_1                                                         
  g60634/z              (u)  unmapped_complex5      10 37.0           
  g53188/in_1                                                         
  g53188/z              (u)  unmapped_complex2       6 21.9           
cb_parti35064/RC_CG_HIER_INST1_enable 
g35065/in_0                                                           
g35065/z                (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_33_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6356ps.
 
Cost Group 'reg2reg' target slack:  -920 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[1][signature][31]/d)

                         Pin                                     Type          Fanout Load Arrival   
                                                                                      (fF)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                            <<<  launch                               0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[10]/clk                                                                          
    kmer_buffer_reg[10]/q                              (u)  unmapped_d_flop        19 72.2           
  cb_seqi/out_kmer[5][0] 
u_kmer_buffer/out_kmer[5][0] 
const_u_hasher_mul_27_13/A[10] 
  g2974/in_1                                                                                         
  g2974/z                                              (u)  unmapped_complex2       4 15.2           
  g2976/in_0                                                                                         
  g2976/z                                              (u)  unmapped_nand2          4 14.8           
  g2899/in_0                                                                                         
  g2899/z                                              (u)  unmapped_complex2       1  3.7           
  g2900/in_1                                                                                         
  g2900/z                                              (u)  unmapped_nand2          4 15.2           
  g2590/in_1                                                                                         
  g2590/z                                              (u)  unmapped_complex2       1  3.7           
  g2591/in_1                                                                                         
  g2591/z                                              (u)  unmapped_nand2          2  7.6           
  g2411/in_0                                                                                         
  g2411/z                                              (u)  unmapped_complex2       1  3.8           
  g2412/in_1                                                                                         
  g2412/z                                              (u)  unmapped_nand2          4 14.8           
  g1759/in_1                                                                                         
  g1759/z                                              (u)  unmapped_or2            1  3.7           
  g2275/in_0                                                                                         
  g2275/z                                              (u)  unmapped_nand2          1  3.8           
  g2277/in_0                                                                                         
  g2277/z                                              (u)  unmapped_nand2          2  7.4           
  g2188/in_0                                                                                         
  g2188/z                                              (u)  unmapped_or2            3 11.1           
  g2143/in_1                                                                                         
  g2143/z                                              (u)  unmapped_nand2          2  7.6           
  g2104/in_1                                                                                         
  g2104/z                                              (u)  unmapped_or2            2  7.6           
  g2076/in_0                                                                                         
  g2076/z                                              (u)  unmapped_complex2       1  3.8           
  g2054/in_3                                                                                         
  g2054/z                                              (u)  unmapped_nand4          1  3.7           
  g2053/in_0                                                                                         
  g2053/z                                              (u)  unmapped_complex2       6 22.2           
  g2037/in_1                                                                                         
  g2037/z                                              (u)  unmapped_complex2       1  3.8           
  g2034/in_1                                                                                         
  g2034/z                                              (u)  unmapped_complex2       3 11.1           
  g2003/in_0                                                                                         
  g2003/z                                              (u)  unmapped_nand2          1  3.8           
  g2004/in_1                                                                                         
  g2004/z                                              (u)  unmapped_nand2          2  7.4           
  g1994/in_0                                                                                         
  g1994/z                                              (u)  unmapped_or2            1  3.7           
  g1995/in_1                                                                                         
  g1995/z                                              (u)  unmapped_nand2         29 22.8           
const_u_hasher_mul_27_13/Z[19] 
const_u_hasher_mul_29_12/A[2] 
  g4966/in_0                                                                                         
  g4966/z                                              (u)  unmapped_complex2       1  3.8           
  g4967/in_1                                                                                         
  g4967/z                                              (u)  unmapped_nand2          8 29.6           
  g4705/in_0                                                                                         
  g4705/z                                              (u)  unmapped_complex2       1  3.7           
  g4706/in_1                                                                                         
  g4706/z                                              (u)  unmapped_nand2          4 15.2           
  g2622/in_0                                                                                         
  g2622/z                                              (u)  unmapped_or2            1  3.8           
  g4414/in_0                                                                                         
  g4414/z                                              (u)  unmapped_nand2          1  3.7           
  g4416/in_0                                                                                         
  g4416/z                                              (u)  unmapped_nand2          3 11.4           
  g4310/in_1                                                                                         
  g4310/z                                              (u)  unmapped_complex2       1  3.7           
  g4311/in_1                                                                                         
  g4311/z                                              (u)  unmapped_nand2          3 11.4           
  g4110/in_1                                                                                         
  g4110/z                                              (u)  unmapped_complex2       1  3.7           
  g4111/in_1                                                                                         
  g4111/z                                              (u)  unmapped_nand2          2  7.6           
  g3955/in_0                                                                                         
  g3955/z                                              (u)  unmapped_complex2       1  3.8           
  g3956/in_1                                                                                         
  g3956/z                                              (u)  unmapped_nand2          2  7.4           
  g3827/in_1                                                                                         
  g3827/z                                              (u)  unmapped_or2            3 11.1           
  g3637/in_1                                                                                         
  g3637/z                                              (u)  unmapped_nand2          2  7.6           
  g3636/in_1                                                                                         
  g3636/z                                              (u)  unmapped_or2            2  7.6           
  g3551/in_0                                                                                         
  g3551/z                                              (u)  unmapped_complex2       1  3.8           
  g3433/in_1                                                                                         
  g3433/z                                              (u)  unmapped_nand4          1  3.7           
  g3390/in_0                                                                                         
  g3390/z                                              (u)  unmapped_complex2       8 29.6           
  g3337/in_1                                                                                         
  g3337/z                                              (u)  unmapped_complex2       2  7.6           
  g3340/in_1                                                                                         
  g3340/z                                              (u)  unmapped_complex2       3 11.1           
  g3312/in_0                                                                                         
  g3312/z                                              (u)  unmapped_or2            1  3.7           
  g3313/in_1                                                                                         
  g3313/z                                              (u)  unmapped_nand2          1  3.8           
const_u_hasher_mul_29_12/Z[20] 
cb_parti/const_u_hasher_mul_29_12_Z[9] 
  u_hasher_g44/in_0                                                                                  
  u_hasher_g44/z                                       (u)  unmapped_not           99 37.0           
cb_parti/WALLACE_CSA_DUMMY_OP_groupi_in_0[0] 
WALLACE_CSA_DUMMY_OP_groupi/in_0[1] 
  g1218/in_0                                                                                         
  g1218/z                                              (u)  unmapped_complex2       1  3.7           
  g1219/in_1                                                                                         
  g1219/z                                              (u)  unmapped_nand2          2  7.6           
  g1165/in_1                                                                                         
  g1165/z                                              (u)  unmapped_or2            2  7.6           
  g1096/in_1                                                                                         
  g1096/z                                              (u)  unmapped_complex2       1  3.7           
  g1055/in_0                                                                                         
  g1055/z                                              (u)  unmapped_nand2          4 15.2           
  g1050/in_0                                                                                         
  g1050/z                                              (u)  unmapped_complex2       2  7.4           
  g1318/in_0                                                                                         
  g1318/z                                              (u)  unmapped_or2            1  3.7           
  g1033/in_0                                                                                         
  g1033/z                                              (u)  unmapped_nand4          5 19.0           
  g1011/in_0                                                                                         
  g1011/z                                              (u)  unmapped_complex2       3 11.1           
  g1317/in_0                                                                                         
  g1317/z                                              (u)  unmapped_or2            1  3.7           
  g967/in_1                                                                                          
  g967/z                                               (u)  unmapped_complex2      10 38.0           
  g935/in_0                                                                                          
  g935/z                                               (u)  unmapped_complex2       1  3.7           
  g936/in_1                                                                                          
  g936/z                                               (u)  unmapped_complex2       1  3.8           
  g904/in_0                                                                                          
  g904/z                                               (u)  unmapped_nand2          1  3.7           
  g905/in_1                                                                                          
  g905/z                                               (u)  unmapped_nand2          2  7.6           
  g868/in_0                                                                                          
  g868/z                                               (u)  unmapped_or2            1  3.8           
  g869/in_1                                                                                          
  g869/z                                               (u)  unmapped_nand2         96 37.0           
WALLACE_CSA_DUMMY_OP_groupi/out_0[19] 
u_sorter_lt_39_68_I3/A[19] 
  g699/in_0                                                                                          
  g699/z                                               (u)  unmapped_complex2       2  7.4           
  g679/in_1                                                                                          
  g679/z                                               (u)  unmapped_nand2          2  7.6           
  g626/in_0                                                                                          
  g626/z                                               (u)  unmapped_complex2       1  3.8           
  g616/in_1                                                                                          
  g616/z                                               (u)  unmapped_complex2       1  3.7           
  g613/in_1                                                                                          
  g613/z                                               (u)  unmapped_complex2       1  3.8           
  g611/in_0                                                                                          
  g611/z                                               (u)  unmapped_complex2       1  3.7           
  g606/in_1                                                                                          
  g606/z                                               (u)  unmapped_complex2       1  3.8           
  g604/in_1                                                                                          
  g604/z                                               (u)  unmapped_complex2       1  3.7           
  g719/in_0                                                                                          
  g719/z                                               (u)  unmapped_complex2       6 22.8           
u_sorter_lt_39_68_I3/Z 
cb_parti35064/u_sorter_lt_39_68_I3_Z 
  u_sorter_g71/in_0                                                                                  
  u_sorter_g71/z                                       (u)  unmapped_nand2          4 14.8           
  u_sorter_g81/in_1                                                                                  
  u_sorter_g81/z                                       (u)  unmapped_nand2          2  7.6           
  g54092/in_1                                                                                        
  g54092/z                                             (u)  unmapped_or2            1  3.8           
  g54093/in_1                                                                                        
  g54093/z                                             (u)  unmapped_nand2          4 14.8           
  g51519/in_0                                                                                        
  g51519/z                                             (u)  unmapped_complex2       1  3.7           
  g51520/in_1                                                                                        
  g51520/z                                             (u)  unmapped_nand2          4 15.2           
  g33862/in_0                                                                                        
  g33862/z                                             (u)  unmapped_nand2          3 11.1           
  g50763/in_1                                                                                        
  g50763/z                                             (u)  unmapped_complex2       3 11.1           
  g50608/in_1                                                                                        
  g50608/z                                             (u)  unmapped_complex2       3 11.1           
  g50453/in_1                                                                                        
  g50453/z                                             (u)  unmapped_complex2       1  3.8           
  g50454/in_1                                                                                        
  g50454/z                                             (u)  unmapped_nand2          4 14.8           
  g50403/in_1                                                                                        
  g50403/z                                             (u)  unmapped_or2            1  3.7           
  g50404/in_1                                                                                        
  g50404/z                                             (u)  unmapped_nand2          4 15.2           
  g50350/in_1                                                                                        
  g50350/z                                             (u)  unmapped_or2            1  3.8           
  g50351/in_1                                                                                        
  g50351/z                                             (u)  unmapped_nand2          4 14.8           
  g50245/in_1                                                                                        
  g50245/z                                             (u)  unmapped_or2            1  3.7           
  g50246/in_1                                                                                        
  g50246/z                                             (u)  unmapped_nand2          4 15.2           
  g50137/in_1                                                                                        
  g50137/z                                             (u)  unmapped_or2            1  3.8           
  g50138/in_1                                                                                        
  g50138/z                                             (u)  unmapped_nand2          4 14.8           
  g50084/in_1                                                                                        
  g50084/z                                             (u)  unmapped_or2            1  3.7           
  g50085/in_1                                                                                        
  g50085/z                                             (u)  unmapped_nand2          4 15.2           
  g49967/in_1                                                                                        
  g49967/z                                             (u)  unmapped_or2            1  3.8           
  g49968/in_1                                                                                        
  g49968/z                                             (u)  unmapped_nand2          4 14.8           
  g49913/in_1                                                                                        
  g49913/z                                             (u)  unmapped_or2            1  3.7           
  g49914/in_1                                                                                        
  g49914/z                                             (u)  unmapped_nand2          4 15.2           
  g49763/in_1                                                                                        
  g49763/z                                             (u)  unmapped_or2            1  3.8           
  g49764/in_1                                                                                        
  g49764/z                                             (u)  unmapped_nand2          4 14.8           
  g49481/in_1                                                                                        
  g49481/z                                             (u)  unmapped_or2            1  3.7           
  g49482/in_1                                                                                        
  g49482/z                                             (u)  unmapped_nand2          4 15.2           
  g49448/in_1                                                                                        
  g49448/z                                             (u)  unmapped_or2            1  3.8           
  g49449/in_1                                                                                        
  g49449/z                                             (u)  unmapped_nand2          4 14.8           
  g49285/in_1                                                                                        
  g49285/z                                             (u)  unmapped_or2            1  3.7           
  g49286/in_1                                                                                        
  g49286/z                                             (u)  unmapped_nand2          4 15.2           
  g49131/in_1                                                                                        
  g49131/z                                             (u)  unmapped_or2            1  3.8           
  g49132/in_1                                                                                        
  g49132/z                                             (u)  unmapped_nand2          4 14.8           
  g48947/in_1                                                                                        
  g48947/z                                             (u)  unmapped_or2            1  3.7           
  g48948/in_1                                                                                        
  g48948/z                                             (u)  unmapped_nand2          4 15.2           
  g48751/in_1                                                                                        
  g48751/z                                             (u)  unmapped_or2            1  3.8           
  g48752/in_1                                                                                        
  g48752/z                                             (u)  unmapped_nand2          4 14.8           
  g48730/in_1                                                                                        
  g48730/z                                             (u)  unmapped_or2            1  3.7           
  g48731/in_1                                                                                        
  g48731/z                                             (u)  unmapped_nand2          4 15.2           
  g48524/in_1                                                                                        
  g48524/z                                             (u)  unmapped_or2            1  3.8           
  g48525/in_1                                                                                        
  g48525/z                                             (u)  unmapped_nand2          4 14.8           
  g48327/in_1                                                                                        
  g48327/z                                             (u)  unmapped_or2            1  3.7           
  g48328/in_1                                                                                        
  g48328/z                                             (u)  unmapped_nand2          4 15.2           
  g48307/in_1                                                                                        
  g48307/z                                             (u)  unmapped_or2            1  3.8           
  g48308/in_1                                                                                        
  g48308/z                                             (u)  unmapped_nand2          4 14.8           
  g48144/in_1                                                                                        
  g48144/z                                             (u)  unmapped_or2            1  3.7           
  g48145/in_1                                                                                        
  g48145/z                                             (u)  unmapped_nand2          4 15.2           
  g48015/in_1                                                                                        
  g48015/z                                             (u)  unmapped_or2            1  3.8           
  g48016/in_1                                                                                        
  g48016/z                                             (u)  unmapped_nand2          4 14.8           
  g47814/in_1                                                                                        
  g47814/z                                             (u)  unmapped_or2            1  3.7           
  g47815/in_1                                                                                        
  g47815/z                                             (u)  unmapped_nand2          4 15.2           
  g47712/in_1                                                                                        
  g47712/z                                             (u)  unmapped_or2            1  3.8           
  g47713/in_1                                                                                        
  g47713/z                                             (u)  unmapped_nand2          4 14.8           
  g47579/in_1                                                                                        
  g47579/z                                             (u)  unmapped_or2            1  3.7           
  g47580/in_1                                                                                        
  g47580/z                                             (u)  unmapped_nand2          4 15.2           
  g47310/in_1                                                                                        
  g47310/z                                             (u)  unmapped_or2            1  3.8           
  g47311/in_1                                                                                        
  g47311/z                                             (u)  unmapped_nand2          4 14.8           
  g47178/in_1                                                                                        
  g47178/z                                             (u)  unmapped_or2            1  3.7           
  g47179/in_1                                                                                        
  g47179/z                                             (u)  unmapped_nand2          4 15.2           
  g47028/in_1                                                                                        
  g47028/z                                             (u)  unmapped_or2            1  3.8           
  g47029/in_1                                                                                        
  g47029/z                                             (u)  unmapped_nand2          3 11.1           
  g60646/in_1                                                                                        
  g60646/z                                             (u)  unmapped_or2            3 11.1           
  g46802/in_1                                                                                        
  g46802/z                                             (u)  unmapped_complex2       1  3.8           
  g46803/in_1                                                                                        
  g46803/z                                             (u)  unmapped_nand2          4 14.8           
  g46672/in_0                                                                                        
  g46672/z                                             (u)  unmapped_or2            5 18.5           
  g46607/in_0                                                                                        
  g46607/z                                             (u)  unmapped_or2            3 11.1           
  g46162/in_1                                                                                        
  g46162/z                                             (u)  unmapped_or2            2  7.4           
  g42840/in_1                                                                                        
  g42840/z                                             (u)  unmapped_complex3      82 37.0           
  g42688/in_0                                                                                        
  g42688/z                                             (u)  unmapped_complex2       1  3.7           
  g42689/in_1                                                                                        
  g42689/z                                             (u)  unmapped_nand2          1  3.8           
cb_parti35064/cb_seqi_u_sorter_mux_smallest_idx_curr[1][signature]_77_41_g1_z 
cb_seqi/u_sorter_mux_smallest_idx_curr[1][signature]_77_41_g1_z 
  g35065/data0                                                                                       
  g35065/z                                             (u)  unmapped_bmux3          1  3.8           
  u_sorter_smallest_idx_curr_reg[1][signature][31]/d   <<<  unmapped_d_flop                          
  u_sorter_smallest_idx_curr_reg[1][signature][31]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                                 capture                          10000 R 
                                                            uncertainty                              
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[10]/clk
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[1][signature][31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -920ps.
 
Cost Group 'in2reg' target slack:   230 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][0][1]/d)

              Pin                          Type         Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       <<<  launch                             0 R 
(proj.sdc_line_15_1_1)                 ext delay                              
in_data[1]                        (u)  in port               2  7.6           
cb_parti35064/in_data[1] 
  g50363/in_1                                                                 
  g50363/z                        (u)  unmapped_nand2        1  3.7           
  g50366/in_0                                                                 
  g50366/z                        (u)  unmapped_nand3     1024 41.8           
cb_parti35064/cb_seqi_u_fm_mux_41_20_g25784_z 
cb_seqi/u_fm_mux_41_20_g25784_z 
  g35066/data1                                                                
  g35066/z                        (u)  unmapped_bmux3        1  3.8           
  u_fm_FMbuffers_reg[1][0][1]/d   <<<  unmapped_d_flop                        
  u_fm_FMbuffers_reg[1][0][1]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                            capture                        10000 R 
                                       uncertainty                            
------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[1]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][0][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7520ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n              (i) (u)  in port              1027  0.0           
cb_parti35064/rst_n (i)
  g53221/in_1                                                        
  g53221/z           (u)    unmapped_nand2         12 77.7           
  g51228/in_1                                                        
  g51228/z           (u)    unmapped_or2            1  3.4           
cb_parti35064/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7666ps.
 

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  3697       41        100.0
Excluded from State Retention    3697       41        100.0
    - Will not convert           3697       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    3697       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1110, CPU_Time 1107.705071999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) | 100.0(100.0) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  99.6( 99.6) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.4(  0.4) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            4         -         -     28700    237095      1145
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         4         -         -     73736    341110      1771
##>G:Misc                            1109
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1117
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 20:00
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_top' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  98.5( 98.3) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.4(  0.4) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   1.2(  1.3) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  98.2( 98.1) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.4(  0.4) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   1.2(  1.3) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.3(  0.3) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '3477' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_part mult_unsigned_const_192
          Sending 'cb_part' to server 'localhost_1_1'...
            Sent 'cb_part' to server 'localhost_1_1'.
          Sending 'mult_unsigned_const_192' to server 'localhost_1_0'...
            Sent 'mult_unsigned_const_192' to server 'localhost_1_0'.
          Received 'mult_unsigned_const_192' from server 'localhost_1_0'. (5078 ms elapsed)
          Received 'cb_part' from server 'localhost_1_1'. (77528 ms elapsed)
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) mult_unsigned_const_192...
          Done structuring (delay-based) mult_unsigned_const_192
        Mapping component mult_unsigned_const_192...
        Rebalancing component 'const_u_hasher_mul_29_12'...
        Distributing super-thread jobs: mult_unsigned_const_376_377
          Sending 'mult_unsigned_const_376_377' to server 'localhost_1_1'...
            Sent 'mult_unsigned_const_376_377' to server 'localhost_1_1'.
          Received 'mult_unsigned_const_376_377' from server 'localhost_1_1'. (3044 ms elapsed)
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) mult_unsigned_const_376_377...
          Done structuring (delay-based) mult_unsigned_const_376_377
        Mapping component mult_unsigned_const_376_377...
          Structuring (delay-based) logic partition in proj_top...
          Done structuring (delay-based) logic partition in proj_top
        Mapping logic partition in proj_top...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
        Distributing super-thread jobs: WALLACE_CSA_DUMMY_OP_group_1356
          Sending 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'.
          Received 'WALLACE_CSA_DUMMY_OP_group_1356' from server 'localhost_1_1'. (830 ms elapsed)
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356
        Mapping component WALLACE_CSA_DUMMY_OP_group_1356...
        Distributing super-thread jobs: lt_unsigned_1840_31_rtlopto_model_3137_4015 lt_unsigned_1840_31_rtlopto_model_3137_4005 lt_unsigned_1840_31_rtlopto_model_3137 lt_unsigned_1840_31_rtlopto_model_3137_4020 lt_unsigned_1840_31_rtlopto_model_3137_4010 lt_unsigned_1840_31_rtlopto_model_3137_4029 lt_unsigned_1840_31_rtlopto_model_3137_4004 lt_unsigned_1840_31_rtlopto_model_3137_4025
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4015' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4015' to server 'localhost_1_1'.
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4005' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4005' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4015' from server 'localhost_1_1'. (387 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4015...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4005' from server 'localhost_1_0'. (404 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4005...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4005
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4005...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4020' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4020' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137' from server 'localhost_1_1'. (392 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4010' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4010' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4020' from server 'localhost_1_0'. (372 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4020...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4029' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4029' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4010' from server 'localhost_1_1'. (397 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4010...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4004' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4004' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4029' from server 'localhost_1_0'. (407 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4025' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4025' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4025' from server 'localhost_1_0'. (368 ms elapsed)
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4004' from server 'localhost_1_1'. (404 ms elapsed)
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4004...
          Structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Done structuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025
        Mapping component lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Structuring (delay-based) logic partition in proj_top...
          Done structuring (delay-based) logic partition in proj_top
        Mapping logic partition in proj_top...
        Distributing super-thread jobs: cb_seq_4995
          Sending 'cb_seq_4995' to server 'localhost_1_1'...
            Sent 'cb_seq_4995' to server 'localhost_1_1'.
          Received 'cb_seq_4995' from server 'localhost_1_1'. (49304 ms elapsed)
          Structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done structuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Mapping logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Structuring (delay-based) cb_seq_4995...
          Done structuring (delay-based) cb_seq_4995
        Mapping component cb_seq_4995...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                             Message Text                                                                              |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                           |
| ST-120   |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                         |
|          |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'. |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.                                                                                                                        |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                 |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                             |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                     |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  u_fm_waddr_reg[7]/clk                                               
  u_fm_waddr_reg[7]/q   (u)  unmapped_d_flop        44 26.6           
cb_seqi/g59176_in_3 
cb_parti118298/cb_seqi_g59176_in_3 
  g118374/in_3                                                        
  g118374/z             (u)  unmapped_nand4          1  3.7           
  g118364/in_0                                                        
  g118364/z             (u)  unmapped_complex5       9 33.3           
  g53188/in_1                                                         
  g53188/z              (u)  unmapped_complex2       6 21.9           
cb_parti118298/RC_CG_HIER_INST1_enable 
g118299/in_0                                                          
g118299/z               (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_33_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6370ps.
 
Cost Group 'reg2reg' target slack:  -773 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[1][signature][12]/d)

                         Pin                                     Type          Fanout Load Arrival   
                                                                                      (fF)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                            <<<  launch                               0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[1]/clk                                                                           
    kmer_buffer_reg[1]/q                               (u)  unmapped_d_flop        50 30.4           
  cb_seqi/out_kmer[0][1] 
u_kmer_buffer/out_kmer[0][1] 
const_u_hasher_mul_27_13/A[1] 
  g3011/in_1                                                                                         
  g3011/z                                              (u)  unmapped_nand2          4 14.8           
  g3013/in_0                                                                                         
  g3013/z                                              (u)  unmapped_nand2          8 30.4           
  g4672/in_1                                                                                         
  g4672/z                                              (u)  unmapped_complex2       1  3.7           
  g4673/in_1                                                                                         
  g4673/z                                              (u)  unmapped_nand2          4 15.2           
  g4470/in_0                                                                                         
  g4470/z                                              (u)  unmapped_complex2       1  3.8           
  g4471/in_1                                                                                         
  g4471/z                                              (u)  unmapped_nand2          2  7.4           
  g4346/in_1                                                                                         
  g4346/z                                              (u)  unmapped_complex2       1  3.8           
  g4347/in_1                                                                                         
  g4347/z                                              (u)  unmapped_nand2          3 11.1           
  g4186/in_0                                                                                         
  g4186/z                                              (u)  unmapped_complex2       1  3.7           
  g4187/in_1                                                                                         
  g4187/z                                              (u)  unmapped_nand2          2  7.6           
  g4159/in_0                                                                                         
  g4159/z                                              (u)  unmapped_complex2       1  3.8           
  g4160/in_1                                                                                         
  g4160/z                                              (u)  unmapped_nand2          2  7.4           
  g2177/in_1                                                                                         
  g2177/z                                              (u)  unmapped_or2            3 11.1           
  g2153/in_0                                                                                         
  g2153/z                                              (u)  unmapped_nand2          2  7.6           
  g4095/in_1                                                                                         
  g4095/z                                              (u)  unmapped_complex2       1  3.8           
  g4096/in_2                                                                                         
  g4096/z                                              (u)  unmapped_nand3          3 11.1           
  g2051/in_0                                                                                         
  g2051/z                                              (u)  unmapped_complex2       1  3.8           
  g4071/in_1                                                                                         
  g4071/z                                              (u)  unmapped_nand4          5 18.5           
  g4059/in_0                                                                                         
  g4059/z                                              (u)  unmapped_complex2       1  3.8           
  g4060/in_2                                                                                         
  g4060/z                                              (u)  unmapped_complex3       1  3.7           
  g4038/in_0                                                                                         
  g4038/z                                              (u)  unmapped_complex2       2  7.4           
  g4004/in_0                                                                                         
  g4004/z                                              (u)  unmapped_or2            1  3.7           
  g4005/in_1                                                                                         
  g4005/z                                              (u)  unmapped_nand2         28 22.8           
const_u_hasher_mul_27_13/Z[30] 
const_u_hasher_mul_29_12/A[13] 
  g364/in_1                                                                                          
  g364/z                                               (u)  unmapped_nand2          2  7.4           
  g4529/in_1                                                                                         
  g4529/z                                              (u)  unmapped_nand3          3 11.4           
  g4263/in_1                                                                                         
  g4263/z                                              (u)  unmapped_nand2          1  3.7           
  g4264/in_1                                                                                         
  g4264/z                                              (u)  unmapped_nand2          4 15.2           
  g4083/in_1                                                                                         
  g4083/z                                              (u)  unmapped_complex2       1  3.7           
  g4084/in_1                                                                                         
  g4084/z                                              (u)  unmapped_nand2          2  7.6           
  g3892/in_0                                                                                         
  g3892/z                                              (u)  unmapped_complex2       1  3.8           
  g3893/in_1                                                                                         
  g3893/z                                              (u)  unmapped_nand2          3 11.1           
  g3856/in_1                                                                                         
  g3856/z                                              (u)  unmapped_complex2       1  3.8           
  g3857/in_1                                                                                         
  g3857/z                                              (u)  unmapped_nand2          2  7.4           
  g3713/in_0                                                                                         
  g3713/z                                              (u)  unmapped_complex2       1  3.7           
  g3714/in_1                                                                                         
  g3714/z                                              (u)  unmapped_nand2          2  7.6           
  g37/in_1                                                                                           
  g37/z                                                (u)  unmapped_nand2          3 11.1           
  g3256/in_0                                                                                         
  g3256/z                                              (u)  unmapped_complex2       1  3.7           
  g3176/in_0                                                                                         
  g3176/z                                              (u)  unmapped_nand2          2  7.6           
  g3036/in_1                                                                                         
  g3036/z                                              (u)  unmapped_complex2       1  3.7           
  g3020/in_0                                                                                         
  g3020/z                                              (u)  unmapped_nand3          4 15.2           
  g3014/in_1                                                                                         
  g3014/z                                              (u)  unmapped_complex2       1  3.7           
  g3004/in_3                                                                                         
  g3004/z                                              (u)  unmapped_nand4          5 19.0           
  g2974/in_1                                                                                         
  g2974/z                                              (u)  unmapped_complex2       1  3.7           
  g2954/in_0                                                                                         
  g2954/z                                              (u)  unmapped_nand3          1  3.8           
  g2937/in_0                                                                                         
  g2937/z                                              (u)  unmapped_complex2       2  7.6           
  g2934/in_0                                                                                         
  g2934/z                                              (u)  unmapped_or2            1  3.8           
  g2935/in_1                                                                                         
  g2935/z                                              (u)  unmapped_nand2          1  3.7           
const_u_hasher_mul_29_12/Z[27] 
cb_parti118298/const_u_hasher_mul_29_12_Z[13] 
  u_hasher_g48/in_0                                                                                  
  u_hasher_g48/z                                       (u)  unmapped_not            6 22.8           
cb_parti118298/WALLACE_CSA_DUMMY_OP_groupi_in_0[4] 
WALLACE_CSA_DUMMY_OP_groupi/in_0[8] 
  g1253/in_0                                                                                         
  g1253/z                                              (u)  unmapped_or2            1  3.8           
  g1254/in_1                                                                                         
  g1254/z                                              (u)  unmapped_nand2          2  7.4           
  g1155/in_1                                                                                         
  g1155/z                                              (u)  unmapped_complex2       3 11.4           
  g1113/in_0                                                                                         
  g1113/z                                              (u)  unmapped_complex2       1  3.8           
  g1067/in_0                                                                                         
  g1067/z                                              (u)  unmapped_nand2          2  7.4           
  g1044/in_1                                                                                         
  g1044/z                                              (u)  unmapped_complex2       1  3.8           
  g1027/in_0                                                                                         
  g1027/z                                              (u)  unmapped_nand3          3 11.1           
  g1017/in_1                                                                                         
  g1017/z                                              (u)  unmapped_complex2       1  3.8           
  g988/in_2                                                                                          
  g988/z                                               (u)  unmapped_nand4          1  3.7           
  g967/in_0                                                                                          
  g967/z                                               (u)  unmapped_complex2      10 37.0           
  g935/in_0                                                                                          
  g935/z                                               (u)  unmapped_complex2       1  3.8           
  g936/in_1                                                                                          
  g936/z                                               (u)  unmapped_complex2       1  3.7           
  g904/in_0                                                                                          
  g904/z                                               (u)  unmapped_nand2          1  3.8           
  g905/in_1                                                                                          
  g905/z                                               (u)  unmapped_nand2          2  7.4           
  g868/in_0                                                                                          
  g868/z                                               (u)  unmapped_or2            1  3.7           
  g869/in_1                                                                                          
  g869/z                                               (u)  unmapped_nand2         96 38.0           
WALLACE_CSA_DUMMY_OP_groupi/out_0[19] 
u_sorter_lt_39_68_I3/A[19] 
  g699/in_0                                                                                          
  g699/z                                               (u)  unmapped_complex2       2  7.6           
  g679/in_1                                                                                          
  g679/z                                               (u)  unmapped_nand2          2  7.4           
  g626/in_1                                                                                          
  g626/z                                               (u)  unmapped_complex2       1  3.7           
  g616/in_0                                                                                          
  g616/z                                               (u)  unmapped_complex2       1  3.8           
  g613/in_0                                                                                          
  g613/z                                               (u)  unmapped_complex2       1  3.7           
  g611/in_0                                                                                          
  g611/z                                               (u)  unmapped_complex2       1  3.8           
  g606/in_0                                                                                          
  g606/z                                               (u)  unmapped_complex2       1  3.7           
  g604/in_0                                                                                          
  g604/z                                               (u)  unmapped_complex2       1  3.8           
  g734/in_1                                                                                          
  g734/z                                               (u)  unmapped_complex2       6 22.2           
u_sorter_lt_39_68_I3/Z 
cb_seqi/u_sorter_lt_39_68_I3_Z 
  u_sorter_g71/in_0                                                                                  
  u_sorter_g71/z                                       (u)  unmapped_nand2          4 15.2           
  u_sorter_g81/in_1                                                                                  
  u_sorter_g81/z                                       (u)  unmapped_nand2          2  7.4           
  g143451/in_1                                                                                       
  g143451/z                                            (u)  unmapped_or2            1  3.7           
  g143452/in_1                                                                                       
  g143452/z                                            (u)  unmapped_nand2          4 15.2           
  g33855/in_0                                                                                        
  g33855/z                                             (u)  unmapped_nand2          3 11.1           
  g50897/in_0                                                                                        
  g50897/z                                             (u)  unmapped_complex2       3 11.1           
  g140279/in_0                                                                                       
  g140279/z                                            (u)  unmapped_complex2       1  3.7           
  g140280/in_1                                                                                       
  g140280/z                                            (u)  unmapped_nand2          4 15.2           
  g50608/in_1                                                                                        
  g50608/z                                             (u)  unmapped_complex2       3 11.1           
  g139885/in_0                                                                                       
  g139885/z                                            (u)  unmapped_complex2       1  3.7           
  g139886/in_1                                                                                       
  g139886/z                                            (u)  unmapped_nand2          4 15.2           
  g139748/in_1                                                                                       
  g139748/z                                            (u)  unmapped_or2            1  3.8           
  g139749/in_1                                                                                       
  g139749/z                                            (u)  unmapped_nand2          4 14.8           
  g139557/in_1                                                                                       
  g139557/z                                            (u)  unmapped_or2            1  3.7           
  g139558/in_1                                                                                       
  g139558/z                                            (u)  unmapped_nand2          4 15.2           
  g139513/in_1                                                                                       
  g139513/z                                            (u)  unmapped_or2            1  3.8           
  g139514/in_1                                                                                       
  g139514/z                                            (u)  unmapped_nand2          4 14.8           
  g139402/in_1                                                                                       
  g139402/z                                            (u)  unmapped_or2            1  3.7           
  g139403/in_1                                                                                       
  g139403/z                                            (u)  unmapped_nand2          4 15.2           
  g139338/in_1                                                                                       
  g139338/z                                            (u)  unmapped_or2            1  3.8           
  g139339/in_1                                                                                       
  g139339/z                                            (u)  unmapped_nand2          4 14.8           
  g139188/in_1                                                                                       
  g139188/z                                            (u)  unmapped_or2            1  3.7           
  g139189/in_1                                                                                       
  g139189/z                                            (u)  unmapped_nand2          4 15.2           
  g139156/in_1                                                                                       
  g139156/z                                            (u)  unmapped_or2            1  3.8           
  g139157/in_1                                                                                       
  g139157/z                                            (u)  unmapped_nand2          4 14.8           
  g138993/in_1                                                                                       
  g138993/z                                            (u)  unmapped_or2            1  3.7           
  g138994/in_1                                                                                       
  g138994/z                                            (u)  unmapped_nand2          4 15.2           
  g138760/in_1                                                                                       
  g138760/z                                            (u)  unmapped_or2            1  3.8           
  g138761/in_1                                                                                       
  g138761/z                                            (u)  unmapped_nand2          4 14.8           
  g138622/in_1                                                                                       
  g138622/z                                            (u)  unmapped_or2            1  3.7           
  g138623/in_1                                                                                       
  g138623/z                                            (u)  unmapped_nand2          4 15.2           
  g138473/in_1                                                                                       
  g138473/z                                            (u)  unmapped_or2            1  3.8           
  g138474/in_1                                                                                       
  g138474/z                                            (u)  unmapped_nand2          4 14.8           
  g138436/in_1                                                                                       
  g138436/z                                            (u)  unmapped_or2            1  3.7           
  g138437/in_1                                                                                       
  g138437/z                                            (u)  unmapped_nand2          4 15.2           
  g138195/in_1                                                                                       
  g138195/z                                            (u)  unmapped_or2            1  3.8           
  g138196/in_1                                                                                       
  g138196/z                                            (u)  unmapped_nand2          4 14.8           
  g138050/in_1                                                                                       
  g138050/z                                            (u)  unmapped_or2            1  3.7           
  g138051/in_1                                                                                       
  g138051/z                                            (u)  unmapped_nand2          4 15.2           
  g138032/in_1                                                                                       
  g138032/z                                            (u)  unmapped_or2            1  3.8           
  g138033/in_1                                                                                       
  g138033/z                                            (u)  unmapped_nand2          4 14.8           
  g137799/in_1                                                                                       
  g137799/z                                            (u)  unmapped_or2            1  3.7           
  g137800/in_1                                                                                       
  g137800/z                                            (u)  unmapped_nand2          4 15.2           
  g137742/in_1                                                                                       
  g137742/z                                            (u)  unmapped_or2            1  3.8           
  g137743/in_1                                                                                       
  g137743/z                                            (u)  unmapped_nand2          4 14.8           
  g137482/in_1                                                                                       
  g137482/z                                            (u)  unmapped_or2            1  3.7           
  g137483/in_1                                                                                       
  g137483/z                                            (u)  unmapped_nand2          4 15.2           
  g137446/in_1                                                                                       
  g137446/z                                            (u)  unmapped_or2            1  3.8           
  g137447/in_1                                                                                       
  g137447/z                                            (u)  unmapped_nand2          4 14.8           
  g137306/in_1                                                                                       
  g137306/z                                            (u)  unmapped_or2            1  3.7           
  g137307/in_1                                                                                       
  g137307/z                                            (u)  unmapped_nand2          4 15.2           
  g137180/in_1                                                                                       
  g137180/z                                            (u)  unmapped_or2            1  3.8           
  g137181/in_1                                                                                       
  g137181/z                                            (u)  unmapped_nand2          4 14.8           
  g137023/in_1                                                                                       
  g137023/z                                            (u)  unmapped_or2            1  3.7           
  g137024/in_1                                                                                       
  g137024/z                                            (u)  unmapped_nand2          4 15.2           
  g136853/in_1                                                                                       
  g136853/z                                            (u)  unmapped_or2            1  3.8           
  g136854/in_1                                                                                       
  g136854/z                                            (u)  unmapped_nand2          4 14.8           
  g136696/in_1                                                                                       
  g136696/z                                            (u)  unmapped_or2            1  3.7           
  g136697/in_1                                                                                       
  g136697/z                                            (u)  unmapped_nand2          4 15.2           
  g136539/in_1                                                                                       
  g136539/z                                            (u)  unmapped_or2            1  3.8           
  g136540/in_1                                                                                       
  g136540/z                                            (u)  unmapped_nand2          4 14.8           
  g136427/in_1                                                                                       
  g136427/z                                            (u)  unmapped_or2            1  3.7           
  g136428/in_1                                                                                       
  g136428/z                                            (u)  unmapped_nand2          3 11.4           
  g60646/in_1                                                                                        
  g60646/z                                             (u)  unmapped_or2            3 11.4           
  g136132/in_1                                                                                       
  g136132/z                                            (u)  unmapped_complex2       1  3.7           
  g136133/in_1                                                                                       
  g136133/z                                            (u)  unmapped_nand2          4 15.2           
  g46672/in_0                                                                                        
  g46672/z                                             (u)  unmapped_or2            5 19.0           
  g46607/in_0                                                                                        
  g46607/z                                             (u)  unmapped_or2            3 11.4           
  g46162/in_1                                                                                        
  g46162/z                                             (u)  unmapped_or2            2  7.6           
  g135619/in_0                                                                                       
  g135619/z                                            (u)  unmapped_complex3      82 38.0           
  g133411/in_0                                                                                       
  g133411/z                                            (u)  unmapped_nand3          1  3.7           
  g133042/in_0                                                                                       
  g133042/z                                            (u)  unmapped_nand2          1  3.8           
  g148389/data0                                                                                      
  g148389/z                                            (u)  unmapped_bmux3          1  3.8           
  u_sorter_smallest_idx_curr_reg[1][signature][12]/d   <<<  unmapped_d_flop                          
  u_sorter_smallest_idx_curr_reg[1][signature][12]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                                 capture                          10000 R 
                                                            uncertainty                              
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[1]/clk
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[1][signature][12]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -773ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][511][0]/d)

               Pin                           Type         Fanout Load Arrival   
                                                                 (fF)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                         <<<  launch                             0 R 
(proj.sdc_line_15_2_1)                   ext delay                              
in_data[0]                          (u)  in port               2  7.6           
cb_seqi/in_data[0] 
  g139329/in_1                                                                  
  g139329/z                         (u)  unmapped_nand2        1  3.7           
  g139330/in_2                                                                  
  g139330/z                         (u)  unmapped_nand3     1024 41.8           
  g148390/data1                                                                 
  g148390/z                         (u)  unmapped_bmux3        1  3.8           
  u_fm_FMbuffers_reg[1][511][0]/d   <<<  unmapped_d_flop                        
  u_fm_FMbuffers_reg[1][511][0]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                        10000 R 
                                         uncertainty                            
--------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[0]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][511][0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7522ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n              (i) (u)  in port              1027  0.0           
cb_parti118298/rst_n (i)
  g53221/in_1                                                        
  g53221/z           (u)    unmapped_nand2         12 77.7           
  g51228/in_1                                                        
  g51228/z           (u)    unmapped_or2            1  3.4           
cb_parti118298/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7670ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq_4995
          Sending 'cb_seq_4995' to server 'localhost_1_1'...
            Sent 'cb_seq_4995' to server 'localhost_1_1'.
          Received 'cb_seq_4995' from server 'localhost_1_1'. (225284 ms elapsed)
          Restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Optimizing logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Restructuring (delay-based) cb_seq_4995...
          Done restructuring (delay-based) cb_seq_4995
        Optimizing component cb_seq_4995...
          Restructuring (delay-based) logic partition in proj_top...
          Done restructuring (delay-based) logic partition in proj_top
        Optimizing logic partition in proj_top...
        Distributing super-thread jobs: lt_unsigned_1840_31_rtlopto_model_3137_4015 lt_unsigned_1840_31_rtlopto_model_3137_4026 lt_unsigned_1840_31_rtlopto_model_3137_4022 lt_unsigned_1840_31_rtlopto_model_3137_4016 lt_unsigned_1840_31_rtlopto_model_3137_4012 lt_unsigned_1840_31_rtlopto_model_3137_4029 lt_unsigned_1840_31_rtlopto_model_3137 lt_unsigned_1840_31_rtlopto_model_3137_4025 lt_unsigned_1840_31_rtlopto_model_3137_4020
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4015' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4015' to server 'localhost_1_1'.
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4026' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4026' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4026' from server 'localhost_1_0'. (1364 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4022' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4022' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4015' from server 'localhost_1_1'. (3822 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4016' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4016' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4022' from server 'localhost_1_0'. (4252 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4012' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4012' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4016' from server 'localhost_1_1'. (3720 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4029' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4029' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4029' from server 'localhost_1_1'. (1396 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137' to server 'localhost_1_1'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137' to server 'localhost_1_1'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4012' from server 'localhost_1_0'. (3343 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4025' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4025' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4025' from server 'localhost_1_0'. (1363 ms elapsed)
          Sending 'lt_unsigned_1840_31_rtlopto_model_3137_4020' to server 'localhost_1_0'...
            Sent 'lt_unsigned_1840_31_rtlopto_model_3137_4020' to server 'localhost_1_0'.
          Received 'lt_unsigned_1840_31_rtlopto_model_3137' from server 'localhost_1_1'. (1455 ms elapsed)
          Received 'lt_unsigned_1840_31_rtlopto_model_3137_4020' from server 'localhost_1_0'. (2559 ms elapsed)
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4005...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4005
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4005...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4005 'very_fast' (slack=2447, area=203)...
                  			o_slack=2447,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4004
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4004...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4004 'very_fast' (slack=2610, area=202)...
                  			o_slack=2610,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4010
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4010...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4010 'very_fast' (slack=1674, area=202)...
                  			o_slack=1674,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4001...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4001
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4001...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4001 'very_fast' (slack=3146, area=204)...
                  			o_slack=3146,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4006...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4006
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4006...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4006 'very_fast' (slack=2294, area=203)...
                  			o_slack=2294,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4015
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4015...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4015 'very_fast' (slack=1111, area=234)...
                  			o_slack=1111,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4026...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4026
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4026...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4022...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4022
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4022...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4022 'very_fast' (slack=460, area=506)...
                  			o_slack=460,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4016...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4016
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4016...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4016 'very_fast' (slack=1097, area=243)...
                  			o_slack=1097,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4012...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4012
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4012...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4012 'very_fast' (slack=1452, area=208)...
                  			o_slack=1452,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4029
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4029...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4025
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4025...
          Restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020...
          Done restructuring (delay-based) lt_unsigned_1840_31_rtlopto_model_3137_4020
        Optimizing component lt_unsigned_1840_31_rtlopto_model_3137_4020...
        Early Area Reclamation for lt_unsigned_1840_31_rtlopto_model_3137_4020 'very_fast' (slack=730, area=492)...
                  			o_slack=730,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
        Distributing super-thread jobs: WALLACE_CSA_DUMMY_OP_group_1356
          Sending 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'...
            Sent 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'.
          Received 'WALLACE_CSA_DUMMY_OP_group_1356' from server 'localhost_1_1'. (3754 ms elapsed)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_1356
        Optimizing component WALLACE_CSA_DUMMY_OP_group_1356...
          Restructuring (delay-based) logic partition in proj_top...
          Done restructuring (delay-based) logic partition in proj_top
        Optimizing logic partition in proj_top...
        Distributing super-thread jobs: mult_unsigned_const_376_377
          Sending 'mult_unsigned_const_376_377' to server 'localhost_1_1'...
            Sent 'mult_unsigned_const_376_377' to server 'localhost_1_1'.
          Received 'mult_unsigned_const_376_377' from server 'localhost_1_1'. (14004 ms elapsed)
          Restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32
        Optimizing logic partition in proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32...
          Restructuring (delay-based) mult_unsigned_const_376_377...
          Done restructuring (delay-based) mult_unsigned_const_376_377
        Optimizing component mult_unsigned_const_376_377...
        Distributing super-thread jobs: cb_part mult_unsigned_const_192
          Sending 'cb_part' to server 'localhost_1_1'...
            Sent 'cb_part' to server 'localhost_1_1'.
          Sending 'mult_unsigned_const_192' to server 'localhost_1_0'...
            Sent 'mult_unsigned_const_192' to server 'localhost_1_0'.
          Received 'mult_unsigned_const_192' from server 'localhost_1_0'. (15151 ms elapsed)
          Received 'cb_part' from server 'localhost_1_1'. (140262 ms elapsed)
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
          Restructuring (delay-based) mult_unsigned_const_192...
          Done restructuring (delay-based) mult_unsigned_const_192
        Optimizing component mult_unsigned_const_192...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type          Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                 launch                                          0 R 
(proj.sdc_line_15)          ext delay                           +2000    2000 R 
rst_n                (i)    in port              1877  0.0    0    +0    2000 R 
cb_parti118298/rst_n (i)
  g118452/A                                                        +0    2000   
  g118452/Y                 NAND2_X2A_A9TL         11 30.1  274  +156    2156 F 
  g118449/B                                                        +0    2156   
  g118449/Y                 OR2_X0P5M_A9TL          1  3.4   92  +227    2383 F 
cb_parti118298/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                      +0    2383   
  RC_CGIC_INST/CK           setup                             0  +229    2612 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                     10000 R 
                            uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7338ps 
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

              Pin                         Type        Fanout  Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                           launch                                        0 R 
(proj.sdc_line_15_2_1)                ext delay                         +2000    2000 R 
in_data[0]                            in port              2  10.7   61   +21    2021 R 
cb_seqi/in_data[0] 
  g192000/A0                                                               +0    2021   
  g192000/Y                           AO21_X6M_A9TL       17 142.3  333  +272    2293 R 
  g191969/A                                                                +0    2293   
  g191969/Y                           BUF_X16M_A9TL       64 160.1  156  +228    2521 R 
  u_fm_FMbuffers_reg[0][4][0]/D  <<<  EDFFQ_X2M_A9TL                       +0    2521   
  u_fm_FMbuffers_reg[0][4][0]/CK      setup                           0  +168    2689 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                   10000 R 
                                      uncertainty                         -50    9950 R 
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7261ps 
Start-point  : in_data[0]
End-point    : cb_seqi/u_fm_FMbuffers_reg[0][4][0]/D

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
cb_seqi
  u_fm_waddr_reg[7]/CK                                       0    +0       0 R 
  u_fm_waddr_reg[7]/Q        DFFRPQ_X1M_A9TL       2  9.8  155  +350     350 R 
cb_seqi/g59176_in_3 
cb_parti118298/cb_seqi_g59176_in_3 
  g118486/D                                                       +0     350   
  g118486/Y                  NAND4_X1M_A9TL        1  3.5  155  +153     503 F 
  g118470/C                                                       +0     503   
  g118470/Y                  NOR3_X1M_A9TL         1  4.3  250  +222     725 R 
  g118461/A                                                       +0     725   
  g118461/Y                  NAND3_X2M_A9TL        9 20.9  263  +226     951 F 
  g118451/AN                                                      +0     951   
  g118451/Y                  NAND2B_X2M_A9TL       6 29.0  246  +303    1254 F 
cb_parti118298/RC_CG_HIER_INST1_enable 
g118303/A                                                         +0    1254   
g118303/Y                    INV_X4M_A9TL          1  4.9   73   +79    1332 R 
out_wait                <<<  interconnect                   73    +0    1332 R 
                             out port                             +0    1332 R 
(proj.sdc_line_17_33_1)      ext delay                         +2000    3332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6618ps 
Start-point  : cb_seqi/u_fm_waddr_reg[7]/CK
End-point    : out_wait

                      Pin                                  Type          Fanout  Load Slew Delay Arrival   
                                                                                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------------
(clock clk)                                           launch                                           0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[12]/CK                                                               0    +0       0 R 
    kmer_buffer_reg[12]/Q                             DFFRPQ_X4M_A9TL         2  11.8   64  +286     286 R 
  cb_seqi/out_kmer[6][0] 
  g95/A                                                                                       +0     286   
  g95/Y                                               BUF_X16M_A9TL           7  50.3   63  +102     388 R 
u_kmer_buffer/out_kmer[6][0] 
const_u_hasher_mul_27_13/A[12] 
  g8067/A                                                                                     +0     388   
  g8067/Y                                             INV_X11M_A9TL           1  11.3   25   +30     418 F 
  g7953/B                                                                                     +0     418   
  g7953/Y                                             NAND2_X8M_A9TL          1  13.3   68   +50     469 R 
  g7942/B                                                                                     +0     469   
  g7942/Y                                             NAND2_X8A_A9TL          5  31.4   82   +82     551 F 
  g7568/B                                                                                     +0     551   
  g7568/Y                                             XNOR3_X4M_A9TL          2  16.3   92  +253     804 F 
  g7473/A                                                                                     +0     804   
  g7473/Y                                             XNOR3_X4M_A9TL          3  22.8  107  +178     982 R 
  g7297/B                                                                                     +0     982   
  g7297/Y                                             XNOR3_X4M_A9TL          2  22.0  103  +272    1254 F 
  g7173/B                                                                                     +0    1254   
  g7173/Y                                             NAND2_X8M_A9TL          2  10.4   62   +75    1328 R 
  g7153/B                                                                                     +0    1328   
  g7153/Y                                             AND2_X4M_A9TL           2  12.5   65  +114    1442 R 
  g7144/A                                                                                     +0    1442   
  g7144/Y                                             INV_X4M_A9TL            2  10.2   35   +42    1484 F 
  g7105/CN                                                                                    +0    1484   
  g7105/Y                                             NAND3XXB_X6M_A9TL       5  18.8   94  +142    1626 F 
  g7095/BN                                                                                    +0    1626   
  g7095/Y                                             NAND2XB_X6M_A9TL        1  11.4   70  +132    1758 F 
  g7076/A                                                                                     +0    1758   
  g7076/Y                                             NAND2_X8M_A9TL          4  26.0   90   +80    1837 R 
  g7065/A                                                                                     +0    1837   
  g7065/Y                                             NAND2XB_X4M_A9TL        1   8.8   57   +57    1894 F 
  g7058/A                                                                                     +0    1894   
  g7058/Y                                             NAND2XB_X6M_A9TL        1   8.9   64   +55    1949 R 
  g7049/S0                                                                                    +0    1949   
  g7049/Y                                             MXT2_X6M_A9TL           1  22.4   74  +153    2101 F 
  g7048/A                                                                                     +0    2101   
  g7048/Y                                             INV_X16M_A9TL          13  80.3   79   +77    2178 R 
const_u_hasher_mul_27_13/Z[25] 
const_u_hasher_mul_29_12/A[8] 
  g10134/A                                                                                    +0    2178   
  g10134/Y                                            INV_X7P5M_A9TL          3  23.0   42   +47    2226 F 
  g9703/B                                                                                     +0    2226   
  g9703/Y                                             NAND2_X3M_A9TL          1   6.9   75   +65    2291 R 
  g9481/A                                                                                     +0    2291   
  g9481/Y                                             NAND2_X4M_A9TL          1   7.5   59   +51    2342 F 
  g9421/B                                                                                     +0    2342   
  g9421/Y                                             NAND2_X4A_A9TL          1  10.2   58   +60    2402 R 
  g9391/A                                                                                     +0    2402   
  g9391/Y                                             INV_X6M_A9TL            3  17.1   36   +41    2443 F 
  g9344/A                                                                                     +0    2443   
  g9344/Y                                             NAND2_X4M_A9TL          1  10.5   91   +60    2502 R 
  g9295/B                                                                                     +0    2502   
  g9295/Y                                             NAND2_X6A_A9TL          1  12.3   67   +69    2572 F 
  g9281/B                                                                                     +0    2572   
  g9281/Y                                             NAND2_X8A_A9TL          4  30.5   73   +74    2646 R 
  g9187/A                                                                                     +0    2646   
  g9187/Y                                             INV_X7P5M_A9TL          1   7.5   27   +32    2678 F 
  g9116/A                                                                                     +0    2678   
  g9116/Y                                             MXIT2_X4M_A9TL          1   9.6  133   +74    2752 R 
  g9043/S0                                                                                    +0    2752   
  g9043/Y                                             MXIT2_X4M_A9TL          2  18.4  196  +136    2888 R 
  g8902/B                                                                                     +0    2888   
  g8902/Y                                             NAND2_X8M_A9TL          3  15.3   65   +77    2965 F 
  g8813/A                                                                                     +0    2965   
  g8813/Y                                             NAND2_X4A_A9TL          1  10.2   61   +58    3023 R 
  g8802/A                                                                                     +0    3023   
  g8802/Y                                             INV_X6M_A9TL            2  17.6   37   +42    3066 F 
  g8751/A1                                                                                    +0    3066   
  g8751/Y                                             AOI21_X4M_A9TL          1   5.5   79   +86    3151 R 
  g8700/BN                                                                                    +0    3151   
  g8700/Y                                             NOR2XB_X8M_A9TL         1  11.4   69  +125    3276 R 
  g8683/A                                                                                     +0    3276   
  g8683/Y                                             NAND2XB_X8M_A9TL        5  41.7   95   +78    3355 F 
  g8412/A                                                                                     +0    3355   
  g8412/Y                                             AND2_X11M_A9TL          5  31.1   49  +120    3475 F 
  g8368/A1                                                                                    +0    3475   
  g8368/Y                                             OAI21_X4M_A9TL          1   8.8  114  +105    3580 R 
  g8361/A                                                                                     +0    3580   
  g8361/Y                                             NAND2XB_X6M_A9TL        1   9.4   54   +52    3632 F 
  g8352/S0                                                                                    +0    3632   
  g8352/Y                                             MXIT2_X4M_A9TL          1  14.1  161   +96    3728 R 
const_u_hasher_mul_29_12/Z[26] 
cb_parti118298/const_u_hasher_mul_29_12_Z[12] 
  g118498/A                                                                                   +0    3728   
  g118498/Y                                           INV_X9M_A9TL            5  40.0   73   +79    3807 F 
cb_parti118298/WALLACE_CSA_DUMMY_OP_groupi_in_0[3] 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g2522/A                                                                                     +0    3807   
  g2522/Y                                             INV_X6M_A9TL            2  19.9   60   +62    3869 R 
  g2439/A                                                                                     +0    3869   
  g2439/Y                                             NAND2_X6M_A9TL          1  11.3   46   +47    3916 F 
  g2421/B                                                                                     +0    3916   
  g2421/Y                                             NAND2_X8M_A9TL          2  18.7   73   +66    3982 R 
  g2322/A                                                                                     +0    3982   
  g2322/Y                                             NAND2XB_X6M_A9TL        2  12.6   51   +52    4034 F 
  g2271/A                                                                                     +0    4034   
  g2271/Y                                             AND2_X8M_A9TL           3  26.2   53  +108    4142 F 
  g2126/A2                                                                                    +0    4142   
  g2126/Y                                             AOI31_X6M_A9TL          1   9.0  104  +115    4257 R 
  g2116/A                                                                                     +0    4257   
  g2116/Y                                             NAND2_X6M_A9TL          2  18.6   70   +69    4326 F 
  g2095/B                                                                                     +0    4326   
  g2095/Y                                             NAND3XXB_X6M_A9TL       1  12.1  107   +88    4414 R 
  g2091/B                                                                                     +0    4414   
  g2091/Y                                             NAND2_X8M_A9TL          2  21.7   62   +69    4483 F 
  g2090/A                                                                                     +0    4483   
  g2090/Y                                             INV_X9M_A9TL            4  44.1   76   +72    4555 R 
  g2087/A                                                                                     +0    4555   
  g2087/Y                                             INV_X6M_A9TL            3  19.9   43   +49    4604 F 
  g2072/A0                                                                                    +0    4604   
  g2072/Y                                             AOI2XB1_X6M_A9TL        1  10.4   95   +82    4685 R 
  g2041/A0                                                                                    +0    4685   
  g2041/Y                                             OAI2XB1_X6M_A9TL        1   8.7   57   +68    4754 F 
  g2033/S0                                                                                    +0    4754   
  g2033/Y                                             MXT2_X6M_A9TL           7  42.9  119  +178    4931 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[21] 
u_sorter_lt_39_68_I3/A[21] 
  g900/A                                                                                      +0    4931   
  g900/Y                                              INV_X4M_A9TL            2  10.1   47   +51    4982 F 
  g840/A                                                                                      +0    4982   
  g840/Y                                              NOR2_X2A_A9TL           1   5.1  101   +81    5063 R 
  g790/BN                                                                                     +0    5063   
  g790/Y                                              NAND2XB_X6M_A9TL        1  12.8   78  +129    5192 R 
  g781/A1                                                                                     +0    5192   
  g781/Y                                              AOI21_X8M_A9TL          1   9.8   58   +68    5260 F 
  g772/B0                                                                                     +0    5260   
  g772/Y                                              OAI21_X8M_A9TL          1  12.1   88   +62    5323 R 
  g769/B                                                                                      +0    5323   
  g769/Y                                              NAND2_X8M_A9TL          1  11.5   42   +52    5375 F 
  g762/C                                                                                      +0    5375   
  g762/Y                                              AND3_X11M_A9TL          5  25.1   47  +125    5500 F 
u_sorter_lt_39_68_I3/Z 
cb_seqi/u_sorter_lt_39_68_I3_Z 
  g196532/B                                                                                   +0    5500   
  g196532/Y                                           AND2_X8M_A9TL           2  14.7   41  +103    5603 F 
  g195700/A                                                                                   +0    5603   
  g195700/Y                                           NOR2_X8B_A9TL           1   8.9   56   +51    5654 R 
  g194275/S0                                                                                  +0    5654   
  g194275/Y                                           MXT2_X6M_A9TL           4  33.6   89  +163    5817 F 
  g192807/A0                                                                                  +0    5817   
  g192807/Y                                           OAI2XB1_X8M_A9TL        4  34.0  168  +138    5956 R 
  g192425/A                                                                                   +0    5956   
  g192425/Y                                           NAND2XB_X6M_A9TL        1   9.7   66   +61    6016 F 
  g192405/B0                                                                                  +0    6016   
  g192405/Y                                           OAI2XB1_X8M_A9TL        4  30.3  157   +94    6111 R 
  g192229/A                                                                                   +0    6111   
  g192229/Y                                           NAND2XB_X6M_A9TL        1   9.7   64   +59    6170 F 
  g192221/B0                                                                                  +0    6170   
  g192221/Y                                           OAI2XB1_X8M_A9TL        3  18.8  117   +76    6246 R 
  g192153/S0                                                                                  +0    6246   
  g192153/Y                                           MXT2_X6M_A9TL           5  35.1   91  +183    6428 F 
  g192064/A                                                                                   +0    6428   
  g192064/Y                                           NAND2XB_X6M_A9TL        1   9.9   68   +67    6496 R 
  g192058/B0                                                                                  +0    6496   
  g192058/Y                                           OAI2XB1_X8M_A9TL        3  19.3   72   +69    6565 F 
  g192030/S0                                                                                  +0    6565   
  g192030/Y                                           MXT2_X6M_A9TL           3  31.2   95  +169    6734 R 
  g192005/A                                                                                   +0    6734   
  g192005/Y                                           INV_X6M_A9TL            2  20.2   48   +53    6787 F 
  g191949/A0                                                                                  +0    6787   
  g191949/Y                                           OAI2XB1_X8M_A9TL        4  30.5  153  +117    6905 R 
  g191388/A                                                                                   +0    6905   
  g191388/Y                                           NAND2XB_X6M_A9TL        1   9.7   63   +59    6963 F 
  g190872/B0                                                                                  +0    6963   
  g190872/Y                                           OAI2XB1_X8M_A9TL        4  30.6  157   +94    7057 R 
  g189803/A                                                                                   +0    7057   
  g189803/Y                                           NAND2XB_X6M_A9TL        1   9.7   64   +59    7116 F 
  g189795/B0                                                                                  +0    7116   
  g189795/Y                                           OAI2XB1_X8M_A9TL        4  30.5  156   +94    7210 R 
  g189754/A                                                                                   +0    7210   
  g189754/Y                                           NAND2XB_X6M_A9TL        1   9.7   64   +59    7269 F 
  g189746/B0                                                                                  +0    7269   
  g189746/Y                                           OAI2XB1_X8M_A9TL        4  30.5  156   +94    7363 R 
  g189683/A                                                                                   +0    7363   
  g189683/Y                                           NAND2XB_X6M_A9TL        1   9.7   64   +59    7422 F 
  g189671/B0                                                                                  +0    7422   
  g189671/Y                                           OAI2XB1_X8M_A9TL        4  29.5  153   +92    7514 R 
  g189615/B                                                                                   +0    7514   
  g189615/Y                                           AND2_X8M_A9TL           3  27.7   70  +137    7651 R 
  g189554/A                                                                                   +0    7651   
  g189554/Y                                           INV_X7P5M_A9TL          1   7.5   26   +31    7682 F 
  g189514/A                                                                                   +0    7682   
  g189514/Y                                           MXIT2_X4M_A9TL          3  19.5  199  +102    7785 R 
  g189442/S0                                                                                  +0    7785   
  g189442/Y                                           MXIT2_X4M_A9TL          3  18.8  195  +159    7944 R 
  g189368/S0                                                                                  +0    7944   
  g189368/Y                                           MXT2_X6M_A9TL           3  20.3   71  +187    8131 F 
  g189298/A                                                                                   +0    8131   
  g189298/Y                                           NAND2XB_X6M_A9TL        2  16.9   90   +76    8206 R 
  g189211/B                                                                                   +0    8206   
  g189211/Y                                           XNOR2_X4M_A9TL          3  20.5  240  +160    8367 R 
  g189153/A                                                                                   +0    8367   
  g189153/Y                                           NAND2_X6M_A9TL          3  26.2  118  +112    8478 F 
  g189089/A                                                                                   +0    8478   
  g189089/Y                                           INV_X9M_A9TL            1   9.8   46   +52    8530 R 
  g189060/B                                                                                   +0    8530   
  g189060/Y                                           NAND2_X6M_A9TL          1  11.3   93   +49    8579 F 
  g189052/B                                                                                   +0    8579   
  g189052/Y                                           NAND2_X8M_A9TL          4  38.6  125  +111    8690 R 
  g189003/A                                                                                   +0    8690   
  g189003/Y                                           INV_X11M_A9TL           1  11.4   37   +38    8728 F 
  g188976/A                                                                                   +0    8728   
  g188976/Y                                           NAND2_X8M_A9TL          1  12.1   57   +47    8775 R 
  g188969/B                                                                                   +0    8775   
  g188969/Y                                           NAND2_X8M_A9TL          4  32.0   74   +68    8844 F 
  g188945/A                                                                                   +0    8844   
  g188945/Y                                           INV_X7P5M_A9TL          1   9.0   38   +44    8887 R 
  g188906/A                                                                                   +0    8887   
  g188906/Y                                           NAND2_X6M_A9TL          1  11.3   44   +40    8927 F 
  g188899/B                                                                                   +0    8927   
  g188899/Y                                           NAND2_X8M_A9TL          4  34.9  111   +87    9014 R 
  g188868/A                                                                                   +0    9014   
  g188868/Y                                           INV_X7P5M_A9TL          1   9.0   35   +38    9052 F 
  g188837/A                                                                                   +0    9052   
  g188837/Y                                           NAND2_X6M_A9TL          1  12.1   68   +52    9103 R 
  g188827/B                                                                                   +0    9103   
  g188827/Y                                           NAND2_X8M_A9TL          4  32.0   74   +72    9175 F 
  g188807/A                                                                                   +0    9175   
  g188807/Y                                           INV_X7P5M_A9TL          1   9.0   37   +44    9219 R 
  g188766/A                                                                                   +0    9219   
  g188766/Y                                           NAND2_X6M_A9TL          1  11.3   45   +40    9259 F 
  g188760/B                                                                                   +0    9259   
  g188760/Y                                           NAND2_X8M_A9TL          3  23.0   83   +72    9330 R 
  g188699/A                                                                                   +0    9330   
  g188699/Y                                           XNOR2_X4M_A9TL          3  21.2  244  +124    9455 R 
  g188652/A                                                                                   +0    9455   
  g188652/Y                                           NAND2_X6A_A9TL          3  16.4  106  +103    9558 F 
  g188627/A                                                                                   +0    9558   
  g188627/Y                                           INV_X4M_A9TL            1   6.5   49   +54    9612 R 
  g188581/A                                                                                   +0    9612   
  g188581/Y                                           MXT2_X6M_A9TL           3  21.0   73  +131    9743 R 
  g188517/S0                                                                                  +0    9743   
  g188517/Y                                           MXT2_X6M_A9TL           3  21.9   73  +155    9898 F 
  g188456/S0                                                                                  +0    9898   
  g188456/Y                                           MXT2_X6M_A9TL           3  21.9   73  +154   10051 F 
  g188377/S0                                                                                  +0   10051   
  g188377/Y                                           MXT2_X6M_A9TL           3  22.2   76  +156   10208 R 
  g188323/S0                                                                                  +0   10208   
  g188323/Y                                           MXT2_X6M_A9TL           3  21.9   73  +155   10363 F 
  g188262/S0                                                                                  +0   10363   
  g188262/Y                                           MXT2_X6M_A9TL           3  22.4   76  +157   10520 R 
  g188195/A                                                                                   +0   10520   
  g188195/Y                                           XNOR2_X4M_A9TL          2  14.0  198  +104   10623 R 
  g188131/S0                                                                                  +0   10623   
  g188131/Y                                           MXT2_X6M_A9TL           4  37.7   94  +208   10831 F 
  g188090/A                                                                                   +0   10831   
  g188090/Y                                           NOR2XB_X8M_A9TL         2  16.0   89   +84   10916 R 
  g188039/A                                                                                   +0   10916   
  g188039/Y                                           AND2_X11M_A9TL          4  28.3   59  +108   11024 R 
  g188029/A                                                                                   +0   11024   
  g188029/Y                                           BUF_X6M_A9TL            2  15.8   56   +96   11120 R 
  g187621/A                                                                                   +0   11120   
  g187621/Y                                           NAND3XXB_X6M_A9TL       1  22.4  116   +81   11201 F 
  g187129/A                                                                                   +0   11201   
  g187129/Y                                           INV_X16M_A9TL          33 138.7  134  +118   11320 R 
  g187128/A                                                                                   +0   11320   
  g187128/Y                                           INV_X2M_A9TL            1   7.6   62   +68   11388 F 
  g184757/A1                                                                                  +0   11388   
  g184757/Y                                           OAI22_X4M_A9TL          1   3.3  100   +99   11487 R 
  u_sorter_smallest_idx_curr_reg[3][index][2]/B  <<<  A2DFFQ_X1M_A9TL                         +0   11487   
  u_sorter_smallest_idx_curr_reg[3][index][2]/CK      setup                              0  +120   11607 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                           capture                                      10000 R 
                                                      uncertainty                            -50    9950 R 
-----------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :   -1657ps (TIMING VIOLATION)
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[12]/CK
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[3][index][2]/B

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               245930    -1657 
            Worst cost_group: reg2reg, WNS: -1657.1
            Path: u_kmer_buffer/kmer_buffer_reg[12]/CK -->
                    u_sorter_smallest_idx_curr_reg[3][index][2]/B

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg              -773    -1657      -8%    10000 
                reg2out               238     6618             10000 
                 in2reg               234     7261             10000 
    cg_enable_group_clk               232     7338             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   159 ps
Target path end-point (Port: proj_top/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  u_fm_waddr_reg[7]/CK                                              
  u_fm_waddr_reg[7]/Q        DFFRPQ_X1M_A9TL       2  9.8           
cb_seqi/g59176_in_3 
cb_parti118298/cb_seqi_g59176_in_3 
  g118486/D                                                         
  g118486/Y                  NAND4_X1M_A9TL        1  3.5           
  g118470/C                                                         
  g118470/Y                  NOR3_X1M_A9TL         1  4.3           
  g118461/A                                                         
  g118461/Y                  NAND3_X2M_A9TL        9 20.9           
  g118451/AN                                                        
  g118451/Y                  NAND2B_X2M_A9TL       6 29.0           
cb_parti118298/RC_CG_HIER_INST1_enable 
g118303/A                                                           
g118303/Y                    INV_X4M_A9TL          1  4.9           
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_33_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/u_fm_waddr_reg[7]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5616ps.
 
Cost Group 'reg2reg' target slack: -1604 ps
Target path end-point (Pin: u_sorter_smallest_idx_curr_reg[10][index][7]/B (A2DFFQ_X1M_A9TL/B))

                      Pin                                   Type          Fanout  Load Arrival   
                                                                                  (fF)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clk)                                       <<<  launch                                0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[12]/CK                                                                       
    kmer_buffer_reg[12]/Q                              DFFRPQ_X4M_A9TL         2  11.8           
  cb_seqi/out_kmer[6][0] 
  g95/A                                                                                          
  g95/Y                                                BUF_X16M_A9TL           7  50.3           
u_kmer_buffer/out_kmer[6][0] 
const_u_hasher_mul_27_13/A[12] 
  g8067/A                                                                                        
  g8067/Y                                              INV_X11M_A9TL           1  11.3           
  g7953/B                                                                                        
  g7953/Y                                              NAND2_X8M_A9TL          1  13.3           
  g7942/B                                                                                        
  g7942/Y                                              NAND2_X8A_A9TL          5  31.4           
  g7568/B                                                                                        
  g7568/Y                                              XNOR3_X4M_A9TL          2  16.3           
  g7473/A                                                                                        
  g7473/Y                                              XNOR3_X4M_A9TL          3  22.8           
  g7297/B                                                                                        
  g7297/Y                                              XNOR3_X4M_A9TL          2  22.0           
  g7173/B                                                                                        
  g7173/Y                                              NAND2_X8M_A9TL          2  10.4           
  g7153/B                                                                                        
  g7153/Y                                              AND2_X4M_A9TL           2  12.5           
  g7144/A                                                                                        
  g7144/Y                                              INV_X4M_A9TL            2  10.2           
  g7105/CN                                                                                       
  g7105/Y                                              NAND3XXB_X6M_A9TL       5  18.8           
  g7095/BN                                                                                       
  g7095/Y                                              NAND2XB_X6M_A9TL        1  11.4           
  g7076/A                                                                                        
  g7076/Y                                              NAND2_X8M_A9TL          4  26.0           
  g7065/A                                                                                        
  g7065/Y                                              NAND2XB_X4M_A9TL        1   8.8           
  g7058/A                                                                                        
  g7058/Y                                              NAND2XB_X6M_A9TL        1   8.9           
  g7049/S0                                                                                       
  g7049/Y                                              MXT2_X6M_A9TL           1  22.4           
  g7048/A                                                                                        
  g7048/Y                                              INV_X16M_A9TL          13  80.3           
const_u_hasher_mul_27_13/Z[25] 
const_u_hasher_mul_29_12/A[8] 
  g10134/A                                                                                       
  g10134/Y                                             INV_X7P5M_A9TL          3  23.0           
  g9703/B                                                                                        
  g9703/Y                                              NAND2_X3M_A9TL          1   6.9           
  g9481/A                                                                                        
  g9481/Y                                              NAND2_X4M_A9TL          1   7.5           
  g9421/B                                                                                        
  g9421/Y                                              NAND2_X4A_A9TL          1  10.2           
  g9391/A                                                                                        
  g9391/Y                                              INV_X6M_A9TL            3  17.1           
  g9344/A                                                                                        
  g9344/Y                                              NAND2_X4M_A9TL          1  10.5           
  g9295/B                                                                                        
  g9295/Y                                              NAND2_X6A_A9TL          1  12.3           
  g9281/B                                                                                        
  g9281/Y                                              NAND2_X8A_A9TL          4  30.5           
  g9187/A                                                                                        
  g9187/Y                                              INV_X7P5M_A9TL          1   7.5           
  g9116/A                                                                                        
  g9116/Y                                              MXIT2_X4M_A9TL          1   9.6           
  g9043/S0                                                                                       
  g9043/Y                                              MXIT2_X4M_A9TL          2  18.4           
  g8902/B                                                                                        
  g8902/Y                                              NAND2_X8M_A9TL          3  15.3           
  g8813/A                                                                                        
  g8813/Y                                              NAND2_X4A_A9TL          1  10.2           
  g8802/A                                                                                        
  g8802/Y                                              INV_X6M_A9TL            2  17.6           
  g8751/A1                                                                                       
  g8751/Y                                              AOI21_X4M_A9TL          1   5.5           
  g8700/BN                                                                                       
  g8700/Y                                              NOR2XB_X8M_A9TL         1  11.4           
  g8683/A                                                                                        
  g8683/Y                                              NAND2XB_X8M_A9TL        5  41.7           
  g8412/A                                                                                        
  g8412/Y                                              AND2_X11M_A9TL          5  31.1           
  g8368/A1                                                                                       
  g8368/Y                                              OAI21_X4M_A9TL          1   8.8           
  g8361/A                                                                                        
  g8361/Y                                              NAND2XB_X6M_A9TL        1   9.4           
  g8352/S0                                                                                       
  g8352/Y                                              MXIT2_X4M_A9TL          1  14.1           
const_u_hasher_mul_29_12/Z[26] 
cb_parti118298/const_u_hasher_mul_29_12_Z[12] 
  g118498/A                                                                                      
  g118498/Y                                            INV_X9M_A9TL            5  40.0           
cb_parti118298/WALLACE_CSA_DUMMY_OP_groupi_in_0[3] 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g2522/A                                                                                        
  g2522/Y                                              INV_X6M_A9TL            2  19.9           
  g2439/A                                                                                        
  g2439/Y                                              NAND2_X6M_A9TL          1  11.3           
  g2421/B                                                                                        
  g2421/Y                                              NAND2_X8M_A9TL          2  18.7           
  g2322/A                                                                                        
  g2322/Y                                              NAND2XB_X6M_A9TL        2  12.6           
  g2271/A                                                                                        
  g2271/Y                                              AND2_X8M_A9TL           3  26.2           
  g2126/A2                                                                                       
  g2126/Y                                              AOI31_X6M_A9TL          1   9.0           
  g2116/A                                                                                        
  g2116/Y                                              NAND2_X6M_A9TL          2  18.6           
  g2095/B                                                                                        
  g2095/Y                                              NAND3XXB_X6M_A9TL       1  12.1           
  g2091/B                                                                                        
  g2091/Y                                              NAND2_X8M_A9TL          2  21.7           
  g2090/A                                                                                        
  g2090/Y                                              INV_X9M_A9TL            4  44.1           
  g2087/A                                                                                        
  g2087/Y                                              INV_X6M_A9TL            3  19.9           
  g2072/A0                                                                                       
  g2072/Y                                              AOI2XB1_X6M_A9TL        1  10.4           
  g2041/A0                                                                                       
  g2041/Y                                              OAI2XB1_X6M_A9TL        1   8.7           
  g2033/S0                                                                                       
  g2033/Y                                              MXT2_X6M_A9TL           7  42.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[21] 
u_sorter_lt_39_68_I3/A[21] 
  g900/A                                                                                         
  g900/Y                                               INV_X4M_A9TL            2  10.1           
  g840/A                                                                                         
  g840/Y                                               NOR2_X2A_A9TL           1   5.1           
  g790/BN                                                                                        
  g790/Y                                               NAND2XB_X6M_A9TL        1  12.8           
  g781/A1                                                                                        
  g781/Y                                               AOI21_X8M_A9TL          1   9.8           
  g772/B0                                                                                        
  g772/Y                                               OAI21_X8M_A9TL          1  12.1           
  g769/B                                                                                         
  g769/Y                                               NAND2_X8M_A9TL          1  11.5           
  g762/C                                                                                         
  g762/Y                                               AND3_X11M_A9TL          5  25.1           
u_sorter_lt_39_68_I3/Z 
cb_seqi/u_sorter_lt_39_68_I3_Z 
  g196532/B                                                                                      
  g196532/Y                                            AND2_X8M_A9TL           2  14.7           
  g195700/A                                                                                      
  g195700/Y                                            NOR2_X8B_A9TL           1   8.9           
  g194275/S0                                                                                     
  g194275/Y                                            MXT2_X6M_A9TL           4  33.6           
  g192807/A0                                                                                     
  g192807/Y                                            OAI2XB1_X8M_A9TL        4  34.0           
  g192425/A                                                                                      
  g192425/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g192405/B0                                                                                     
  g192405/Y                                            OAI2XB1_X8M_A9TL        4  30.3           
  g192229/A                                                                                      
  g192229/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g192221/B0                                                                                     
  g192221/Y                                            OAI2XB1_X8M_A9TL        3  18.8           
  g192153/S0                                                                                     
  g192153/Y                                            MXT2_X6M_A9TL           5  35.1           
  g192064/A                                                                                      
  g192064/Y                                            NAND2XB_X6M_A9TL        1   9.9           
  g192058/B0                                                                                     
  g192058/Y                                            OAI2XB1_X8M_A9TL        3  19.3           
  g192030/S0                                                                                     
  g192030/Y                                            MXT2_X6M_A9TL           3  31.2           
  g192005/A                                                                                      
  g192005/Y                                            INV_X6M_A9TL            2  20.2           
  g191949/A0                                                                                     
  g191949/Y                                            OAI2XB1_X8M_A9TL        4  30.5           
  g191388/A                                                                                      
  g191388/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g190872/B0                                                                                     
  g190872/Y                                            OAI2XB1_X8M_A9TL        4  30.6           
  g189803/A                                                                                      
  g189803/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g189795/B0                                                                                     
  g189795/Y                                            OAI2XB1_X8M_A9TL        4  30.5           
  g189754/A                                                                                      
  g189754/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g189746/B0                                                                                     
  g189746/Y                                            OAI2XB1_X8M_A9TL        4  30.5           
  g189683/A                                                                                      
  g189683/Y                                            NAND2XB_X6M_A9TL        1   9.7           
  g189671/B0                                                                                     
  g189671/Y                                            OAI2XB1_X8M_A9TL        4  29.5           
  g189615/B                                                                                      
  g189615/Y                                            AND2_X8M_A9TL           3  27.7           
  g189554/A                                                                                      
  g189554/Y                                            INV_X7P5M_A9TL          1   7.5           
  g189514/A                                                                                      
  g189514/Y                                            MXIT2_X4M_A9TL          3  19.5           
  g189442/S0                                                                                     
  g189442/Y                                            MXIT2_X4M_A9TL          3  18.8           
  g189368/S0                                                                                     
  g189368/Y                                            MXT2_X6M_A9TL           3  20.3           
  g189298/A                                                                                      
  g189298/Y                                            NAND2XB_X6M_A9TL        2  16.9           
  g189211/B                                                                                      
  g189211/Y                                            XNOR2_X4M_A9TL          3  20.5           
  g189153/A                                                                                      
  g189153/Y                                            NAND2_X6M_A9TL          3  26.2           
  g189089/A                                                                                      
  g189089/Y                                            INV_X9M_A9TL            1   9.8           
  g189060/B                                                                                      
  g189060/Y                                            NAND2_X6M_A9TL          1  11.3           
  g189052/B                                                                                      
  g189052/Y                                            NAND2_X8M_A9TL          4  38.6           
  g189003/A                                                                                      
  g189003/Y                                            INV_X11M_A9TL           1  11.4           
  g188976/A                                                                                      
  g188976/Y                                            NAND2_X8M_A9TL          1  12.1           
  g188969/B                                                                                      
  g188969/Y                                            NAND2_X8M_A9TL          4  32.0           
  g188945/A                                                                                      
  g188945/Y                                            INV_X7P5M_A9TL          1   9.0           
  g188906/A                                                                                      
  g188906/Y                                            NAND2_X6M_A9TL          1  11.3           
  g188899/B                                                                                      
  g188899/Y                                            NAND2_X8M_A9TL          4  34.9           
  g188868/A                                                                                      
  g188868/Y                                            INV_X7P5M_A9TL          1   9.0           
  g188837/A                                                                                      
  g188837/Y                                            NAND2_X6M_A9TL          1  12.1           
  g188827/B                                                                                      
  g188827/Y                                            NAND2_X8M_A9TL          4  32.0           
  g188807/A                                                                                      
  g188807/Y                                            INV_X7P5M_A9TL          1   9.0           
  g188766/A                                                                                      
  g188766/Y                                            NAND2_X6M_A9TL          1  11.3           
  g188760/B                                                                                      
  g188760/Y                                            NAND2_X8M_A9TL          3  23.0           
  g188699/A                                                                                      
  g188699/Y                                            XNOR2_X4M_A9TL          3  21.2           
  g188652/A                                                                                      
  g188652/Y                                            NAND2_X6A_A9TL          3  16.4           
  g188627/A                                                                                      
  g188627/Y                                            INV_X4M_A9TL            1   6.5           
  g188581/A                                                                                      
  g188581/Y                                            MXT2_X6M_A9TL           3  21.0           
  g188517/S0                                                                                     
  g188517/Y                                            MXT2_X6M_A9TL           3  21.9           
  g188456/S0                                                                                     
  g188456/Y                                            MXT2_X6M_A9TL           3  21.9           
  g188377/S0                                                                                     
  g188377/Y                                            MXT2_X6M_A9TL           3  22.2           
  g188323/S0                                                                                     
  g188323/Y                                            MXT2_X6M_A9TL           3  21.9           
  g188262/S0                                                                                     
  g188262/Y                                            MXT2_X6M_A9TL           3  22.4           
  g188195/A                                                                                      
  g188195/Y                                            XNOR2_X4M_A9TL          2  14.0           
  g188131/S0                                                                                     
  g188131/Y                                            MXT2_X6M_A9TL           4  37.7           
  g188113/A                                                                                      
  g188113/Y                                            INV_X4M_A9TL            1  12.2           
  g188091/A                                                                                      
  g188091/Y                                            NAND2_X8A_A9TL          2  29.2           
  g188043/A                                                                                      
  g188043/Y                                            INV_X16M_A9TL           7  52.2           
  g188017/A                                                                                      
  g188017/Y                                            NAND3XXB_X6M_A9TL       2  33.1           
  g187956/A                                                                                      
  g187956/Y                                            INV_X16M_A9TL          46 173.9           
  g187952/A                                                                                      
  g187952/Y                                            INV_X4M_A9TL            4  29.2           
  g186537/S0                                                                                     
  g186537/Y                                            MXIT2_X3M_A9TL          1   3.3           
  u_sorter_smallest_idx_curr_reg[10][index][7]/B  <<<  A2DFFQ_X1M_A9TL                           
  u_sorter_smallest_idx_curr_reg[10][index][7]/CK      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                            capture                           10000 R 
                                                       uncertainty                               
-------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[12]/CK
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[10][index][7]/B

The global mapper estimates a slack for this path of -1604ps.
 
Cost Group 'in2reg' target slack:   156 ps
Target path end-point (Pin: u_fm_FMbuffers_reg[1][504][1]/D (EDFFQ_X2M_A9TL/D))

               Pin                          Type        Fanout  Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj.sdc_line_15_1_1)                  ext delay                              
in_data[1]                              in port              2  10.7           
cb_seqi/in_data[1] 
  g191939/A0                                                                   
  g191939/Y                             AO21_X6M_A9TL       17 142.3           
  g191915/A                                                                    
  g191915/Y                             BUF_X16M_A9TL       64 160.1           
  u_fm_FMbuffers_reg[1][504][1]/D  <<<  EDFFQ_X2M_A9TL                         
  u_fm_FMbuffers_reg[1][504][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                        10000 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_data[1]
End-point    : cb_seqi/u_fm_FMbuffers_reg[1][504][1]/D

The global mapper estimates a slack for this path of 7247ps.
 
Cost Group 'cg_enable_group_clk' target slack:   154 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                       Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)          <<<    launch                               0 R 
(proj.sdc_line_15)          ext delay                                
rst_n                (i)    in port              1877  0.0           
cb_parti118298/rst_n (i)
  g118452/A                                                          
  g118452/Y                 NAND2_X2A_A9TL         11 30.1           
  g118449/B                                                          
  g118449/Y                 OR2_X0P5M_A9TL          1  3.4           
cb_parti118298/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7299ps.
 
              Distributing super-thread jobs: cb_seq_4995
                Sending 'cb_seq_4995' to server 'localhost_1_1'...
                  Sent 'cb_seq_4995' to server 'localhost_1_1'.
                Received 'cb_seq_4995' from server 'localhost_1_1'. (112564 ms elapsed)
              Distributing super-thread jobs: WALLACE_CSA_DUMMY_OP_group_1356
                Sending 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'...
                  Sent 'WALLACE_CSA_DUMMY_OP_group_1356' to server 'localhost_1_1'.
                Received 'WALLACE_CSA_DUMMY_OP_group_1356' from server 'localhost_1_1'. (2053 ms elapsed)
              Distributing super-thread jobs: mult_unsigned_const_376_377
                Sending 'mult_unsigned_const_376_377' to server 'localhost_1_1'...
                  Sent 'mult_unsigned_const_376_377' to server 'localhost_1_1'.
                Received 'mult_unsigned_const_376_377' from server 'localhost_1_1'. (8534 ms elapsed)
              Distributing super-thread jobs: cb_part mult_unsigned_const_192
                Sending 'cb_part' to server 'localhost_1_1'...
                  Sent 'cb_part' to server 'localhost_1_1'.
                Sending 'mult_unsigned_const_192' to server 'localhost_1_0'...
                  Sent 'mult_unsigned_const_192' to server 'localhost_1_0'.
                Received 'mult_unsigned_const_192' from server 'localhost_1_0'. (8146 ms elapsed)
                Received 'cb_part' from server 'localhost_1_1'. (141383 ms elapsed)
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type          Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                 launch                                          0 R 
(proj.sdc_line_15)          ext delay                           +2000    2000 R 
rst_n                (i)    in port              1877  0.0    0    +0    2000 R 
cb_parti118298/rst_n (i)
  g118452/A                                                        +0    2000   
  g118452/Y                 NAND2_X2A_A9TL         11 27.7  253  +145    2145 F 
  g118449/B                                                        +0    2145   
  g118449/Y                 OR2_X0P5M_A9TL          1  3.4   91  +220    2365 F 
cb_parti118298/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E   <<< (P)  PREICG_X0P5B_A9TR                      +0    2365   
  RC_CGIC_INST/CK           setup                             0  +229    2594 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                     10000 R 
                            uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7356ps 
Start-point  : rst_n
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

              Pin                         Type        Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                           launch                                       0 R 
(proj.sdc_line_15_2_1)                ext delay                        +2000    2000 R 
in_data[0]                            in port              2  8.1   54   +16    2016 R 
cb_seqi/in_data[0] 
  g192000/A0                                                              +0    2016   
  g192000/Y                           AO21_X3M_A9TL       15 44.6  219  +208    2225 R 
  drc_bufs198474/A                                                        +0    2225   
  drc_bufs198474/Y                    INV_X3B_A9TL        16 60.2  320  +269    2494 F 
  drc_bufs198389/A                                                        +0    2494   
  drc_bufs198389/Y                    INV_X2M_A9TL        16 41.0  295  +292    2786 R 
  u_fm_FMbuffers_reg[0][4][0]/D  <<<  EDFFQ_X1M_A9TL                      +0    2786   
  u_fm_FMbuffers_reg[0][4][0]/CK      setup                          0  +200    2986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                           capture                                  10000 R 
                                      uncertainty                        -50    9950 R 
---------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6964ps 
Start-point  : in_data[0]
End-point    : cb_seqi/u_fm_FMbuffers_reg[0][4][0]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
cb_seqi
  u_fm_waddr_reg[4]/CK                                        0    +0       0 R 
  u_fm_waddr_reg[4]/QN       DFFRPQN_X3M_A9TL      16 54.7  243  +409     409 F 
  g197514/A                                                        +0     409   
  g197514/Y                  INV_X9M_A9TL          15 50.7  128  +142     552 R 
cb_seqi/g59176_in_0 
cb_parti118298/cb_seqi_g59176_in_0 
  g118486/A                                                        +0     552   
  g118486/Y                  NAND4_X1M_A9TL         1  3.5  162  +125     676 F 
  g118470/C                                                        +0     676   
  g118470/Y                  NOR3_X1M_A9TL          1  4.3  251  +224     900 R 
  g118461/A                                                        +0     900   
  g118461/Y                  NAND3_X2M_A9TL         9 20.9  263  +227    1127 F 
  g118451/AN                                                       +0    1127   
  g118451/Y                  NAND2B_X2M_A9TL        6 19.7  183  +264    1391 F 
cb_parti118298/RC_CG_HIER_INST1_enable 
g118303/A                                                          +0    1391   
g118303/Y                    INV_X1B_A9TL           1  4.9  109  +117    1507 R 
out_wait                <<<  interconnect                   109    +0    1507 R 
                             out port                              +0    1507 R 
(proj.sdc_line_17_33_1)      ext delay                          +2000    3507 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6443ps 
Start-point  : cb_seqi/u_fm_waddr_reg[4]/CK
End-point    : out_wait

                        Pin                                     Type          Fanout Load Slew Delay Arrival   
                                                                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------------------
(clock clk)                                               launch                                           0 R 
u_kmer_buffer
  cb_seqi
    kmer_buffer_reg[3]/CK                                                                    0    +0       0 R 
    kmer_buffer_reg[3]/Q                                  DFFRPQ_X2M_A9TL          7 44.5  310  +430     430 R 
  cb_seqi/out_kmer[1][1] 
u_kmer_buffer/out_kmer[1][1] 
const_u_hasher_mul_27_13/A[3] 
  g8232/A                                                                                         +0     430   
  g8232/Y                                                 INV_X7P5M_A9TL          14 58.9  132  +136     566 F 
  g8226/A                                                                                         +0     566   
  g8226/Y                                                 INV_X11M_A9TL           13 57.5   96   +99     665 R 
  g7736/A                                                                                         +0     665   
  g7736/Y                                                 XOR3_X3M_A9TL            2 13.1   96  +180     846 F 
  g7569/B                                                                                         +0     846   
  g7569/Y                                                 XOR2_X2M_A9TL            1  6.9  206  +145     991 R 
  g7483/A                                                                                         +0     991   
  g7483/Y                                                 NAND2XB_X4M_A9TL         1  8.8   84   +78    1068 F 
  g7464/A                                                                                         +0    1068   
  g7464/Y                                                 NAND2XB_X6M_A9TL         3 16.9   91   +80    1149 R 
  g7410/A                                                                                         +0    1149   
  g7410/Y                                                 INV_X2M_A9TL             1  6.3   46   +52    1201 F 
  g7298/B                                                                                         +0    1201   
  g7298/Y                                                 MXIT2_X3M_A9TL           2 10.8  155   +98    1299 R 
  g7227/A                                                                                         +0    1299   
  g7227/Y                                                 NAND2XB_X4M_A9TL         1  7.3   67   +63    1362 F 
  g7215/A                                                                                         +0    1362   
  g7215/Y                                                 INV_X4M_A9TL             2 18.9   74   +72    1435 R 
  g7214/A                                                                                         +0    1435   
  g7214/Y                                                 INV_X4M_A9TL             2 14.5   44   +51    1486 F 
  g7183/A                                                                                         +0    1486   
  g7183/Y                                                 NAND2_X6B_A9TL           2 14.2   56   +48    1534 R 
  g7129/A                                                                                         +0    1534   
  g7129/Y                                                 NOR2_X8B_A9TL            2 13.5   72   +63    1597 F 
  g7122/A                                                                                         +0    1597   
  g7122/Y                                                 INV_X3M_A9TL             2  8.8   57   +60    1657 R 
  g7084/A1N                                                                                       +0    1657   
  g7084/Y                                                 AOI2XB1_X8M_A9TL         3 24.7  128  +168    1825 R 
  g7066/A0                                                                                        +0    1825   
  g7066/Y                                                 OAI2XB1_X6M_A9TL         1  9.4   58   +77    1902 F 
  g7054/S0                                                                                        +0    1902   
  g7054/Y                                                 MXIT2_X4M_A9TL           1 11.9   87   +95    1997 F 
  fopt/A                                                                                          +0    1997   
  fopt/Y                                                  INV_X7P5M_A9TL          10 56.6  114   +99    2096 R 
const_u_hasher_mul_27_13/Z[21] 
const_u_hasher_mul_29_12/A[4] 
  g10118/A                                                                                        +0    2096   
  g10118/Y                                                INV_X6M_A9TL            11 41.4   79   +80    2176 F 
  g10109/A                                                                                        +0    2176   
  g10109/Y                                                INV_X7P5M_A9TL          10 41.1   86   +82    2258 R 
  g9696/B                                                                                         +0    2258   
  g9696/Y                                                 NAND2_X3A_A9TL           2  8.8   77   +75    2333 F 
  g9476/A                                                                                         +0    2333   
  g9476/Y                                                 NAND2_X3A_A9TL           1  7.0   58   +61    2394 R 
  g9404/B                                                                                         +0    2394   
  g9404/Y                                                 NOR2_X4A_A9TL            2 10.0   65   +58    2452 F 
  g9091/B                                                                                         +0    2452   
  g9091/CO                                                CGEN_X2M_A9TL            2 11.3   98  +210    2662 F 
  g9016/A                                                                                         +0    2662   
  g9016/Y                                                 INV_X2M_A9TL             1  4.8   56   +61    2723 R 
  g8869/CI                                                                                        +0    2723   
  g8869/CON                                               CGENI_X2M_A9TL           1  6.1  101   +78    2801 F 
  g8745/A                                                                                         +0    2801   
  g8745/Y                                                 INV_X3M_A9TL             2 16.9   96   +92    2893 R 
  g8744/A                                                                                         +0    2893   
  g8744/Y                                                 INV_X6M_A9TL             2 13.4   40   +44    2937 F 
  g8720/A                                                                                         +0    2937   
  g8720/Y                                                 NAND2XB_X6M_A9TL         1  7.4   64   +45    2982 R 
  g8669/A                                                                                         +0    2982   
  g8669/Y                                                 NAND2_X4B_A9TL           1 11.3   74   +69    3052 F 
  g8655/B                                                                                         +0    3052   
  g8655/Y                                                 NAND2_X8M_A9TL           3 15.4   68   +73    3124 R 
  g8542/A1N                                                                                       +0    3124   
  g8542/Y                                                 AOI2XB1_X8M_A9TL         2 17.3  103  +158    3282 R 
  g8429/B                                                                                         +0    3282   
  g8429/Y                                                 NAND2_X8A_A9TL           2 19.1   64   +75    3357 F 
  g8428/A                                                                                         +0    3357   
  g8428/Y                                                 INV_X7P5M_A9TL           2 14.9   44   +48    3405 R 
  g8417/A                                                                                         +0    3405   
  g8417/Y                                                 NAND2_X4M_A9TL           1  9.5   54   +48    3452 F 
  g8395/B                                                                                         +0    3452   
  g8395/Y                                                 AND3_X8M_A9TL            1 12.3   41  +111    3563 F 
  g8382/A                                                                                         +0    3563   
  g8382/Y                                                 NAND2_X8A_A9TL           3 17.0   55   +45    3608 R 
  g8369/A                                                                                         +0    3608   
  g8369/Y                                                 NAND2_X3A_A9TL           1  6.8   63   +57    3666 F 
  g10229/A                                                                                        +0    3666   
  g10229/Y                                                NAND2XB_X4M_A9TL         1  7.8   74   +64    3729 R 
  g8350/S0                                                                                        +0    3729   
  g8350/Y                                                 MXT2_X4M_A9TL            4 26.6   94  +170    3899 F 
const_u_hasher_mul_29_12/Z[28] 
WALLACE_CSA_DUMMY_OP_groupi/in_0[9] 
  g2494/A                                                                                         +0    3899   
  g2494/Y                                                 NOR2_X4A_A9TL            1  7.0   85   +82    3981 R 
  g2411/B                                                                                         +0    3981   
  g2411/Y                                                 NOR2_X4A_A9TL            1  8.8   53   +64    4044 F 
  g2367/A                                                                                         +0    4044   
  g2367/Y                                                 NAND2XB_X6M_A9TL         3 15.5   86   +66    4110 R 
  g2254/B                                                                                         +0    4110   
  g2254/Y                                                 NAND2_X4A_A9TL           1 11.4   75   +74    4184 F 
  g2194/A                                                                                         +0    4184   
  g2194/Y                                                 NAND2XB_X8M_A9TL         2 21.6   87   +75    4259 R 
  g2158/A0                                                                                        +0    4259   
  g2158/Y                                                 AOI2XB1_X8M_A9TL         2 14.2   65   +71    4329 F 
  g2134/A0                                                                                        +0    4329   
  g2134/Y                                                 OAI21_X6M_A9TL           1 11.1   98   +92    4421 R 
  g2118/A                                                                                         +0    4421   
  g2118/Y                                                 NOR2XB_X8M_A9TL          1 11.4   53   +56    4477 F 
  g2091/A                                                                                         +0    4477   
  g2091/Y                                                 NAND2_X8M_A9TL           2 23.4   85   +70    4547 R 
  g2076/B                                                                                         +0    4547   
  g2076/Y                                                 AND2_X8M_A9TL            6 39.6   90  +133    4680 R 
  g2074/A                                                                                         +0    4680   
  g2074/Y                                                 INV_X2M_A9TL             1  7.1   49   +56    4735 F 
  g2056/A0                                                                                        +0    4735   
  g2056/Y                                                 OAI2XB1_X4M_A9TL         1  7.8  103   +89    4824 R 
  g2035/S0                                                                                        +0    4824   
  g2035/Y                                                 MXT2_X4M_A9TL            7 44.8  132  +202    5026 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
g118596/A                                                                                         +0    5026   
g118596/Y                                                 BUFH_X1M_A9TL            2  9.8  110  +157    5184 F 
g118595/A                                                                                         +0    5184   
g118595/Y                                                 BUFH_X1M_A9TL            4 11.2  122  +157    5341 F 
u_sorter_lt_39_68_I8/A[31] 
  g888/A                                                                                          +0    5341   
  g888/Y                                                  INV_X1M_A9TL             2  6.2  111  +106    5447 R 
  g926/A                                                                                          +0    5447   
  g926/Y                                                  NAND2_X1B_A9TL           2  7.5  162  +132    5580 F 
  g815/A                                                                                          +0    5580   
  g815/Y                                                  AND2_X4M_A9TL            2  9.6   48  +145    5725 F 
  g913/A1N                                                                                        +0    5725   
  g913/Y                                                  OAI2XB1_X0P5M_A9TL       1  3.5  166  +180    5904 F 
  g2/B0                                                                                           +0    5904   
  g2/Y                                                    AOI2XB1_X1M_A9TL         1  6.3  235  +196    6100 R 
  g754/A0N                                                                                        +0    6100   
  g754/Y                                                  AO1B2_X3M_A9TL           1  6.6   85   +99    6200 F 
  g751/A                                                                                          +0    6200   
  g751/Y                                                  NOR2_X4A_A9TL            2 12.8  121  +104    6303 R 
u_sorter_lt_39_68_I8/Z 
cb_seqi/u_sorter_lt_39_68_I8_Z 
  g197180/A                                                                                       +0    6303   
  g197180/Y                                               INV_X4M_A9TL             2 10.4   48   +52    6356 F 
  g192171/BN                                                                                      +0    6356   
  g192171/Y                                               NAND2XB_X6M_A9TL         2 10.3   56  +112    6467 F 
  g192105/A                                                                                       +0    6467   
  g192105/Y                                               INV_X2M_A9TL             2 12.2   92   +78    6545 R 
  g192060/A                                                                                       +0    6545   
  g192060/Y                                               MXT2_X6M_A9TL            3 17.5   67  +138    6684 R 
  g192027/S0                                                                                      +0    6684   
  g192027/Y                                               MXT2_X6M_A9TL            3 15.6   64  +143    6826 F 
  g191999/B                                                                                       +0    6826   
  g191999/Y                                               NAND2_X4M_A9TL           2  9.1   73   +73    6900 R 
  g190869/B                                                                                       +0    6900   
  g190869/Y                                               XNOR2_X3M_A9TL           2 14.5  230  +158    7057 R 
  g189835/A                                                                                       +0    7057   
  g189835/Y                                               INV_X5M_A9TL             2 11.5   70   +69    7126 F 
  g189834/A                                                                                       +0    7126   
  g189834/Y                                               INV_X3M_A9TL             2 15.3   81   +77    7203 R 
  g189825/B                                                                                       +0    7203   
  g189825/Y                                               NAND2_X6A_A9TL           2 11.2   54   +65    7269 F 
  g189766/A                                                                                       +0    7269   
  g189766/Y                                               INV_X4M_A9TL             2 16.6   66   +62    7331 R 
  g189755/B                                                                                       +0    7331   
  g189755/Y                                               NAND2_X4M_A9TL           1  7.4   51   +54    7385 F 
  g189748/B0N                                                                                     +0    7385   
  g189748/Y                                               AO21B_X4M_A9TL           3 15.2   87   +63    7447 R 
  g189673/A                                                                                       +0    7447   
  g189673/Y                                               XNOR2_X4M_A9TL           2 12.2  189  +102    7550 R 
  g189600/A                                                                                       +0    7550   
  g189600/Y                                               XNOR2_X3M_A9TL           2 14.0  227  +146    7696 R 
  g189516/A0                                                                                      +0    7696   
  g189516/Y                                               AO21B_X4M_A9TL           3 16.3   92  +189    7885 R 
  g200513/A                                                                                       +0    7885   
  g200513/Y                                               XOR2_X3M_A9TL            2 12.0  215  +111    7996 R 
  g200511/A                                                                                       +0    7996   
  g200511/Y                                               XNOR2_X3M_A9TL           2 11.7  207  +145    8141 R 
  g189317/A                                                                                       +0    8141   
  g189317/Y                                               INV_X2M_A9TL             2  7.1   78   +83    8224 F 
  g200592/A                                                                                       +0    8224   
  g200592/Y                                               NAND2XB_X2M_A9TL         2 14.6  173  +124    8348 R 
  g189249/A                                                                                       +0    8348   
  g189249/Y                                               INV_X5M_A9TL             2 13.2   61   +63    8411 F 
  g189214/A                                                                                       +0    8411   
  g189214/Y                                               NAND2_X4B_A9TL           1 12.1   63   +61    8472 R 
  g189212/B                                                                                       +0    8472   
  g189212/Y                                               NAND2_X8M_A9TL           3 18.1   58   +56    8527 F 
  g189138/S0                                                                                      +0    8527   
  g189138/Y                                               MXT2_X6M_A9TL            3 17.1   67  +142    8670 R 
  g2/A                                                                                            +0    8670   
  g2/Y                                                    XOR2_X4M_A9TL            2 11.7  188   +96    8766 R 
  g188974/A                                                                                       +0    8766   
  g188974/Y                                               XOR2_X3M_A9TL            2 10.7  196  +134    8900 R 
  g188904/S0                                                                                      +0    8900   
  g188904/Y                                               MXT2_X3M_A9TL            3 19.3   94  +208    9109 F 
  g188832/S0                                                                                      +0    9109   
  g188832/Y                                               MXT2_X6M_A9TL            3 19.5   71  +159    9267 R 
  g188765/S0                                                                                      +0    9267   
  g188765/Y                                               MXT2_X6M_A9TL            3 18.1   67  +148    9415 F 
  g188704/S0                                                                                      +0    9415   
  g188704/Y                                               MXT2_X6M_A9TL            3 15.9   63  +144    9559 R 
  g188641/S0                                                                                      +0    9559   
  g188641/Y                                               MXT2_X6M_A9TL            3 18.0   67  +145    9704 F 
  g188581/S0                                                                                      +0    9704   
  g188581/Y                                               MXT2_X6M_A9TL            3 18.5   68  +148    9853 R 
  g188517/S0                                                                                      +0    9853   
  g188517/Y                                               MXT2_X6M_A9TL            3 15.8   64  +143    9996 F 
  g188456/S0                                                                                      +0    9996   
  g188456/Y                                               MXT2_X4M_A9TL            3 18.5   85  +158   10154 R 
  g188377/S0                                                                                      +0   10154   
  g188377/Y                                               MXT2_X6M_A9TL            3 18.1   67  +152   10306 F 
  g188323/S0                                                                                      +0   10306   
  g188323/Y                                               MXT2_X6M_A9TL            3 19.3   69  +147   10454 F 
  g188262/S0                                                                                      +0   10454   
  g188262/Y                                               MXT2_X6M_A9TL            3 20.2   72  +152   10605 R 
  g188195/A                                                                                       +0   10605   
  g188195/Y                                               XNOR2_X4M_A9TL           2 14.0  198  +102   10707 R 
  g188131/S0                                                                                      +0   10707   
  g188131/Y                                               MXT2_X6M_A9TL            4 33.6   89  +204   10912 F 
  g188090/A                                                                                       +0   10912   
  g188090/Y                                               NOR2XB_X8M_A9TL          2 16.0   88   +83   10995 R 
  g188039/A                                                                                       +0   10995   
  g188039/Y                                               AND2_X11M_A9TL           4 26.4   56  +107   11102 R 
  g187921/A                                                                                       +0   11102   
  g187921/Y                                               AND2_X8M_A9TL            4 29.4   71  +110   11212 R 
  g186299/A                                                                                       +0   11212   
  g186299/Y                                               NAND3XXB_X6M_A9TL        1  8.7   77   +56   11268 F 
  g185956/A                                                                                       +0   11268   
  g185956/Y                                               INV_X5M_A9TL             2 19.0   67   +69   11337 R 
  g185955/A                                                                                       +0   11337   
  g185955/Y                                               INV_X11M_A9TL           14 68.9   63   +63   11401 F 
  g185949/A                                                                                       +0   11401   
  g185949/Y                                               INV_X11M_A9TL           14 42.3   64   +64   11464 R 
  g184720/AN                                                                                      +0   11464   
  g184720/Y                                               NAND3B_X3M_A9TL          1  5.4  105  +127   11591 R 
  g183433/A                                                                                       +0   11591   
  g183433/Y                                               NAND3XXB_X3M_A9TL        1  3.7   70   +62   11654 F 
  u_sorter_smallest_idx_curr_reg[1][signature][4]/D  <<<  DFFQ_X2M_A9TL                           +0   11654   
  u_sorter_smallest_idx_curr_reg[1][signature][4]/CK      setup                              0   +73   11727 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                               capture                                      10000 R 
                                                          uncertainty                            -50    9950 R 
---------------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :   -1777ps (TIMING VIOLATION)
Start-point  : u_kmer_buffer/cb_seqi/kmer_buffer_reg[3]/CK
End-point    : cb_seqi/u_sorter_smallest_idx_curr_reg[1][signature][4]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   36 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              220794    -1776 
            Worst cost_group: reg2reg, WNS: -1776.8
            Path: u_kmer_buffer/kmer_buffer_reg[3]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][4]/D

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg             -1604    -1777      -1%    10000 
                reg2out               159     6443             10000 
                 in2reg               156     6964             10000 
    cg_enable_group_clk               154     7356             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 909.23 sec
          foreground process active time          : 108.84 sec
          background processes total active time  : 833.32 sec
          approximate speedup                     : 1.04X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  2  |        2707.6        |          2755.8           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      1041.8 [1]      |        1094.0 [1]         |
| localhost_1_1 |      655.6 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child process is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  3697       41        100.0
Excluded from State Retention    3697       41        100.0
    - Will not convert           3697       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    3697       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 929, CPU_Time 883.5720079999896
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  55.1( 53.9) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  43.9( 45.1) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_top/fv_map.fv.json' for netlist 'fv/proj_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 11, CPU_Time 11.648175999999694
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  54.8( 53.6) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  43.7( 44.8) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:33(00:37:48) |  00:00:11(00:00:11) |   0.6(  0.5) |   20:16:14 (Aug11) |   2.36 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.6593299999994997
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  54.7( 53.5) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  43.6( 44.8) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:33(00:37:48) |  00:00:11(00:00:11) |   0.6(  0.5) |   20:16:14 (Aug11) |   2.36 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:35(00:37:49) |  00:00:01(00:00:01) |   0.1(  0.0) |   20:16:15 (Aug11) |   2.36 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_top ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_top
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
Time taken by ConstProp Step: 00:00:20
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 21, CPU_Time 21.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  54.2( 53.0) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  43.2( 44.4) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:33(00:37:48) |  00:00:11(00:00:11) |   0.6(  0.5) |   20:16:14 (Aug11) |   2.36 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:35(00:37:49) |  00:00:01(00:00:01) |   0.1(  0.0) |   20:16:15 (Aug11) |   2.36 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:56(00:38:10) |  00:00:21(00:00:21) |   1.0(  1.0) |   20:16:36 (Aug11) |   2.59 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                219649    -2499  -2742055     17922        0      286
            Worst cost_group: reg2reg, WNS: -2499.9
            Path: u_kmer_buffer/kmer_buffer_reg[3]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][10]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               219649    -2499  -2742055     17922        0      286
            Worst cost_group: reg2reg, WNS: -2499.9
            Path: u_kmer_buffer/kmer_buffer_reg[3]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][10]/D
 incr_delay               222490    -1381  -1722669     17309        0      305
            Worst cost_group: reg2reg, WNS: -1381.8
            Path: u_kmer_buffer/kmer_buffer_reg[5]/CK -->
                    u_sorter_smallest_idx_curr_reg[7][index][4]/B
 incr_delay               222960    -1281  -1595077     17309        0      305
            Worst cost_group: reg2reg, WNS: -1281.1
            Path: u_kmer_buffer/kmer_buffer_reg[5]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][4]/D
 incr_delay               223033    -1250  -1570681     16902        0      305
            Worst cost_group: reg2reg, WNS: -1250.5
            Path: u_kmer_buffer/kmer_buffer_reg[9]/CK -->
                    u_sorter_smallest_idx_curr_reg[23][index][3]/B
 incr_delay               223079    -1241  -1558873     16902        0      303
            Worst cost_group: reg2reg, WNS: -1241.5
            Path: u_kmer_buffer/kmer_buffer_reg[9]/CK -->
                    u_sorter_smallest_idx_curr_reg[23][index][3]/B
 incr_delay               223096    -1237  -1553625     16902        0      303
            Worst cost_group: reg2reg, WNS: -1237.5
            Path: u_kmer_buffer/kmer_buffer_reg[5]/CK -->
                    u_sorter_smallest_idx_curr_reg[23][index][3]/B

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      3143  (     1125 /     1163 )  85.97
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       702  (        0 /        0 )  0.00
    plc_st_fence       702  (        0 /        0 )  0.00
        plc_star       702  (        0 /        0 )  0.00
      plc_laf_st       702  (        0 /        0 )  0.00
 plc_laf_st_fence       702  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt      1279  (      165 /      182 )  23.95
   plc_laf_lo_st       714  (        0 /        0 )  0.00
       plc_lo_st       714  (        0 /        0 )  0.00
        mb_split       714  (        0 /        0 )  0.01

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                 223096    -1237  -1553625     16902        0      303
            Worst cost_group: reg2reg, WNS: -1237.5
            Path: u_kmer_buffer/kmer_buffer_reg[5]/CK -->
                    u_sorter_smallest_idx_curr_reg[23][index][3]/B
 incr_tns                 223443    -1228  -1520252     22198        0      303
            Worst cost_group: reg2reg, WNS: -1228.8
            Path: u_kmer_buffer/kmer_buffer_reg[5]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
 incr_tns                 223530    -1218  -1503656     26415        0      303
            Worst cost_group: reg2reg, WNS: -1218.3
            Path: u_kmer_buffer/kmer_buffer_reg[14]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
 incr_tns                 223530    -1218  -1503656     26415        0      303
            Worst cost_group: reg2reg, WNS: -1218.3
            Path: u_kmer_buffer/kmer_buffer_reg[14]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      4652  (      955 /     1288 )  20.21
   plc_laf_lo_st      3697  (        0 /        0 )  0.01
       plc_lo_st      3697  (        0 /        0 )  0.00
            fopt      3697  (        0 /        0 )  0.37
       crit_dnsz      6965  (      546 /      663 )  31.77
             dup      3151  (        0 /        0 )  0.55
        setup_dn      3151  (      135 /      144 )  5.81
        mb_split      3016  (        0 /        0 )  0.02

PBS_TechMap-Postmap Cleanup - Elapsed_Time 183, CPU_Time 181.24951399984366
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  49.7( 48.7) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  39.7( 40.8) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:33(00:37:48) |  00:00:11(00:00:11) |   0.5(  0.5) |   20:16:14 (Aug11) |   2.36 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:35(00:37:49) |  00:00:01(00:00:01) |   0.1(  0.0) |   20:16:15 (Aug11) |   2.36 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:56(00:38:10) |  00:00:21(00:00:21) |   0.9(  0.9) |   20:16:36 (Aug11) |   2.59 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:39:57(00:41:13) |  00:03:01(00:03:03) |   8.1(  8.0) |   20:19:39 (Aug11) |   2.59 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:50(00:03:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:41:42 (Aug11) |   1.15 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:18(00:21:46) |  00:18:27(00:18:30) |  49.7( 48.7) |   20:00:12 (Aug11) |   1.77 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:22(00:21:50) |  00:00:04(00:00:04) |   0.2(  0.2) |   20:00:16 (Aug11) |   1.77 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:35(00:22:05) |  00:00:13(00:00:15) |   0.6(  0.7) |   20:00:31 (Aug11) |   1.73 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:21:38(00:22:08) |  00:00:03(00:00:03) |   0.1(  0.1) |   20:00:34 (Aug11) |   1.73 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:21(00:37:37) |  00:14:43(00:15:29) |  39.7( 40.8) |   20:16:03 (Aug11) |   2.71 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:33(00:37:48) |  00:00:11(00:00:11) |   0.5(  0.5) |   20:16:14 (Aug11) |   2.36 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:35(00:37:49) |  00:00:01(00:00:01) |   0.1(  0.0) |   20:16:15 (Aug11) |   2.36 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:36:56(00:38:10) |  00:00:21(00:00:21) |   0.9(  0.9) |   20:16:36 (Aug11) |   2.59 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:39:57(00:41:13) |  00:03:01(00:03:03) |   8.1(  8.0) |   20:19:39 (Aug11) |   2.59 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:39:57(00:41:14) |  00:00:00(00:00:01) |   0.0(  0.0) |   20:19:40 (Aug11) |   2.59 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            2         -         -     73736    341110      1727
##>M:Pre Cleanup                        0         -         -     73736    341110      1727
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                     11         -         -     42636    144491      2360
##>M:Const Prop                         0     -1776   2199716     42636    144491      2360
##>M:Cleanup                          183     -1218   1503656     43096    147780      2593
##>M:MBCI                               0         -         -     43096    147780      2593
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             955
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1151
##>========================================================================================

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        2593.2        |          2755.8           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        686.0         |          1094.0           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 20:19
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_top' using 'low' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 6 clock gate paths.

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_top
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 3
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                223530    -1218  -1503656     26415        0      303
            Worst cost_group: reg2reg, WNS: -1218.3
            Path: u_kmer_buffer/kmer_buffer_reg[14]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
-------------------------------------------------------------------------------
 const_prop               223536    -1218  -1503653     10263        0      303
            Worst cost_group: reg2reg, WNS: -1218.3
            Path: u_kmer_buffer/kmer_buffer_reg[14]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
 simp_cc_inputs           223062    -1207  -1484100     10263        0      302
            Worst cost_group: reg2reg, WNS: -1207.7
            Path: u_kmer_buffer/kmer_buffer_reg[4]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               223062    -1207  -1484100     10263        0      302
            Worst cost_group: reg2reg, WNS: -1207.7
            Path: u_kmer_buffer/kmer_buffer_reg[4]/CK -->
                    u_sorter_smallest_idx_curr_reg[1][signature][7]/D
 incr_delay               223302    -1170  -1441450     10548        0      271
            Worst cost_group: reg2reg, WNS: -1170.3
            Path: u_kmer_buffer/kmer_buffer_reg[12]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][5]/D
 incr_delay               223449    -1156  -1429321     10797        0      271
            Worst cost_group: reg2reg, WNS: -1156.6
            Path: u_kmer_buffer/kmer_buffer_reg[4]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223540    -1149  -1419481     10797        0      271
            Worst cost_group: reg2reg, WNS: -1149.1
            Path: u_kmer_buffer/kmer_buffer_reg[6]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223613    -1146  -1416070     10797        0      271
            Worst cost_group: reg2reg, WNS: -1146.5
            Path: u_kmer_buffer/kmer_buffer_reg[10]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223635    -1143  -1412527     10797        0      271
            Worst cost_group: reg2reg, WNS: -1143.8
            Path: u_kmer_buffer/kmer_buffer_reg[12]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223739    -1138  -1404918     10797        0      271
            Worst cost_group: reg2reg, WNS: -1138.0
            Path: u_kmer_buffer/kmer_buffer_reg[10]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223744    -1137  -1404524     10797        0      271
            Worst cost_group: reg2reg, WNS: -1137.7
            Path: u_kmer_buffer/kmer_buffer_reg[10]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D
 incr_delay               223746    -1137  -1404262     10797        0      271
            Worst cost_group: reg2reg, WNS: -1137.5
            Path: u_kmer_buffer/kmer_buffer_reg[12]/CK -->
                    u_sorter_smallest_idx_curr_reg[0][signature][21]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2428  (      280 /      297 )  23.05
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      1047  (        0 /        0 )  0.00
    plc_st_fence      1047  (        0 /        0 )  0.00
        plc_star      1047  (        0 /        0 )  0.00
      plc_laf_st      1047  (        0 /        0 )  0.00
 plc_laf_st_fence      1047  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt      1373  (       52 /       65 )  11.57
   plc_laf_lo_st      1051  (        0 /        0 )  0.00
       plc_lo_st      1051  (        0 /        0 )  0.00
        mb_split      1051  (        0 /        0 )  0.01

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                         Message Text                                           |
----------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                   |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                          |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                               |
|         |        |      |All computed switching activities are removed.                                                  |
| POPT-96 |Info    |    2 |One or more cost groups were automatically created for clock gate enable paths.                 |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false. |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                   |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                       |
----------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_top.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_top.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_top.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:14 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance                          Module                       Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------
proj_top                                                                43117 148007.880 75738.017   223745.897 
  u_kmer_buffer proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32          57    284.400    53.037      337.437 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:15 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                           
        Gate         Instances     Area                         Library                      
---------------------------------------------------------------------------------------------
A2DFFQ_X0P5M_A9TL          288    2073.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X1M_A9TL            288    2177.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X2M_A9TL               1      11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL                1       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TH                4      18.720    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL               31     145.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TR                6      28.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
ADDH_X1P4M_A9TL              1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL                1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TL              1       1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR            239     430.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X11M_A9TL              11     122.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               86     154.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TL              3       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TR              1       2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               43     108.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL               18      71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL               25     108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL               14      85.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL               16     126.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X0P5M_A9TL              7      17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X11M_A9TL               6     101.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL             1013    2552.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL               20      86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL                5      28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X4M_A9TL                2      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X6M_A9TL                3      30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X8M_A9TL                7      88.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TL              2       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TR              9      25.920    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X1P4M_A9TR              1       6.120    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X8M_A9TL                2      41.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL               1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL               7      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL               8      43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X4M_A9TL               1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X6M_A9TL               1       9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P5M_A9TL             2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              19      47.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              67     241.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X3M_A9TL              21     113.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X4M_A9TL              31     189.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X6M_A9TL              23     207.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P7M_A9TR              4      11.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL                5      14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TR                1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO21_X2M_A9TL                2       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X3M_A9TL                2      13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X4M_A9TL                1       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X0P7M_A9TR             84     272.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL                2       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL         1801    4538.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL             26      65.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL            3      11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TL              8      34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X0P7M_A9TR           20      57.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL              1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X4M_A9TR              1       7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21B_X6M_A9TL              1      10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X8M_A9TL              2      26.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL             3       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR           140     302.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              67     144.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              35     126.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TR               1       3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X3M_A9TL              15      70.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X4M_A9TL              16      97.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X6M_A9TL              26     234.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X8M_A9TL              21     249.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TL          104     336.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR         1870    6058.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             10      32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X0P7M_A9TL           19      75.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL           365     919.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P7M_A9TL             3       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             417    1050.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TL           8      23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TR           2       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            68     195.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1P4M_A9TL           2       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X2M_A9TL            14      60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL             8      46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X4M_A9TL            11      83.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X6M_A9TL             7      73.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X8M_A9TL            13     177.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X0P7M_A9TL           153     385.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL             158     398.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TL               1       4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X6M_A9TL               6      71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X0P5M_A9TL           367    1056.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL             260     748.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BMXIT_X1M_A9TL               1      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BMXT_X1M_A9TL                3      33.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             31      44.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR              3       4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X0P8M_A9TL              1       1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P8M_A9TR              1       1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL               19      27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P2M_A9TR              1       2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X1P4M_A9TL            189     408.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL                9      22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2P5M_A9TL              1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL                7      20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TR                1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               11      43.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X5M_A9TL                2       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL              2      13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X9M_A9TL                3      22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X11M_A9TL                1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X13M_A9TL                7      60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X16M_A9TL                4      41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1B_A9TL                 1       1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TL                 1       1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1P2B_A9TL               1       1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1P7B_A9TR               1       2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUF_X1P7M_A9TL             143     308.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL                19      41.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL             312     786.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL               134     337.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3P5M_A9TL               1       3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X4B_A9TL                 2       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X6M_A9TL                25     108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X9M_A9TL                 4      24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X2M_A9TL             3      32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL              63     181.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1P4M_A9TL             4      21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              39     210.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TR               1       5.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL                6      21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR                3      10.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X1P4M_A9TL              2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1P4M_A9TR              1       3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL                9      35.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X1M_A9TL               1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X2M_A9TL               6      49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL               54     408.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X2M_A9TL              957    7923.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X3M_A9TL                6      54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X3M_A9TL             8      77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL              7      60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL             10      90.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL              5      46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL             18     181.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DLY4_X2M_A9TR                1       5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
EDFFQ_X1M_A9TL            2004   22364.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH               3       3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TR               2       2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL               1       1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              26      28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P8M_A9TL              38      41.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TL                3      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TR                1       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL              120     691.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TR                2      11.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X13B_A9TL                7      47.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL               48     328.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16B_A9TL                5      41.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16M_A9TL               33     273.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                 8       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               980    1058.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P4B_A9TL               1       1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P4M_A9TL              75     108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P4M_A9TR               1       1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X1P7B_A9TL               1       1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1P7M_A9TR               3       4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL               108     155.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TR                 2       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL              2820    4060.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TR                 3       4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X2P5M_A9TL              11      23.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                87     187.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TR                 1       2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL               167     360.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TR                 2       4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TL              10      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TR               4      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X4B_A9TL                30      75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL               429    1081.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TR                 1       2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TL                 4      11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL               145     417.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6B_A9TL                19      68.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                86     309.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL               9      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL             174     751.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9B_A9TL                 5      23.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                47     219.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQ_X1M_A9TL              41     177.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X3B_A9TL                 2      16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X3M_A9TL                 2      16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4B_A9TL                 2      18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X6B_A9TL                 3      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X6M_A9TL                 1      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X8B_A9TL                 1      18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL           535    1733.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR          4474   14495.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL             269     968.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TR              13      46.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1P4M_A9TL             6      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL              96     622.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL              91     687.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X4M_A9TL              49     493.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TH             48     172.800    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL            438    1576.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1M_A9TL                7      30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL             15      75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TR              2      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL                3      20.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL               19     157.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL               20     194.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL              105    1096.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR            5      10.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL             59     127.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1P4M_A9TL            3       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL             32      92.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TR              1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL             16      63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X4M_A9TL             11      51.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X4M_A9TR              1       4.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X6M_A9TL             16     109.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL              7      60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL           708    1529.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1P4M_A9TL          30      86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL           758    2183.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TR             6      17.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL           119     471.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL            89     416.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL            89     608.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TR             6      41.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL            65     561.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TR             3      25.920    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL          4313    6210.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             193     277.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              60      86.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             208     299.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4A_A9TL             2       5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL           125     270.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL             130     327.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2B_A9TL               6      15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL             132     332.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TR               5      12.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              91     327.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3B_A9TL               3      10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL              26      93.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TR               8      28.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              41     177.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL              72     311.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL             127     502.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TR               4      15.840    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL              52     318.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6B_A9TL              12      73.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL              44     269.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TR               2      12.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X8A_A9TL              22     182.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8B_A9TL               2      16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8B_A9TR               1       8.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL              60     453.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TL              1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TR              3       7.560    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3B_X1P4M_A9TL            1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X3M_A9TL             13      65.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X4M_A9TL              2      12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X6M_A9TL              1       9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X0P7M_A9TL          1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL           75     189.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1P4M_A9TL          1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X2M_A9TL          440    1742.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X3M_A9TL           45     226.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X4M_A9TL           25     153.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X6M_A9TL           13     117.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL           131     282.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL               5      10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL              44      95.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL               5      16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TR               1       3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3_X3A_A9TL               3      14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X3M_A9TL               3      14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X4M_A9TL               6      34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL              15     118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6M_A9TL              15     129.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          16      46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X3M_A9TL           1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P5M_A9TL            36      90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P7A_A9TL             1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL               5      12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1M_A9TL               4      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1P4A_A9TL             1       3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL               1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X4A_A9TL               1       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL              43      92.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1P4M_A9TL             1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL               8      23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TR               2       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL               4      14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X4M_A9TL               4      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X6M_A9TR               3      20.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2B_X8M_A9TL               2      16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P5M_A9TL           39      84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P7M_A9TL            3       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             37      79.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1P4M_A9TR            1       2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL             43     123.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL             52     187.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL             15      64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL             35     226.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL             22     182.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TR              1       8.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X0P5A_A9TH              4       5.760    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
NOR2_X0P5B_A9TL              2       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL             39      56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               72     103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              150     216.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL               14      20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL             64     138.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4B_A9TL              1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4M_A9TL              1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL              100     252.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL                3       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL                4      10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               32     103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TR                2       6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X3B_A9TL                6      19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TL                2       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3M_A9TR                1       3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL               48     190.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4B_A9TL                1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TL                5      19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TR                1       3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X6A_A9TL               17     104.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL                1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8A_A9TL                3      22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8B_A9TL               10      75.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8M_A9TL                6      45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P5M_A9TR              1       2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR3_X0P7A_A9TL             24      51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7M_A9TL              1       2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL                3       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL              513    1108.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1P4M_A9TL              3       9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2A_A9TL               26      84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL                2       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X4M_A9TL                6      36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TH             1       3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            46     149.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X1M_A9TL               4      18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X1P4M_A9TL             1       5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X2M_A9TL              10      57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X3M_A9TL               1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL               1      10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TR              2       5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               17      48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X3M_A9TL                2      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               14      45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL           32      80.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P7M_A9TL            1       2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL            115     289.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL          210     831.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL            773    3339.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X3M_A9TL             16      97.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X4M_A9TL              1       7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL              1       2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X2M_A9TL              1       4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X4M_A9TL              1       7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL           230     496.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             132     285.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1P4M_A9TL            20      64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL              18      64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL              18      84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X4M_A9TL               6      36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X6M_A9TL              28     231.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X6M_A9TR               1       8.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI21_X8M_A9TL              13     145.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X8M_A9TR               2      22.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL          198     641.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P7M_A9TL           12      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL            250     810.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1P4M_A9TL            5      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X2M_A9TL             18     103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X3M_A9TR              1       7.920    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI222_X0P7M_A9TL           18      71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL            228     902.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL          4026   10145.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL              27      68.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1P4M_A9TL             1       3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X2M_A9TL              58     250.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X3M_A9TL              22     134.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X4M_A9TL               1       8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          74     186.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR           4      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P7M_A9TL           3       8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL           111     319.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL          23      82.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL            16      69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL            28     161.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL            30     226.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X6M_A9TL            27     252.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X8M_A9TL            36     466.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL            68     171.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P7M_A9TL           575    1449.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL             105     264.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X2M_A9TL               4      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             363     653.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TL               3       6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TR               8      17.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                 8      17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TR                 3       6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TH               1       2.520    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              10      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                21      68.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TR                 2       6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TR                 1       3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TL                 5      25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TR                 1       5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR2_X8M_A9TL                 1       9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1P4M_A9TL               2       7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X2M_A9TL                10      54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X3M_A9TL                 2      13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TH                 2       7.200    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TH               1       3.960    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                12      69.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X3M_A9TL                 2      13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X4M_A9TL                 7      63.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X4M_A9TR                 3      27.000    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR4_X6M_A9TL                 8     106.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X8M_A9TL                 7     118.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TH               1       4.680    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL              10      46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X3M_A9TR                 1      13.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
PREICG_X0P5B_A9TR            3      19.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL              44     427.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQ_X1M_A9TL             1      10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL             4      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TR             1       3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL             9      29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TR             3       9.720    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL               5      18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL              24     146.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL              16     126.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL              33     332.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TR               1      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL             1       6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL               2      12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL             6      60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X2M_A9TL               3      36.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL              13     182.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X4M_A9TL              48     881.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P5M_A9TL             12      38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL             13      42.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TR              7      22.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                6      21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1P4M_A9TL              2      12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL               23     140.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL               26     205.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL               31     312.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TR                1      10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR3_X1P4M_A9TL              3      30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X2M_A9TL                4      48.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL                6      84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X4M_A9TL               18     330.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
---------------------------------------------------------------------------------------------
total                    43117  148007.880                                                   


                    Library                    Instances    Area    Instances % 
--------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        65    222.120         0.2 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     36046 125475.480        83.6 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c      7006  22310.280        16.2 

                                                         
            Type             Instances    Area    Area % 
---------------------------------------------------------
sequential                        3738  36130.680   24.4 
inverter                          5522  10513.800    7.1 
buffer                             938   2365.920    1.6 
clock_gating_integrated_cell         3     19.440    0.0 
logic                            32916  98978.040   66.9 
physical_cells                       0      0.000    0.0 
---------------------------------------------------------
total                            43117 148007.880  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:18 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_top
  1 RC_CG_HIER_INST0 ( RC_CG_MOD ) 
  1 RC_CG_HIER_INST1 ( RC_CG_MOD_1 ) 
  1 RC_CG_HIER_INST2 ( RC_CG_MOD_2 ) 
  1 u_kmer_buffer ( proj_kmer_buffer_DATA_BITS2_KMER_LEN16_OUT_KMER32 ) 

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:19 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : proj_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           3  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              3  100.00                     47.66  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                  307    8.30                     95.35  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops               307    8.30                         -  
 Total Ungated Flip-flops            3390   91.70                         -  
 Timing exception in enable logic    1271   37.49                         -  
 Enable signal is constant             64    1.89                         -  
 Register bank width too small       2055   60.62                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                    3697  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     3697       3697     307 (8.30%)  3390 (91.70%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:40 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 10797)
Pin                                       Slew           Max     Violation
----------------------------------------------------------------------------
g188970/B                                 1230           350           880
  --> Other violations on net                      880
g189294/Y                                 1230           350           880
  --> Other violations on net                      880
g188897/A                                  461           350           111
  --> Other violations on net                      1446
g188839/S0                                 461           350           111
  --> Other violations on net                      1446
g188838/S0                                 461           350           111
  --> Other violations on net                      1446
g188840/S0                                 461           350           111
  --> Other violations on net                      1446
g188841/S0                                 461           350           111
  --> Other violations on net                      1446
g188848/S0                                 461           350           111
  --> Other violations on net                      1446
g188872/B                                  461           350           111
  --> Other violations on net                      1446
g188876/B                                  461           350           111
  --> Other violations on net                      1446
g188877/B                                  461           350           111
  --> Other violations on net                      1446
g188895/B                                  461           350           111
  --> Other violations on net                      1446
fopt198895/A                               461           350           111
  --> Other violations on net                      1446
drc_bufs200316/A                           461           350           111
  --> Other violations on net                      1446
drc_bufs200315/A                           461           350           111
  --> Other violations on net                      1446
g188900/Y                                  461           350           111
  --> Other violations on net                      1446
g189515/B                                  883           350           533
  --> Other violations on net                      533
g189820/Y                                  883           350           533
  --> Other violations on net                      533
g200512/B                                  869           350           519
  --> Other violations on net                      519
g189681/Y                                  869           350           519
  --> Other violations on net                      519
g189744/A                                  696           350           346
  --> Other violations on net                      346
g189747/Y                                  696           350           346
  --> Other violations on net                      346
g186166/A1                                 387           350            37
  --> Other violations on net                      550
g186165/A1                                 387           350            37
  --> Other violations on net                      550
g186167/A1                                 387           350            37
  --> Other violations on net                      550
g186168/A1                                 387           350            37
  --> Other violations on net                      550
g189488/B                                  387           350            37
  --> Other violations on net                      550
drc_bufs199169/A                           387           350            37
  --> Other violations on net                      550
drc_bufs199167/A                           387           350            37
  --> Other violations on net                      550
g186170/A1                                 387           350            37
  --> Other violations on net                      550
g186169/A1                                 387           350            37
  --> Other violations on net                      550
g186175/A1                                 387           350            37
  --> Other violations on net                      550
g186176/A1                                 387           350            37
  --> Other violations on net                      550
g186172/A1                                 387           350            37
  --> Other violations on net                      550
g186171/A1                                 387           350            37
  --> Other violations on net                      550
g186174/A1                                 387           350            37
  --> Other violations on net                      550
g186164/A1                                 387           350            37
  --> Other violations on net                      550
drc_bufs199170/Y                           387           350            37
  --> Other violations on net                      550
g311264/A1                                 460           350           110
  --> Other violations on net                      442
g311262/A1                                 460           350           110
  --> Other violations on net                      442
g311263/A1                                 460           350           110
  --> Other violations on net                      442
g311261/A1                                 460           350           110
  --> Other violations on net                      442
g311274/Y                                  460           350           110
  --> Other violations on net                      442
g192020/B                                  619           350           269
  --> Other violations on net                      269
g192024/Y                                  619           350           269
  --> Other violations on net                      269
g189586/B                                  390           350            40
  --> Other violations on net                      485
g189569/B                                  390           350            40
  --> Other violations on net                      485
g189570/B                                  390           350            40
  --> Other violations on net                      485
g189579/B                                  390           350            40
  --> Other violations on net                      485
g189582/B                                  390           350            40
  --> Other violations on net                      485
g189588/B                                  390           350            40
  --> Other violations on net                      485
g189574/B                                  390           350            40
  --> Other violations on net                      485
g189573/B                                  390           350            40
  --> Other violations on net                      485
g189585/B                                  390           350            40
  --> Other violations on net                      485
g189578/B                                  390           350            40
  --> Other violations on net                      485
g189580/B                                  390           350            40
  --> Other violations on net                      485
g189590/A                                  390           350            40
  --> Other violations on net                      485
g189599/Y                                  390           350            40
  --> Other violations on net                      485
g189452/B                                  602           350           252
  --> Other violations on net                      252
g189756/Y                                  602           350           252
  --> Other violations on net                      252
g186232/A1                                 370           350            20
  --> Other violations on net                      300
g186233/A1                                 370           350            20
  --> Other violations on net                      300
g186221/A1                                 370           350            20
  --> Other violations on net                      300
g186220/A1                                 370           350            20
  --> Other violations on net                      300
g186225/A1                                 370           350            20
  --> Other violations on net                      300
g186224/A1                                 370           350            20
  --> Other violations on net                      300
g186222/A1                                 370           350            20
  --> Other violations on net                      300
g186223/A1                                 370           350            20
  --> Other violations on net                      300
drc_bufs198983/A                           370           350            20
  --> Other violations on net                      300
drc_bufs198982/A                           370           350            20
  --> Other violations on net                      300
drc_bufs198981/A                           370           350            20
  --> Other violations on net                      300
g189237/A1                                 370           350            20
  --> Other violations on net                      300
g189241/A1                                 370           350            20
  --> Other violations on net                      300
g189235/A1                                 370           350            20
  --> Other violations on net                      300
g189239/A1                                 370           350            20
  --> Other violations on net                      300
drc_bufs198984/Y                           370           350            20
  --> Other violations on net                      300
g189204/A                                  371           350            21
  --> Other violations on net                      230
g189205/A                                  371           350            21
  --> Other violations on net                      230
g189187/B                                  371           350            21
  --> Other violations on net                      230
g189188/B                                  371           350            21
  --> Other violations on net                      230
g189180/B                                  371           350            21
  --> Other violations on net                      230
g189191/B                                  371           350            21
  --> Other violations on net                      230
g189189/B                                  371           350            21
  --> Other violations on net                      230
g189190/B                                  371           350            21
  --> Other violations on net                      230
drc_bufs199121/A                           371           350            21
  --> Other violations on net                      230
drc_bufs199120/A                           371           350            21
  --> Other violations on net                      230
drc_bufs199119/A                           371           350            21
  --> Other violations on net                      230
g189208/Y                                  371           350            21
  --> Other violations on net                      230
g188372/A                                  365           350            15
  --> Other violations on net                      165
g186443/B1                                 365           350            15
  --> Other violations on net                      165
g186442/B1                                 365           350            15
  --> Other violations on net                      165
g186444/B1                                 365           350            15
  --> Other violations on net                      165
g186445/B1                                 365           350            15
  --> Other violations on net                      165
g188331/S0                                 365           350            15
  --> Other violations on net                      165
g188332/S0                                 365           350            15
  --> Other violations on net                      165
g188333/S0                                 365           350            15
  --> Other violations on net                      165
g188334/S0                                 365           350            15
  --> Other violations on net                      165
g188335/S0                                 365           350            15
  --> Other violations on net                      165
fopt199029/A                               365           350            15
  --> Other violations on net                      165
g188375/Y                                  365           350            15
  --> Other violations on net                      165
drc_bufs198998/A                           361           350            11
  --> Other violations on net                      136
g189350/B                                  361           350            11
  --> Other violations on net                      136
g189348/B                                  361           350            11
  --> Other violations on net                      136
g189337/B                                  361           350            11
  --> Other violations on net                      136
g189338/B                                  361           350            11
  --> Other violations on net                      136
g189344/B                                  361           350            11
  --> Other violations on net                      136
g189325/B                                  361           350            11
  --> Other violations on net                      136
g189310/B1                                 361           350            11
  --> Other violations on net                      136
g189311/B1                                 361           350            11
  --> Other violations on net                      136
g189312/B1                                 361           350            11
  --> Other violations on net                      136
g189303/B1                                 361           350            11
  --> Other violations on net                      136
g189295/B1                                 361           350            11
  --> Other violations on net                      136
g200512/Y                                  361           350            11
  --> Other violations on net                      136
g200693/B                                  386           350            36
  --> Other violations on net                      107
g188833/BN                                 386           350            36
  --> Other violations on net                      107
g188829/A1N                                386           350            36
  --> Other violations on net                      107
u_sorter_lt_39_68_I26_g1161/Y              386           350            36
  --> Other violations on net                      107
g200696/B                                  386           350            36
  --> Other violations on net                      107
g188767/BN                                 386           350            36
  --> Other violations on net                      107
g188762/A1N                                386           350            36
  --> Other violations on net                      107
u_sorter_lt_39_68_I27_g1161/Y              386           350            36
  --> Other violations on net                      107
g189100/B                                  366           350            16
  --> Other violations on net                      126
g189101/B                                  366           350            16
  --> Other violations on net                      126
g189131/A                                  366           350            16
  --> Other violations on net                      126
g189099/B                                  366           350            16
  --> Other violations on net                      126
g189130/A                                  366           350            16
  --> Other violations on net                      126
g189125/A                                  366           350            16
  --> Other violations on net                      126
g189128/A                                  366           350            16
  --> Other violations on net                      126
g189126/A                                  366           350            16
  --> Other violations on net                      126
g189134/Y                                  366           350            16
  --> Other violations on net                      126
g196686/A                                  378           350            28
  --> Other violations on net                      110
g194291/A                                  378           350            28
  --> Other violations on net                      110
g192813/A                                  378           350            28
  --> Other violations on net                      110
g311271/A                                  378           350            28
  --> Other violations on net                      110
g311277/Y                                  378           350            28
  --> Other violations on net                      110
g185705/A0                                 415           350            65
  --> Other violations on net                      65
g188862/Y                                  415           350            65
  --> Other violations on net                      65
g185692/A0                                 415           350            65
  --> Other violations on net                      65
g188849/Y                                  415           350            65
  --> Other violations on net                      65
g189285/A                                  383           350            33
  --> Other violations on net                      33
g189290/Y                                  383           350            33
  --> Other violations on net                      33
g188634/A                                  355           350             5
  --> Other violations on net                      54
g186368/B1                                 355           350             5
  --> Other violations on net                      54
g186367/B1                                 355           350             5
  --> Other violations on net                      54
g186369/B1                                 355           350             5
  --> Other violations on net                      54
g186370/B1                                 355           350             5
  --> Other violations on net                      54
g186371/B1                                 355           350             5
  --> Other violations on net                      54
g186372/B1                                 355           350             5
  --> Other violations on net                      54
g186373/B1                                 355           350             5
  --> Other violations on net                      54
fopt198959/A                               355           350             5
  --> Other violations on net                      54
fopt198969/A                               355           350             5
  --> Other violations on net                      54
g188637/Y                                  355           350             5
  --> Other violations on net                      54
g185590/A0                                 354           350             4
  --> Other violations on net                      4
g189473/Y                                  354           350             4
  --> Other violations on net                      4
g185580/A0                                 354           350             4
  --> Other violations on net                      4
g189463/Y                                  354           350             4
  --> Other violations on net                      4
g185588/A0                                 354           350             4
  --> Other violations on net                      4
g189471/Y                                  354           350             4
  --> Other violations on net                      4
g185578/A0                                 354           350             4
  --> Other violations on net                      4
g189461/Y                                  354           350             4
  --> Other violations on net                      4
g185584/A0                                 354           350             4
  --> Other violations on net                      4
g189467/Y                                  354           350             4
  --> Other violations on net                      4
g184797/A0                                 354           350             4
  --> Other violations on net                      4
g192447/Y                                  354           350             4
  --> Other violations on net                      4
g184794/A0                                 353           350             3
  --> Other violations on net                      3
g192444/Y                                  353           350             3
  --> Other violations on net                      3
g184772/A0                                 353           350             3
  --> Other violations on net                      3
g192465/Y                                  353           350             3
  --> Other violations on net                      3
g184774/A0                                 353           350             3
  --> Other violations on net                      3
g192467/Y                                  353           350             3
  --> Other violations on net                      3
g184790/A0                                 353           350             3
  --> Other violations on net                      3
g192410/Y                                  353           350             3
  --> Other violations on net                      3
g185695/A0                                 352           350             2
  --> Other violations on net                      2
g188852/Y                                  352           350             2
  --> Other violations on net                      2
g184775/A0                                 352           350             2
  --> Other violations on net                      2
g192468/Y                                  352           350             2
  --> Other violations on net                      2
g185552/A0                                 352           350             2
  --> Other violations on net                      2
g189620/Y                                  352           350             2
  --> Other violations on net                      2
g185554/A0                                 352           350             2
  --> Other violations on net                      2
g189622/Y                                  352           350             2
  --> Other violations on net                      2
g185559/A0                                 352           350             2
  --> Other violations on net                      2
g189627/Y                                  352           350             2
  --> Other violations on net                      2
g184776/A0                                 352           350             2
  --> Other violations on net                      2
g192469/Y                                  352           350             2
  --> Other violations on net                      2
g185731/A0                                 352           350             2
  --> Other violations on net                      2
g188727/Y                                  352           350             2
  --> Other violations on net                      2
g185738/A0                                 352           350             2
  --> Other violations on net                      2
g188735/Y                                  352           350             2
  --> Other violations on net                      2
g185732/A0                                 352           350             2
  --> Other violations on net                      2
g188728/Y                                  352           350             2
  --> Other violations on net                      2
g185736/A0                                 352           350             2
  --> Other violations on net                      2
g188732/Y                                  352           350             2
  --> Other violations on net                      2
g185730/A0                                 352           350             2
  --> Other violations on net                      2
g188726/Y                                  352           350             2
  --> Other violations on net                      2
g185729/A0                                 352           350             2
  --> Other violations on net                      2
g188725/Y                                  352           350             2
  --> Other violations on net                      2
g185725/A0                                 352           350             2
  --> Other violations on net                      2
g188709/Y                                  352           350             2
  --> Other violations on net                      2
g185319/A0                                 352           350             2
  --> Other violations on net                      2
g188708/Y                                  352           350             2
  --> Other violations on net                      2
g185726/A0                                 352           350             2
  --> Other violations on net                      2
g188731/Y                                  352           350             2
  --> Other violations on net                      2
g185558/A0                                 351           350             1
  --> Other violations on net                      1
g189626/Y                                  351           350             1
  --> Other violations on net                      1
g185555/A0                                 351           350             1
  --> Other violations on net                      1
g200604/Y                                  351           350             1
  --> Other violations on net                      1
g185589/A0                                 351           350             1
  --> Other violations on net                      1
g189472/Y                                  351           350             1
  --> Other violations on net                      1
g185314/A0                                 351           350             1
  --> Other violations on net                      1
g200590/Y                                  351           350             1
  --> Other violations on net                      1
g185665/A0                                 351           350             1
  --> Other violations on net                      1
g188995/Y                                  351           350             1
  --> Other violations on net                      1
g185585/A0                                 350           350             0
  --> Other violations on net                      0
g189468/Y                                  350           350             0
  --> Other violations on net                      0
g185582/A0                                 350           350             0
  --> Other violations on net                      0
g189464/Y                                  350           350             0
  --> Other violations on net                      0
g185733/A0                                 350           350             0
  --> Other violations on net                      0
g188729/Y                                  350           350             0
  --> Other violations on net                      0
g185742/A0                                 350           350             0
  --> Other violations on net                      0
g188738/Y                                  350           350             0
  --> Other violations on net                      0
g185734/A0                                 350           350             0
  --> Other violations on net                      0
g188730/Y                                  350           350             0
  --> Other violations on net                      0


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 271.000)
Pin                           Fanout           Max     Violation
------------------------------------------------------------------
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g303706/Y                     81.000        16.000        65.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187956/Y                     43.000        16.000        27.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187748/Y                     41.000        16.000        25.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187737/Y                     38.000        16.000        22.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g187129/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g185958/Y                     32.000        16.000        16.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g314448/Y                     30.000        16.000        14.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187722/Y                     29.000        16.000        13.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187780/Y                     26.000        16.000        10.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
g187852/Y                     25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
fopt312177/Y                  25.000        16.000         9.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
g187784/Y                     23.000        16.000         7.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
fopt312870/Y                  22.000        16.000         6.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187669/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187989/Y                     21.000        16.000         5.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
g187684/Y                     18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
fopt312614/Y                  18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
g187743/Y                     18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
fopt313557/Y                  18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187750/Y                     18.000        16.000         2.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
g187747/Y                     17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
u_fm_waddr_reg[1]/Q           17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312275/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
fopt312529/Y                  17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
g187708/Y                     17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
fopt312835/Y                  17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
g303912/Y                     17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
fopt313037/Y                  17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187910/Y                     17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
g187803_0/Y                   17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
fopt314663/Y                  17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000
u_fm_waddr_reg[8]/Q           17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:40 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type        CellArea Percentage 
--------------------------------------
datapath modules      0.00       0.00 
external muxes        0.00       0.00 
others           148007.88     100.00 
--------------------------------------
total            148007.88     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  08:21:40 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


        Cost          Critical                Violating 
       Group         Path Slack      TNS        Paths   
--------------------------------------------------------
cg_enable_group_clk      7357.3          0.0          0 
clk                    No paths          0.0            
default                No paths          0.0            
in2out                 No paths          0.0            
in2reg                   6964.4          0.0          0 
reg2out                  6444.6          0.0          0 
reg2reg                 -1137.5   -1404262.2       1312 
--------------------------------------------------------
Total                             -1404262.2       1312 

Instance Count
--------------
Leaf Instance Count             43117 
Physical Instance count             0 
Sequential Instance Count        3741 
Combinational Instance Count    39376 
Hierarchical Instance Count         4 

Area
----
Cell Area                          148007.880
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    148007.880
Net Area                           75738.017
Total Area (Cell+Physical+Net)     223745.897

Max Fanout                         3393 (clk)
Min Fanout                         0 (n_31222)
Average Fanout                     2.8
Terms to net ratio                 3.8396
Terms to instance ratio            3.8281
Runtime                            2521.5549699998137 seconds
Elapsed Runtime                    2606 seconds
Genus peak memory usage            6891.87 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_top.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_top.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 20:21
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.db' for 'proj_top' (command execution time mm:ss cpu = 00:04, real = 00:04).
@file(genus_top.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top...
%# Begin write_design (08/11 20:21:51, mem=5524.94M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.mmmc.tcl has been written.
No loop breaker instances found (cdn_loop_breaker).
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_synth/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:07, real = 00:20).
.
%# End write_design (08/11 20:22:11, total cpu=08:00:07, real=08:00:20, peak res=2755.80M, current mem=5524.94M)
@file(genus_top.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_top.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311235.
        : The timing arc of the instance does not exist or is disabled by disable_timing or constant value. The delay information will not be generated for the instance. The instance could be a loop breaker or its inputs could be driven by constant
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311236.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311237.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311238.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311242.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311243.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311244.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311245.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311299.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311300.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311301.
Warning : No delay description exists for an instance. [WSDF-201]
        : Cell g311302.
#@ End verbose source ../scripts/genus_top.tcl
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 140206s, ST: 2796s, FG: 2409s, CPU: 6.1%}, MEM {curr: 5.4G, peak: 6.7G, phys curr: 2.3G, phys peak: 2.7G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 3.7G}
Abnormal exit.
