// Seed: 2304217296
module module_0 (
    output wire id_0,
    input  wand id_1
);
  wire id_3;
  assign module_1.type_11 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output wire  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  tri   id_6
    , id_10,
    input  tri   id_7,
    input  tri   id_8
);
  assign id_5 = 1'd0;
  always @(negedge id_10 or id_10) id_1 <= id_10;
  module_0 modCall_1 (
      id_5,
      id_0
  );
endmodule
