Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Sep 11 11:40:33 2014
| Host         : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file testFanIn_v1_0_control_sets_placed.rpt
| Design       : testFanIn_v1_0
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           71 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal      |             Enable Signal             |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------+------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG |                                       | testFanIn_v1_0_S00_AXI_inst/n_0_axi_wready_i_1 |                5 |             11 |
|  s00_axi_aclk_IBUF_BUFG | testFanIn_v1_0_S00_AXI_inst/TRIG_OUT0 | testFanIn_v1_0_S00_AXI_inst/gtOp               |                4 |             16 |
|  s00_axi_aclk_IBUF_BUFG |                                       |                                                |               71 |            164 |
+-------------------------+---------------------------------------+------------------------------------------------+------------------+----------------+


