WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2514541 heartbeat IPC: 3.977 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 16 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 16 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 16045452 heartbeat IPC: 0.739 cumulative IPC: 0.739 (Simulation time: 00 hr 05 min 59 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 13530912 cumulative IPC: 0.739 (Simulation time: 00 hr 05 min 59 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 13530912 cumulative IPC: 0.739 (Simulation time: 00 hr 05 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.739 instructions: 10000001 cycles: 13530912
CPU 0 Branch Prediction Accuracy: 98.64% MPKI: 0.029 Average ROB Occupancy at Mispredict: 253.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.029
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     125218 HIT:      28819 MISS:      96399
LLC LOAD         ACCESS:      64199 HIT:         26 MISS:      64173
LLC RFO          ACCESS:      27424 HIT:          0 MISS:      27424
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28771 HIT:      28748 MISS:         23
LLC TRANSLATION  ACCESS:       4824 HIT:         45 MISS:       4779
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 848 cycles
cpu0_DTLB TOTAL        ACCESS:    2394887 HIT:    2178861 MISS:     216026
cpu0_DTLB LOAD         ACCESS:    2394887 HIT:    2178861 MISS:     216026
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.67 cycles
cpu0_ITLB TOTAL        ACCESS:    1435660 HIT:    1435660 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1435660 HIT:    1435660 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3714731 HIT:    3391365 MISS:     323366
cpu0_L1D LOAD         ACCESS:    2442316 HIT:    2306209 MISS:     136107
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1170965 HIT:    1036874 MISS:     134091
cpu0_L1D TRANSLATION  ACCESS:     101450 HIT:      48282 MISS:      53168
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 235 cycles
cpu0_L1I TOTAL        ACCESS:    1870712 HIT:    1870706 MISS:          6
cpu0_L1I LOAD         ACCESS:    1870712 HIT:    1870706 MISS:          6
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 336.5 cycles
cpu0_L2C TOTAL        ACCESS:     230011 HIT:     133561 MISS:      96450
cpu0_L2C LOAD         ACCESS:     114050 HIT:      49851 MISS:      64199
cpu0_L2C RFO          ACCESS:      30927 HIT:       3503 MISS:      27424
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      31887 HIT:      31884 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      53147 HIT:      48323 MISS:       4824
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 868.5 cycles
cpu0_STLB TOTAL        ACCESS:     159611 HIT:     105271 MISS:      54340
cpu0_STLB LOAD         ACCESS:     159611 HIT:     105271 MISS:      54340
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 141.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14341
  ROW_BUFFER_MISS:      82036
 AVG DBUS CONGESTED CYCLE: 3.942
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1391
  FULL:      28498
