
001_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001774  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001904  08001904  00011904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001920  08001920  00011920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001924  08001924  00011924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08001928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          00012dbc  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012de4  20012de4  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   000088fb  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001569  00000000  00000000  00028953  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008c0  00000000  00000000  00029ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007f8  00000000  00000000  0002a780  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003e9a  00000000  00000000  0002af78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000038b1  00000000  00000000  0002ee12  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000326c3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000023a0  00000000  00000000  00032740  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00034ae0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000028 	.word	0x20000028
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080018ec 	.word	0x080018ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000002c 	.word	0x2000002c
 80001cc:	080018ec 	.word	0x080018ec

080001d0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
 80001d8:	460b      	mov	r3, r1
 80001da:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <DAC_SetChannel1Data+0x34>)
 80001e2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	3308      	adds	r3, #8
 80001ec:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	461a      	mov	r2, r3
 80001f2:	887b      	ldrh	r3, [r7, #2]
 80001f4:	6013      	str	r3, [r2, #0]
}
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40007400 	.word	0x40007400

08000208 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <DMA_Init+0xac>)
 8000220:	4013      	ands	r3, r2
 8000222:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000250:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800025c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	4313      	orrs	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	f023 0307 	bic.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4313      	orrs	r3, r2
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	4313      	orrs	r3, r2
 8000286:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60da      	str	r2, [r3, #12]
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	f01c803f 	.word	0xf01c803f

080002b8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d006      	beq.n	80002d8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0201 	orr.w	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002d6:	e005      	b.n	80002e4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 0201 	bic.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000308:	2301      	movs	r3, #1
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	e001      	b.n	8000312 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3714      	adds	r7, #20
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800032a:	2300      	movs	r3, #0
 800032c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a15      	ldr	r2, [pc, #84]	; (800038c <DMA_GetFlagStatus+0x6c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d802      	bhi.n	8000340 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <DMA_GetFlagStatus+0x70>)
 800033c:	613b      	str	r3, [r7, #16]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <DMA_GetFlagStatus+0x74>)
 8000342:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000362:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000366:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	4013      	ands	r3, r2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000372:	2301      	movs	r3, #1
 8000374:	75fb      	strb	r3, [r7, #23]
 8000376:	e001      	b.n	800037c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800037c:	7dfb      	ldrb	r3, [r7, #23]
}
 800037e:	4618      	mov	r0, r3
 8000380:	371c      	adds	r7, #28
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	4002640f 	.word	0x4002640f
 8000390:	40026000 	.word	0x40026000
 8000394:	40026400 	.word	0x40026400

08000398 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DMA_ClearFlag+0x50>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d802      	bhi.n	80003b0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <DMA_ClearFlag+0x54>)
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	e001      	b.n	80003b4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <DMA_ClearFlag+0x58>)
 80003b2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d007      	beq.n	80003ce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003cc:	e006      	b.n	80003dc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	6093      	str	r3, [r2, #8]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	4002640f 	.word	0x4002640f
 80003ec:	40026000 	.word	0x40026000
 80003f0:	40026400 	.word	0x40026400

080003f4 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80003f8:	4a12      	ldr	r2, [pc, #72]	; (8000444 <RCC_DeInit+0x50>)
 80003fa:	4b12      	ldr	r3, [pc, #72]	; (8000444 <RCC_DeInit+0x50>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f043 0301 	orr.w	r3, r3, #1
 8000402:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000404:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <RCC_DeInit+0x50>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 800040a:	4a0e      	ldr	r2, [pc, #56]	; (8000444 <RCC_DeInit+0x50>)
 800040c:	4b0d      	ldr	r3, [pc, #52]	; (8000444 <RCC_DeInit+0x50>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8000414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000418:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800041a:	4b0a      	ldr	r3, [pc, #40]	; (8000444 <RCC_DeInit+0x50>)
 800041c:	4a0a      	ldr	r2, [pc, #40]	; (8000448 <RCC_DeInit+0x54>)
 800041e:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000420:	4b08      	ldr	r3, [pc, #32]	; (8000444 <RCC_DeInit+0x50>)
 8000422:	4a0a      	ldr	r2, [pc, #40]	; (800044c <RCC_DeInit+0x58>)
 8000424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000428:	4a06      	ldr	r2, [pc, #24]	; (8000444 <RCC_DeInit+0x50>)
 800042a:	4b06      	ldr	r3, [pc, #24]	; (8000444 <RCC_DeInit+0x50>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000432:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000434:	4b03      	ldr	r3, [pc, #12]	; (8000444 <RCC_DeInit+0x50>)
 8000436:	2200      	movs	r2, #0
 8000438:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 800043a:	bf00      	nop
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr
 8000444:	40023800 	.word	0x40023800
 8000448:	24003010 	.word	0x24003010
 800044c:	20003000 	.word	0x20003000

08000450 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
 8000458:	460b      	mov	r3, r1
 800045a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	887a      	ldrh	r2, [r7, #2]
 8000460:	819a      	strh	r2, [r3, #12]
}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800046e:	b480      	push	{r7}
 8000470:	b085      	sub	sp, #20
 8000472:	af00      	add	r7, sp, #0
 8000474:	6078      	str	r0, [r7, #4]
 8000476:	460b      	mov	r3, r1
 8000478:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800047a:	2300      	movs	r3, #0
 800047c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	891b      	ldrh	r3, [r3, #8]
 8000482:	b29a      	uxth	r2, r3
 8000484:	887b      	ldrh	r3, [r7, #2]
 8000486:	4013      	ands	r3, r2
 8000488:	b29b      	uxth	r3, r3
 800048a:	2b00      	cmp	r3, #0
 800048c:	d002      	beq.n	8000494 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800048e:	2301      	movs	r3, #1
 8000490:	73fb      	strb	r3, [r7, #15]
 8000492:	e001      	b.n	8000498 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000494:	2300      	movs	r3, #0
 8000496:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000498:	7bfb      	ldrb	r3, [r7, #15]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr

080004a6 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004a6:	b480      	push	{r7}
 80004a8:	b083      	sub	sp, #12
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	f103 0208 	add.w	r2, r3, #8
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	f04f 32ff 	mov.w	r2, #4294967295
 80004be:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	f103 0208 	add.w	r2, r3, #8
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f103 0208 	add.w	r2, r3, #8
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80004da:	bf00      	nop
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80004e6:	b480      	push	{r7}
 80004e8:	b083      	sub	sp, #12
 80004ea:	af00      	add	r7, sp, #0
 80004ec:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	3b04      	subs	r3, #4
 8000510:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000518:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	3b04      	subs	r3, #4
 800051e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	f023 0201 	bic.w	r2, r3, #1
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3b04      	subs	r3, #4
 800052e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000530:	4a0c      	ldr	r2, [pc, #48]	; (8000564 <pxPortInitialiseStack+0x64>)
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	3b14      	subs	r3, #20
 800053a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	3b04      	subs	r3, #4
 8000546:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	f06f 0202 	mvn.w	r2, #2
 800054e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	3b20      	subs	r3, #32
 8000554:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000556:	68fb      	ldr	r3, [r7, #12]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	08000569 	.word	0x08000569

08000568 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000572:	4b11      	ldr	r3, [pc, #68]	; (80005b8 <prvTaskExitError+0x50>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800057a:	d009      	beq.n	8000590 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800057c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000580:	f383 8811 	msr	BASEPRI, r3
 8000584:	f3bf 8f6f 	isb	sy
 8000588:	f3bf 8f4f 	dsb	sy
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	e7fe      	b.n	800058e <prvTaskExitError+0x26>
 8000590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000594:	f383 8811 	msr	BASEPRI, r3
 8000598:	f3bf 8f6f 	isb	sy
 800059c:	f3bf 8f4f 	dsb	sy
 80005a0:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80005a2:	bf00      	nop
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d0fc      	beq.n	80005a4 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80005aa:	bf00      	nop
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000000 	.word	0x20000000
 80005bc:	00000000 	.word	0x00000000

080005c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80005c0:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <pxCurrentTCBConst2>)
 80005c2:	6819      	ldr	r1, [r3, #0]
 80005c4:	6808      	ldr	r0, [r1, #0]
 80005c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005ca:	f380 8809 	msr	PSP, r0
 80005ce:	f3bf 8f6f 	isb	sy
 80005d2:	f04f 0000 	mov.w	r0, #0
 80005d6:	f380 8811 	msr	BASEPRI, r0
 80005da:	4770      	bx	lr
 80005dc:	f3af 8000 	nop.w

080005e0 <pxCurrentTCBConst2>:
 80005e0:	20012c64 	.word	0x20012c64
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop

080005e8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005f2:	f383 8811 	msr	BASEPRI, r3
 80005f6:	f3bf 8f6f 	isb	sy
 80005fa:	f3bf 8f4f 	dsb	sy
 80005fe:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000600:	4b0e      	ldr	r3, [pc, #56]	; (800063c <vPortEnterCritical+0x54>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	4a0d      	ldr	r2, [pc, #52]	; (800063c <vPortEnterCritical+0x54>)
 8000608:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800060a:	4b0c      	ldr	r3, [pc, #48]	; (800063c <vPortEnterCritical+0x54>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d10e      	bne.n	8000630 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <vPortEnterCritical+0x58>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d009      	beq.n	8000630 <vPortEnterCritical+0x48>
 800061c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000620:	f383 8811 	msr	BASEPRI, r3
 8000624:	f3bf 8f6f 	isb	sy
 8000628:	f3bf 8f4f 	dsb	sy
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	e7fe      	b.n	800062e <vPortEnterCritical+0x46>
    }
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	20000000 	.word	0x20000000
 8000640:	e000ed04 	.word	0xe000ed04

08000644 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800064a:	4b11      	ldr	r3, [pc, #68]	; (8000690 <vPortExitCritical+0x4c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d109      	bne.n	8000666 <vPortExitCritical+0x22>
 8000652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000656:	f383 8811 	msr	BASEPRI, r3
 800065a:	f3bf 8f6f 	isb	sy
 800065e:	f3bf 8f4f 	dsb	sy
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	e7fe      	b.n	8000664 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000666:	4b0a      	ldr	r3, [pc, #40]	; (8000690 <vPortExitCritical+0x4c>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	3b01      	subs	r3, #1
 800066c:	4a08      	ldr	r2, [pc, #32]	; (8000690 <vPortExitCritical+0x4c>)
 800066e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000670:	4b07      	ldr	r3, [pc, #28]	; (8000690 <vPortExitCritical+0x4c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d104      	bne.n	8000682 <vPortExitCritical+0x3e>
 8000678:	2300      	movs	r3, #0
 800067a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000682:	bf00      	nop
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000000 	.word	0x20000000
	...

080006a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80006a0:	f3ef 8009 	mrs	r0, PSP
 80006a4:	f3bf 8f6f 	isb	sy
 80006a8:	4b15      	ldr	r3, [pc, #84]	; (8000700 <pxCurrentTCBConst>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	f01e 0f10 	tst.w	lr, #16
 80006b0:	bf08      	it	eq
 80006b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80006b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006ba:	6010      	str	r0, [r2, #0]
 80006bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80006c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80006c4:	f380 8811 	msr	BASEPRI, r0
 80006c8:	f3bf 8f4f 	dsb	sy
 80006cc:	f3bf 8f6f 	isb	sy
 80006d0:	f000 fdcc 	bl	800126c <vTaskSwitchContext>
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	f380 8811 	msr	BASEPRI, r0
 80006dc:	bc09      	pop	{r0, r3}
 80006de:	6819      	ldr	r1, [r3, #0]
 80006e0:	6808      	ldr	r0, [r1, #0]
 80006e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006e6:	f01e 0f10 	tst.w	lr, #16
 80006ea:	bf08      	it	eq
 80006ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80006f0:	f380 8809 	msr	PSP, r0
 80006f4:	f3bf 8f6f 	isb	sy
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	f3af 8000 	nop.w

08000700 <pxCurrentTCBConst>:
 8000700:	20012c64 	.word	0x20012c64
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000704:	bf00      	nop
 8000706:	bf00      	nop

08000708 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
        __asm volatile
 800070e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000712:	f383 8811 	msr	BASEPRI, r3
 8000716:	f3bf 8f6f 	isb	sy
 800071a:	f3bf 8f4f 	dsb	sy
 800071e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000720:	f000 fc8e 	bl	8001040 <xTaskIncrementTick>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d003      	beq.n	8000732 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <SysTick_Handler+0x3c>)
 800072c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	2300      	movs	r3, #0
 8000734:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	e000ed04 	.word	0xe000ed04

08000748 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08a      	sub	sp, #40	; 0x28
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000754:	f000 fb6c 	bl	8000e30 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000758:	4b64      	ldr	r3, [pc, #400]	; (80008ec <pvPortMalloc+0x1a4>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d101      	bne.n	8000764 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000760:	f000 f930 	bl	80009c4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000764:	4b62      	ldr	r3, [pc, #392]	; (80008f0 <pvPortMalloc+0x1a8>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4013      	ands	r3, r2
 800076c:	2b00      	cmp	r3, #0
 800076e:	f040 80a6 	bne.w	80008be <pvPortMalloc+0x176>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d02d      	beq.n	80007d4 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8000778:	2208      	movs	r2, #8
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	441a      	add	r2, r3
            if( ( xWantedSize > 0 ) &&
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	429a      	cmp	r2, r3
 8000782:	d927      	bls.n	80007d4 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8000784:	2208      	movs	r2, #8
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4413      	add	r3, r2
 800078a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f003 0307 	and.w	r3, r3, #7
 8000792:	2b00      	cmp	r3, #0
 8000794:	d021      	beq.n	80007da <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f023 0307 	bic.w	r3, r3, #7
 800079c:	f103 0208 	add.w	r2, r3, #8
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d913      	bls.n	80007ce <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	f023 0307 	bic.w	r3, r3, #7
 80007ac:	3308      	adds	r3, #8
 80007ae:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d00f      	beq.n	80007da <pvPortMalloc+0x92>
        __asm volatile
 80007ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007be:	f383 8811 	msr	BASEPRI, r3
 80007c2:	f3bf 8f6f 	isb	sy
 80007c6:	f3bf 8f4f 	dsb	sy
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	e7fe      	b.n	80007cc <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80007d2:	e002      	b.n	80007da <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	e000      	b.n	80007dc <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80007da:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d06d      	beq.n	80008be <pvPortMalloc+0x176>
 80007e2:	4b44      	ldr	r3, [pc, #272]	; (80008f4 <pvPortMalloc+0x1ac>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d868      	bhi.n	80008be <pvPortMalloc+0x176>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80007ec:	4b42      	ldr	r3, [pc, #264]	; (80008f8 <pvPortMalloc+0x1b0>)
 80007ee:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80007f0:	4b41      	ldr	r3, [pc, #260]	; (80008f8 <pvPortMalloc+0x1b0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80007f6:	e004      	b.n	8000802 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80007f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fa:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80007fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000804:	685a      	ldr	r2, [r3, #4]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	429a      	cmp	r2, r3
 800080a:	d203      	bcs.n	8000814 <pvPortMalloc+0xcc>
 800080c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d1f1      	bne.n	80007f8 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8000814:	4b35      	ldr	r3, [pc, #212]	; (80008ec <pvPortMalloc+0x1a4>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800081a:	429a      	cmp	r2, r3
 800081c:	d04f      	beq.n	80008be <pvPortMalloc+0x176>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800081e:	6a3b      	ldr	r3, [r7, #32]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2208      	movs	r2, #8
 8000824:	4413      	add	r3, r2
 8000826:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	6a3b      	ldr	r3, [r7, #32]
 800082e:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	1ad2      	subs	r2, r2, r3
 8000838:	2308      	movs	r3, #8
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	429a      	cmp	r2, r3
 800083e:	d91e      	bls.n	800087e <pvPortMalloc+0x136>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000848:	69bb      	ldr	r3, [r7, #24]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	2b00      	cmp	r3, #0
 8000850:	d009      	beq.n	8000866 <pvPortMalloc+0x11e>
 8000852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000856:	f383 8811 	msr	BASEPRI, r3
 800085a:	f3bf 8f6f 	isb	sy
 800085e:	f3bf 8f4f 	dsb	sy
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	e7fe      	b.n	8000864 <pvPortMalloc+0x11c>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000868:	685a      	ldr	r2, [r3, #4]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	1ad2      	subs	r2, r2, r3
 800086e:	69bb      	ldr	r3, [r7, #24]
 8000870:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000878:	69b8      	ldr	r0, [r7, #24]
 800087a:	f000 f905 	bl	8000a88 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <pvPortMalloc+0x1ac>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	1ad3      	subs	r3, r2, r3
 8000888:	4a1a      	ldr	r2, [pc, #104]	; (80008f4 <pvPortMalloc+0x1ac>)
 800088a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800088c:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <pvPortMalloc+0x1ac>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <pvPortMalloc+0x1b4>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	429a      	cmp	r2, r3
 8000896:	d203      	bcs.n	80008a0 <pvPortMalloc+0x158>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000898:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <pvPortMalloc+0x1ac>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a17      	ldr	r2, [pc, #92]	; (80008fc <pvPortMalloc+0x1b4>)
 800089e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80008a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a2:	685a      	ldr	r2, [r3, #4]
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <pvPortMalloc+0x1a8>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	431a      	orrs	r2, r3
 80008aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ac:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <pvPortMalloc+0x1b8>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	3301      	adds	r3, #1
 80008ba:	4a11      	ldr	r2, [pc, #68]	; (8000900 <pvPortMalloc+0x1b8>)
 80008bc:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80008be:	f000 fac5 	bl	8000e4c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	f003 0307 	and.w	r3, r3, #7
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d009      	beq.n	80008e0 <pvPortMalloc+0x198>
 80008cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008d0:	f383 8811 	msr	BASEPRI, r3
 80008d4:	f3bf 8f6f 	isb	sy
 80008d8:	f3bf 8f4f 	dsb	sy
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	e7fe      	b.n	80008de <pvPortMalloc+0x196>
    return pvReturn;
 80008e0:	69fb      	ldr	r3, [r7, #28]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3728      	adds	r7, #40	; 0x28
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20012c4c 	.word	0x20012c4c
 80008f0:	20012c60 	.word	0x20012c60
 80008f4:	20012c50 	.word	0x20012c50
 80008f8:	20012c44 	.word	0x20012c44
 80008fc:	20012c54 	.word	0x20012c54
 8000900:	20012c58 	.word	0x20012c58

08000904 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d04b      	beq.n	80009ae <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000916:	2308      	movs	r3, #8
 8000918:	425b      	negs	r3, r3
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	4413      	add	r3, r2
 800091e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	685a      	ldr	r2, [r3, #4]
 8000928:	4b23      	ldr	r3, [pc, #140]	; (80009b8 <vPortFree+0xb4>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4013      	ands	r3, r2
 800092e:	2b00      	cmp	r3, #0
 8000930:	d109      	bne.n	8000946 <vPortFree+0x42>
 8000932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000936:	f383 8811 	msr	BASEPRI, r3
 800093a:	f3bf 8f6f 	isb	sy
 800093e:	f3bf 8f4f 	dsb	sy
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	e7fe      	b.n	8000944 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d009      	beq.n	8000962 <vPortFree+0x5e>
 800094e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000952:	f383 8811 	msr	BASEPRI, r3
 8000956:	f3bf 8f6f 	isb	sy
 800095a:	f3bf 8f4f 	dsb	sy
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	e7fe      	b.n	8000960 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	685a      	ldr	r2, [r3, #4]
 8000966:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <vPortFree+0xb4>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4013      	ands	r3, r2
 800096c:	2b00      	cmp	r3, #0
 800096e:	d01e      	beq.n	80009ae <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d11a      	bne.n	80009ae <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	685a      	ldr	r2, [r3, #4]
 800097c:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <vPortFree+0xb4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	43db      	mvns	r3, r3
 8000982:	401a      	ands	r2, r3
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8000988:	f000 fa52 	bl	8000e30 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	685a      	ldr	r2, [r3, #4]
 8000990:	4b0a      	ldr	r3, [pc, #40]	; (80009bc <vPortFree+0xb8>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4413      	add	r3, r2
 8000996:	4a09      	ldr	r2, [pc, #36]	; (80009bc <vPortFree+0xb8>)
 8000998:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800099a:	6938      	ldr	r0, [r7, #16]
 800099c:	f000 f874 	bl	8000a88 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80009a0:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <vPortFree+0xbc>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	4a06      	ldr	r2, [pc, #24]	; (80009c0 <vPortFree+0xbc>)
 80009a8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80009aa:	f000 fa4f 	bl	8000e4c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80009ae:	bf00      	nop
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20012c60 	.word	0x20012c60
 80009bc:	20012c50 	.word	0x20012c50
 80009c0:	20012c5c 	.word	0x20012c5c

080009c4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80009ca:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80009ce:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80009d0:	4b27      	ldr	r3, [pc, #156]	; (8000a70 <prvHeapInit+0xac>)
 80009d2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f003 0307 	and.w	r3, r3, #7
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d00c      	beq.n	80009f8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3307      	adds	r3, #7
 80009e2:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	f023 0307 	bic.w	r3, r3, #7
 80009ea:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80009ec:	68ba      	ldr	r2, [r7, #8]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	4a1f      	ldr	r2, [pc, #124]	; (8000a70 <prvHeapInit+0xac>)
 80009f4:	4413      	add	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80009fc:	4a1d      	ldr	r2, [pc, #116]	; (8000a74 <prvHeapInit+0xb0>)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <prvHeapInit+0xb0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8000a10:	2208      	movs	r2, #8
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	1a9b      	subs	r3, r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f023 0307 	bic.w	r3, r3, #7
 8000a1e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	4a15      	ldr	r2, [pc, #84]	; (8000a78 <prvHeapInit+0xb4>)
 8000a24:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8000a26:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <prvHeapInit+0xb4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8000a2e:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <prvHeapInit+0xb4>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	1ad2      	subs	r2, r2, r3
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <prvHeapInit+0xb4>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a0a      	ldr	r2, [pc, #40]	; (8000a7c <prvHeapInit+0xb8>)
 8000a52:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	4a09      	ldr	r2, [pc, #36]	; (8000a80 <prvHeapInit+0xbc>)
 8000a5a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <prvHeapInit+0xc0>)
 8000a5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000a62:	601a      	str	r2, [r3, #0]
}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	20000044 	.word	0x20000044
 8000a74:	20012c44 	.word	0x20012c44
 8000a78:	20012c4c 	.word	0x20012c4c
 8000a7c:	20012c54 	.word	0x20012c54
 8000a80:	20012c50 	.word	0x20012c50
 8000a84:	20012c60 	.word	0x20012c60

08000a88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000a90:	4b28      	ldr	r3, [pc, #160]	; (8000b34 <prvInsertBlockIntoFreeList+0xac>)
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	e002      	b.n	8000a9c <prvInsertBlockIntoFreeList+0x14>
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d3f7      	bcc.n	8000a96 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	441a      	add	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d108      	bne.n	8000aca <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	685a      	ldr	r2, [r3, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	441a      	add	r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	68ba      	ldr	r2, [r7, #8]
 8000ad4:	441a      	add	r2, r3
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d118      	bne.n	8000b10 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <prvInsertBlockIntoFreeList+0xb0>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d00d      	beq.n	8000b06 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685a      	ldr	r2, [r3, #4]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	441a      	add	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	e008      	b.n	8000b18 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000b06:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <prvInsertBlockIntoFreeList+0xb0>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	e003      	b.n	8000b18 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8000b18:	68fa      	ldr	r2, [r7, #12]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d002      	beq.n	8000b26 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20012c44 	.word	0x20012c44
 8000b38:	20012c4c 	.word	0x20012c4c

08000b3c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08c      	sub	sp, #48	; 0x30
 8000b40:	af04      	add	r7, sp, #16
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	4613      	mov	r3, r2
 8000b4a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000b4c:	88fb      	ldrh	r3, [r7, #6]
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fdf9 	bl	8000748 <pvPortMalloc>
 8000b56:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d00e      	beq.n	8000b7c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000b5e:	2058      	movs	r0, #88	; 0x58
 8000b60:	f7ff fdf2 	bl	8000748 <pvPortMalloc>
 8000b64:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d003      	beq.n	8000b74 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	631a      	str	r2, [r3, #48]	; 0x30
 8000b72:	e005      	b.n	8000b80 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 8000b74:	6978      	ldr	r0, [r7, #20]
 8000b76:	f7ff fec5 	bl	8000904 <vPortFree>
 8000b7a:	e001      	b.n	8000b80 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d013      	beq.n	8000bae <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000b86:	88fa      	ldrh	r2, [r7, #6]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	9303      	str	r3, [sp, #12]
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	9302      	str	r3, [sp, #8]
 8000b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b92:	9301      	str	r3, [sp, #4]
 8000b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f000 f80e 	bl	8000bbe <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8000ba2:	69f8      	ldr	r0, [r7, #28]
 8000ba4:	f000 f8ae 	bl	8000d04 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	61bb      	str	r3, [r7, #24]
 8000bac:	e002      	b.n	8000bb4 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000bb4:	69bb      	ldr	r3, [r7, #24]
    }
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3720      	adds	r7, #32
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b088      	sub	sp, #32
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
 8000bca:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8000bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bce:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	21a5      	movs	r1, #165	; 0xa5
 8000bd8:	f000 fe80 	bl	80018dc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000be6:	3b01      	subs	r3, #1
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	4413      	add	r3, r2
 8000bec:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	f023 0307 	bic.w	r3, r3, #7
 8000bf4:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	f003 0307 	and.w	r3, r3, #7
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d009      	beq.n	8000c14 <prvInitialiseNewTask+0x56>
 8000c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c04:	f383 8811 	msr	BASEPRI, r3
 8000c08:	f3bf 8f6f 	isb	sy
 8000c0c:	f3bf 8f4f 	dsb	sy
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	e7fe      	b.n	8000c12 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d01f      	beq.n	8000c5a <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61fb      	str	r3, [r7, #28]
 8000c1e:	e012      	b.n	8000c46 <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000c20:	68ba      	ldr	r2, [r7, #8]
 8000c22:	69fb      	ldr	r3, [r7, #28]
 8000c24:	4413      	add	r3, r2
 8000c26:	7819      	ldrb	r1, [r3, #0]
 8000c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	3334      	adds	r3, #52	; 0x34
 8000c30:	460a      	mov	r2, r1
 8000c32:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000c34:	68ba      	ldr	r2, [r7, #8]
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	4413      	add	r3, r2
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d006      	beq.n	8000c4e <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	3301      	adds	r3, #1
 8000c44:	61fb      	str	r3, [r7, #28]
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	2b09      	cmp	r3, #9
 8000c4a:	d9e9      	bls.n	8000c20 <prvInitialiseNewTask+0x62>
 8000c4c:	e000      	b.n	8000c50 <prvInitialiseNewTask+0x92>
            {
                break;
 8000c4e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c52:	2200      	movs	r2, #0
 8000c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8000c58:	e003      	b.n	8000c62 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8000c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c64:	2b04      	cmp	r3, #4
 8000c66:	d909      	bls.n	8000c7c <prvInitialiseNewTask+0xbe>
 8000c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c6c:	f383 8811 	msr	BASEPRI, r3
 8000c70:	f3bf 8f6f 	isb	sy
 8000c74:	f3bf 8f4f 	dsb	sy
 8000c78:	613b      	str	r3, [r7, #16]
 8000c7a:	e7fe      	b.n	8000c7a <prvInitialiseNewTask+0xbc>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	d901      	bls.n	8000c86 <prvInitialiseNewTask+0xc8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000c82:	2304      	movs	r3, #4
 8000c84:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c8a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8000c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c90:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8000c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c94:	2200      	movs	r2, #0
 8000c96:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fc22 	bl	80004e6 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ca4:	3318      	adds	r3, #24
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fc1d 	bl	80004e6 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cb0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb4:	f1c3 0205 	rsb	r2, r3, #5
 8000cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cba:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cc0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8000cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cc4:	3350      	adds	r3, #80	; 0x50
 8000cc6:	2204      	movs	r2, #4
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 fe06 	bl	80018dc <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8000cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cd2:	3354      	adds	r3, #84	; 0x54
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f000 fdff 	bl	80018dc <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000cde:	683a      	ldr	r2, [r7, #0]
 8000ce0:	68f9      	ldr	r1, [r7, #12]
 8000ce2:	69b8      	ldr	r0, [r7, #24]
 8000ce4:	f7ff fc0c 	bl	8000500 <pxPortInitialiseStack>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cec:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d002      	beq.n	8000cfa <prvInitialiseNewTask+0x13c>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cf8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000cfa:	bf00      	nop
 8000cfc:	3720      	adds	r7, #32
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000d0c:	f7ff fc6c 	bl	80005e8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000d10:	4b40      	ldr	r3, [pc, #256]	; (8000e14 <prvAddNewTaskToReadyList+0x110>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	3301      	adds	r3, #1
 8000d16:	4a3f      	ldr	r2, [pc, #252]	; (8000e14 <prvAddNewTaskToReadyList+0x110>)
 8000d18:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000d1a:	4b3f      	ldr	r3, [pc, #252]	; (8000e18 <prvAddNewTaskToReadyList+0x114>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d109      	bne.n	8000d36 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000d22:	4a3d      	ldr	r2, [pc, #244]	; (8000e18 <prvAddNewTaskToReadyList+0x114>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000d28:	4b3a      	ldr	r3, [pc, #232]	; (8000e14 <prvAddNewTaskToReadyList+0x110>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d110      	bne.n	8000d52 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000d30:	f000 faf6 	bl	8001320 <prvInitialiseTaskLists>
 8000d34:	e00d      	b.n	8000d52 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000d36:	4b39      	ldr	r3, [pc, #228]	; (8000e1c <prvAddNewTaskToReadyList+0x118>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d109      	bne.n	8000d52 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000d3e:	4b36      	ldr	r3, [pc, #216]	; (8000e18 <prvAddNewTaskToReadyList+0x114>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d802      	bhi.n	8000d52 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000d4c:	4a32      	ldr	r2, [pc, #200]	; (8000e18 <prvAddNewTaskToReadyList+0x114>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000d52:	4b33      	ldr	r3, [pc, #204]	; (8000e20 <prvAddNewTaskToReadyList+0x11c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	4a31      	ldr	r2, [pc, #196]	; (8000e20 <prvAddNewTaskToReadyList+0x11c>)
 8000d5a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000d5c:	4b30      	ldr	r3, [pc, #192]	; (8000e20 <prvAddNewTaskToReadyList+0x11c>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d68:	2201      	movs	r2, #1
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	4b2d      	ldr	r3, [pc, #180]	; (8000e24 <prvAddNewTaskToReadyList+0x120>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	4a2c      	ldr	r2, [pc, #176]	; (8000e24 <prvAddNewTaskToReadyList+0x120>)
 8000d74:	6013      	str	r3, [r2, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d7a:	492b      	ldr	r1, [pc, #172]	; (8000e28 <prvAddNewTaskToReadyList+0x124>)
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4413      	add	r3, r2
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	440b      	add	r3, r1
 8000d86:	3304      	adds	r3, #4
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	689a      	ldr	r2, [r3, #8]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	3204      	adds	r2, #4
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	1d1a      	adds	r2, r3, #4
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000db0:	4613      	mov	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	4a1b      	ldr	r2, [pc, #108]	; (8000e28 <prvAddNewTaskToReadyList+0x124>)
 8000dba:	441a      	add	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	615a      	str	r2, [r3, #20]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dc4:	4918      	ldr	r1, [pc, #96]	; (8000e28 <prvAddNewTaskToReadyList+0x124>)
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4413      	add	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	440b      	add	r3, r1
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1c59      	adds	r1, r3, #1
 8000dd4:	4814      	ldr	r0, [pc, #80]	; (8000e28 <prvAddNewTaskToReadyList+0x124>)
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	4413      	add	r3, r2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	4403      	add	r3, r0
 8000de0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000de2:	f7ff fc2f 	bl	8000644 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000de6:	4b0d      	ldr	r3, [pc, #52]	; (8000e1c <prvAddNewTaskToReadyList+0x118>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d00e      	beq.n	8000e0c <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <prvAddNewTaskToReadyList+0x114>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d207      	bcs.n	8000e0c <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <prvAddNewTaskToReadyList+0x128>)
 8000dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	f3bf 8f4f 	dsb	sy
 8000e08:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000e0c:	bf00      	nop
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20012d38 	.word	0x20012d38
 8000e18:	20012c64 	.word	0x20012c64
 8000e1c:	20012d44 	.word	0x20012d44
 8000e20:	20012d54 	.word	0x20012d54
 8000e24:	20012d40 	.word	0x20012d40
 8000e28:	20012c68 	.word	0x20012c68
 8000e2c:	e000ed04 	.word	0xe000ed04

08000e30 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000e34:	4b04      	ldr	r3, [pc, #16]	; (8000e48 <vTaskSuspendAll+0x18>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	4a03      	ldr	r2, [pc, #12]	; (8000e48 <vTaskSuspendAll+0x18>)
 8000e3c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000e3e:	bf00      	nop
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	20012d5c 	.word	0x20012d5c

08000e4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b088      	sub	sp, #32
 8000e50:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000e5a:	4b70      	ldr	r3, [pc, #448]	; (800101c <xTaskResumeAll+0x1d0>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d109      	bne.n	8000e76 <xTaskResumeAll+0x2a>
 8000e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e66:	f383 8811 	msr	BASEPRI, r3
 8000e6a:	f3bf 8f6f 	isb	sy
 8000e6e:	f3bf 8f4f 	dsb	sy
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	e7fe      	b.n	8000e74 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000e76:	f7ff fbb7 	bl	80005e8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000e7a:	4b68      	ldr	r3, [pc, #416]	; (800101c <xTaskResumeAll+0x1d0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	4a66      	ldr	r2, [pc, #408]	; (800101c <xTaskResumeAll+0x1d0>)
 8000e82:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000e84:	4b65      	ldr	r3, [pc, #404]	; (800101c <xTaskResumeAll+0x1d0>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f040 80c0 	bne.w	800100e <xTaskResumeAll+0x1c2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000e8e:	4b64      	ldr	r3, [pc, #400]	; (8001020 <xTaskResumeAll+0x1d4>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f000 80bb 	beq.w	800100e <xTaskResumeAll+0x1c2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000e98:	e08a      	b.n	8000fb0 <xTaskResumeAll+0x164>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000e9a:	4b62      	ldr	r3, [pc, #392]	; (8001024 <xTaskResumeAll+0x1d8>)
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	69db      	ldr	r3, [r3, #28]
 8000eac:	69fa      	ldr	r2, [r7, #28]
 8000eae:	6a12      	ldr	r2, [r2, #32]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	6a1b      	ldr	r3, [r3, #32]
 8000eb6:	69fa      	ldr	r2, [r7, #28]
 8000eb8:	69d2      	ldr	r2, [r2, #28]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	685a      	ldr	r2, [r3, #4]
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	3318      	adds	r3, #24
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d103      	bne.n	8000ed0 <xTaskResumeAll+0x84>
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	6a1a      	ldr	r2, [r3, #32]
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	629a      	str	r2, [r3, #40]	; 0x28
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	1e5a      	subs	r2, r3, #1
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	68d2      	ldr	r2, [r2, #12]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	69fa      	ldr	r2, [r7, #28]
 8000ef6:	6892      	ldr	r2, [r2, #8]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	3304      	adds	r3, #4
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d103      	bne.n	8000f0e <xTaskResumeAll+0xc2>
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	68da      	ldr	r2, [r3, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	2200      	movs	r2, #0
 8000f12:	615a      	str	r2, [r3, #20]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	1e5a      	subs	r2, r3, #1
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	2201      	movs	r2, #1
 8000f24:	409a      	lsls	r2, r3
 8000f26:	4b40      	ldr	r3, [pc, #256]	; (8001028 <xTaskResumeAll+0x1dc>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	4a3e      	ldr	r2, [pc, #248]	; (8001028 <xTaskResumeAll+0x1dc>)
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f34:	493d      	ldr	r1, [pc, #244]	; (800102c <xTaskResumeAll+0x1e0>)
 8000f36:	4613      	mov	r3, r2
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	4413      	add	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	440b      	add	r3, r1
 8000f40:	3304      	adds	r3, #4
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	689a      	ldr	r2, [r3, #8]
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	69fa      	ldr	r2, [r7, #28]
 8000f5a:	3204      	adds	r2, #4
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	1d1a      	adds	r2, r3, #4
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4a2e      	ldr	r2, [pc, #184]	; (800102c <xTaskResumeAll+0x1e0>)
 8000f74:	441a      	add	r2, r3
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	615a      	str	r2, [r3, #20]
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f7e:	492b      	ldr	r1, [pc, #172]	; (800102c <xTaskResumeAll+0x1e0>)
 8000f80:	4613      	mov	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	440b      	add	r3, r1
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	1c59      	adds	r1, r3, #1
 8000f8e:	4827      	ldr	r0, [pc, #156]	; (800102c <xTaskResumeAll+0x1e0>)
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4403      	add	r3, r0
 8000f9a:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <xTaskResumeAll+0x1e4>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d302      	bcc.n	8000fb0 <xTaskResumeAll+0x164>
                    {
                        xYieldPending = pdTRUE;
 8000faa:	4b22      	ldr	r3, [pc, #136]	; (8001034 <xTaskResumeAll+0x1e8>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <xTaskResumeAll+0x1d8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f47f af70 	bne.w	8000e9a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <xTaskResumeAll+0x178>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000fc0:	f000 f9ee 	bl	80013a0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <xTaskResumeAll+0x1ec>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d010      	beq.n	8000ff2 <xTaskResumeAll+0x1a6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000fd0:	f000 f836 	bl	8001040 <xTaskIncrementTick>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d002      	beq.n	8000fe0 <xTaskResumeAll+0x194>
                            {
                                xYieldPending = pdTRUE;
 8000fda:	4b16      	ldr	r3, [pc, #88]	; (8001034 <xTaskResumeAll+0x1e8>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d1f1      	bne.n	8000fd0 <xTaskResumeAll+0x184>

                        xPendedTicks = 0;
 8000fec:	4b12      	ldr	r3, [pc, #72]	; (8001038 <xTaskResumeAll+0x1ec>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <xTaskResumeAll+0x1e8>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d009      	beq.n	800100e <xTaskResumeAll+0x1c2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <xTaskResumeAll+0x1f0>)
 8001000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	f3bf 8f4f 	dsb	sy
 800100a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800100e:	f7ff fb19 	bl	8000644 <vPortExitCritical>

    return xAlreadyYielded;
 8001012:	69bb      	ldr	r3, [r7, #24]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20012d5c 	.word	0x20012d5c
 8001020:	20012d38 	.word	0x20012d38
 8001024:	20012cfc 	.word	0x20012cfc
 8001028:	20012d40 	.word	0x20012d40
 800102c:	20012c68 	.word	0x20012c68
 8001030:	20012c64 	.word	0x20012c64
 8001034:	20012d4c 	.word	0x20012d4c
 8001038:	20012d48 	.word	0x20012d48
 800103c:	e000ed04 	.word	0xe000ed04

08001040 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001046:	2300      	movs	r3, #0
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800104a:	4b7d      	ldr	r3, [pc, #500]	; (8001240 <xTaskIncrementTick+0x200>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	f040 80eb 	bne.w	800122a <xTaskIncrementTick+0x1ea>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001054:	4b7b      	ldr	r3, [pc, #492]	; (8001244 <xTaskIncrementTick+0x204>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800105c:	4a79      	ldr	r2, [pc, #484]	; (8001244 <xTaskIncrementTick+0x204>)
 800105e:	6a3b      	ldr	r3, [r7, #32]
 8001060:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d11f      	bne.n	80010a8 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8001068:	4b77      	ldr	r3, [pc, #476]	; (8001248 <xTaskIncrementTick+0x208>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d009      	beq.n	8001086 <xTaskIncrementTick+0x46>
 8001072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001076:	f383 8811 	msr	BASEPRI, r3
 800107a:	f3bf 8f6f 	isb	sy
 800107e:	f3bf 8f4f 	dsb	sy
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	e7fe      	b.n	8001084 <xTaskIncrementTick+0x44>
 8001086:	4b70      	ldr	r3, [pc, #448]	; (8001248 <xTaskIncrementTick+0x208>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	4b6f      	ldr	r3, [pc, #444]	; (800124c <xTaskIncrementTick+0x20c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a6d      	ldr	r2, [pc, #436]	; (8001248 <xTaskIncrementTick+0x208>)
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4a6d      	ldr	r2, [pc, #436]	; (800124c <xTaskIncrementTick+0x20c>)
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	6013      	str	r3, [r2, #0]
 800109a:	4b6d      	ldr	r3, [pc, #436]	; (8001250 <xTaskIncrementTick+0x210>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a6b      	ldr	r2, [pc, #428]	; (8001250 <xTaskIncrementTick+0x210>)
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	f000 f97c 	bl	80013a0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80010a8:	4b6a      	ldr	r3, [pc, #424]	; (8001254 <xTaskIncrementTick+0x214>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	6a3a      	ldr	r2, [r7, #32]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	f0c0 80a6 	bcc.w	8001200 <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80010b4:	4b64      	ldr	r3, [pc, #400]	; (8001248 <xTaskIncrementTick+0x208>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d104      	bne.n	80010c8 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80010be:	4b65      	ldr	r3, [pc, #404]	; (8001254 <xTaskIncrementTick+0x214>)
 80010c0:	f04f 32ff 	mov.w	r2, #4294967295
 80010c4:	601a      	str	r2, [r3, #0]
                    break;
 80010c6:	e09b      	b.n	8001200 <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80010c8:	4b5f      	ldr	r3, [pc, #380]	; (8001248 <xTaskIncrementTick+0x208>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80010d8:	6a3a      	ldr	r2, [r7, #32]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d203      	bcs.n	80010e8 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80010e0:	4a5c      	ldr	r2, [pc, #368]	; (8001254 <xTaskIncrementTick+0x214>)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80010e6:	e08b      	b.n	8001200 <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	613b      	str	r3, [r7, #16]
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	68d2      	ldr	r2, [r2, #12]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	6892      	ldr	r2, [r2, #8]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	3304      	adds	r3, #4
 800110a:	429a      	cmp	r2, r3
 800110c:	d103      	bne.n	8001116 <xTaskIncrementTick+0xd6>
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1e5a      	subs	r2, r3, #1
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800112a:	2b00      	cmp	r3, #0
 800112c:	d01e      	beq.n	800116c <xTaskIncrementTick+0x12c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	69db      	ldr	r3, [r3, #28]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	6a12      	ldr	r2, [r2, #32]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	69d2      	ldr	r2, [r2, #28]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	3318      	adds	r3, #24
 8001150:	429a      	cmp	r2, r3
 8001152:	d103      	bne.n	800115c <xTaskIncrementTick+0x11c>
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	6a1a      	ldr	r2, [r3, #32]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	2200      	movs	r2, #0
 8001160:	629a      	str	r2, [r3, #40]	; 0x28
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1e5a      	subs	r2, r3, #1
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001170:	2201      	movs	r2, #1
 8001172:	409a      	lsls	r2, r3
 8001174:	4b38      	ldr	r3, [pc, #224]	; (8001258 <xTaskIncrementTick+0x218>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4313      	orrs	r3, r2
 800117a:	4a37      	ldr	r2, [pc, #220]	; (8001258 <xTaskIncrementTick+0x218>)
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001182:	4936      	ldr	r1, [pc, #216]	; (800125c <xTaskIncrementTick+0x21c>)
 8001184:	4613      	mov	r3, r2
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	4413      	add	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	440b      	add	r3, r1
 800118e:	3304      	adds	r3, #4
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	689a      	ldr	r2, [r3, #8]
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	3204      	adds	r2, #4
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	1d1a      	adds	r2, r3, #4
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011b8:	4613      	mov	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4a26      	ldr	r2, [pc, #152]	; (800125c <xTaskIncrementTick+0x21c>)
 80011c2:	441a      	add	r2, r3
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	615a      	str	r2, [r3, #20]
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011cc:	4923      	ldr	r1, [pc, #140]	; (800125c <xTaskIncrementTick+0x21c>)
 80011ce:	4613      	mov	r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4413      	add	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	440b      	add	r3, r1
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	1c59      	adds	r1, r3, #1
 80011dc:	481f      	ldr	r0, [pc, #124]	; (800125c <xTaskIncrementTick+0x21c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4403      	add	r3, r0
 80011e8:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011ee:	4b1c      	ldr	r3, [pc, #112]	; (8001260 <xTaskIncrementTick+0x220>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f4:	429a      	cmp	r2, r3
 80011f6:	f4ff af5d 	bcc.w	80010b4 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80011fa:	2301      	movs	r3, #1
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80011fe:	e759      	b.n	80010b4 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001200:	4b17      	ldr	r3, [pc, #92]	; (8001260 <xTaskIncrementTick+0x220>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001206:	4915      	ldr	r1, [pc, #84]	; (800125c <xTaskIncrementTick+0x21c>)
 8001208:	4613      	mov	r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	440b      	add	r3, r1
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d901      	bls.n	800121c <xTaskIncrementTick+0x1dc>
                {
                    xSwitchRequired = pdTRUE;
 8001218:	2301      	movs	r3, #1
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <xTaskIncrementTick+0x224>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d007      	beq.n	8001234 <xTaskIncrementTick+0x1f4>
                {
                    xSwitchRequired = pdTRUE;
 8001224:	2301      	movs	r3, #1
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
 8001228:	e004      	b.n	8001234 <xTaskIncrementTick+0x1f4>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <xTaskIncrementTick+0x228>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	4a0d      	ldr	r2, [pc, #52]	; (8001268 <xTaskIncrementTick+0x228>)
 8001232:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001236:	4618      	mov	r0, r3
 8001238:	3728      	adds	r7, #40	; 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20012d5c 	.word	0x20012d5c
 8001244:	20012d3c 	.word	0x20012d3c
 8001248:	20012cf4 	.word	0x20012cf4
 800124c:	20012cf8 	.word	0x20012cf8
 8001250:	20012d50 	.word	0x20012d50
 8001254:	20012d58 	.word	0x20012d58
 8001258:	20012d40 	.word	0x20012d40
 800125c:	20012c68 	.word	0x20012c68
 8001260:	20012c64 	.word	0x20012c64
 8001264:	20012d4c 	.word	0x20012d4c
 8001268:	20012d48 	.word	0x20012d48

0800126c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800126c:	b480      	push	{r7}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001272:	4b26      	ldr	r3, [pc, #152]	; (800130c <vTaskSwitchContext+0xa0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800127a:	4b25      	ldr	r3, [pc, #148]	; (8001310 <vTaskSwitchContext+0xa4>)
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001280:	e03e      	b.n	8001300 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 8001282:	4b23      	ldr	r3, [pc, #140]	; (8001310 <vTaskSwitchContext+0xa4>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001288:	4b22      	ldr	r3, [pc, #136]	; (8001314 <vTaskSwitchContext+0xa8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8001296:	7afb      	ldrb	r3, [r7, #11]
 8001298:	f1c3 031f 	rsb	r3, r3, #31
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	491e      	ldr	r1, [pc, #120]	; (8001318 <vTaskSwitchContext+0xac>)
 80012a0:	697a      	ldr	r2, [r7, #20]
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d109      	bne.n	80012c6 <vTaskSwitchContext+0x5a>
        __asm volatile
 80012b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012b6:	f383 8811 	msr	BASEPRI, r3
 80012ba:	f3bf 8f6f 	isb	sy
 80012be:	f3bf 8f4f 	dsb	sy
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	e7fe      	b.n	80012c4 <vTaskSwitchContext+0x58>
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	4613      	mov	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4a11      	ldr	r2, [pc, #68]	; (8001318 <vTaskSwitchContext+0xac>)
 80012d2:	4413      	add	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	3308      	adds	r3, #8
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d104      	bne.n	80012f6 <vTaskSwitchContext+0x8a>
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	4a07      	ldr	r2, [pc, #28]	; (800131c <vTaskSwitchContext+0xb0>)
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	bf00      	nop
 8001302:	371c      	adds	r7, #28
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20012d5c 	.word	0x20012d5c
 8001310:	20012d4c 	.word	0x20012d4c
 8001314:	20012d40 	.word	0x20012d40
 8001318:	20012c68 	.word	0x20012c68
 800131c:	20012c64 	.word	0x20012c64

08001320 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	e00c      	b.n	8001346 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4a12      	ldr	r2, [pc, #72]	; (8001380 <prvInitialiseTaskLists+0x60>)
 8001338:	4413      	add	r3, r2
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff f8b3 	bl	80004a6 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3301      	adds	r3, #1
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d9ef      	bls.n	800132c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800134c:	480d      	ldr	r0, [pc, #52]	; (8001384 <prvInitialiseTaskLists+0x64>)
 800134e:	f7ff f8aa 	bl	80004a6 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001352:	480d      	ldr	r0, [pc, #52]	; (8001388 <prvInitialiseTaskLists+0x68>)
 8001354:	f7ff f8a7 	bl	80004a6 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <prvInitialiseTaskLists+0x6c>)
 800135a:	f7ff f8a4 	bl	80004a6 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800135e:	480c      	ldr	r0, [pc, #48]	; (8001390 <prvInitialiseTaskLists+0x70>)
 8001360:	f7ff f8a1 	bl	80004a6 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8001364:	480b      	ldr	r0, [pc, #44]	; (8001394 <prvInitialiseTaskLists+0x74>)
 8001366:	f7ff f89e 	bl	80004a6 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <prvInitialiseTaskLists+0x78>)
 800136c:	4a05      	ldr	r2, [pc, #20]	; (8001384 <prvInitialiseTaskLists+0x64>)
 800136e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001370:	4b0a      	ldr	r3, [pc, #40]	; (800139c <prvInitialiseTaskLists+0x7c>)
 8001372:	4a05      	ldr	r2, [pc, #20]	; (8001388 <prvInitialiseTaskLists+0x68>)
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20012c68 	.word	0x20012c68
 8001384:	20012ccc 	.word	0x20012ccc
 8001388:	20012ce0 	.word	0x20012ce0
 800138c:	20012cfc 	.word	0x20012cfc
 8001390:	20012d10 	.word	0x20012d10
 8001394:	20012d24 	.word	0x20012d24
 8001398:	20012cf4 	.word	0x20012cf4
 800139c:	20012cf8 	.word	0x20012cf8

080013a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80013a4:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <prvResetNextTaskUnblockTime+0x30>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d104      	bne.n	80013b8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <prvResetNextTaskUnblockTime+0x34>)
 80013b0:	f04f 32ff 	mov.w	r2, #4294967295
 80013b4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80013b6:	e005      	b.n	80013c4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <prvResetNextTaskUnblockTime+0x30>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <prvResetNextTaskUnblockTime+0x34>)
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20012cf4 	.word	0x20012cf4
 80013d4:	20012d58 	.word	0x20012d58

080013d8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80013dc:	4b38      	ldr	r3, [pc, #224]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b38      	ldr	r3, [pc, #224]	; (80014c4 <Audio_MAL_IRQHandler+0xec>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4610      	mov	r0, r2
 80013e8:	f7fe ff9a 	bl	8000320 <DMA_GetFlagStatus>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d064      	beq.n	80014bc <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80013f2:	4b35      	ldr	r3, [pc, #212]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d04c      	beq.n	8001494 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80013fa:	bf00      	nop
 80013fc:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7fe ff75 	bl	80002f0 <DMA_GetCmdStatus>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1f7      	bne.n	80013fc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 800140c:	4b2c      	ldr	r3, [pc, #176]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b2c      	ldr	r3, [pc, #176]	; (80014c4 <Audio_MAL_IRQHandler+0xec>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	4610      	mov	r0, r2
 8001418:	f7fe ffbe 	bl	8000398 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 800141c:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <Audio_MAL_IRQHandler+0xf4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <Audio_MAL_IRQHandler+0xf8>)
 8001424:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8001426:	4b28      	ldr	r3, [pc, #160]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800142e:	4293      	cmp	r3, r2
 8001430:	bf28      	it	cs
 8001432:	4613      	movcs	r3, r2
 8001434:	4a26      	ldr	r2, [pc, #152]	; (80014d0 <Audio_MAL_IRQHandler+0xf8>)
 8001436:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8001438:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4924      	ldr	r1, [pc, #144]	; (80014d0 <Audio_MAL_IRQHandler+0xf8>)
 800143e:	4618      	mov	r0, r3
 8001440:	f7fe fee2 	bl	8000208 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2101      	movs	r1, #1
 800144a:	4618      	mov	r0, r3
 800144c:	f7fe ff34 	bl	80002b8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001450:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <Audio_MAL_IRQHandler+0xf4>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800145c:	d203      	bcs.n	8001466 <Audio_MAL_IRQHandler+0x8e>
 800145e:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	e000      	b.n	8001468 <Audio_MAL_IRQHandler+0x90>
 8001466:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <Audio_MAL_IRQHandler+0xfc>)
 8001468:	4413      	add	r3, r2
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <Audio_MAL_IRQHandler+0xf4>)
 800146c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800147a:	428b      	cmp	r3, r1
 800147c:	bf28      	it	cs
 800147e:	460b      	movcs	r3, r1
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	4a11      	ldr	r2, [pc, #68]	; (80014c8 <Audio_MAL_IRQHandler+0xf0>)
 8001484:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2101      	movs	r1, #1
 800148c:	4618      	mov	r0, r3
 800148e:	f7fe ff13 	bl	80002b8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001492:	e013      	b.n	80014bc <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f7fe ff0c 	bl	80002b8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80014a0:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <Audio_MAL_IRQHandler+0xe8>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <Audio_MAL_IRQHandler+0xec>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	4610      	mov	r0, r2
 80014ac:	f7fe ff74 	bl	8000398 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <Audio_MAL_IRQHandler+0xf4>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f870 	bl	800159c <EVAL_AUDIO_TransferComplete_CallBack>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000000c 	.word	0x2000000c
 80014c4:	20000010 	.word	0x20000010
 80014c8:	20000004 	.word	0x20000004
 80014cc:	20012d68 	.word	0x20012d68
 80014d0:	20012da8 	.word	0x20012da8
 80014d4:	0001fffe 	.word	0x0001fffe

080014d8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80014dc:	f7ff ff7c 	bl	80013d8 <Audio_MAL_IRQHandler>
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80014e8:	f7ff ff76 	bl	80013d8 <Audio_MAL_IRQHandler>
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80014f4:	2102      	movs	r1, #2
 80014f6:	480d      	ldr	r0, [pc, #52]	; (800152c <SPI3_IRQHandler+0x3c>)
 80014f8:	f7fe ffb9 	bl	800046e <SPI_I2S_GetFlagStatus>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d011      	beq.n	8001526 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8001502:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <SPI3_IRQHandler+0x40>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d106      	bne.n	8001518 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800150a:	f000 f852 	bl	80015b2 <EVAL_AUDIO_GetSampleCallBack>
 800150e:	4603      	mov	r3, r0
 8001510:	4619      	mov	r1, r3
 8001512:	2004      	movs	r0, #4
 8001514:	f7fe fe5c 	bl	80001d0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001518:	f000 f84b 	bl	80015b2 <EVAL_AUDIO_GetSampleCallBack>
 800151c:	4603      	mov	r3, r0
 800151e:	4619      	mov	r1, r3
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <SPI3_IRQHandler+0x3c>)
 8001522:	f7fe ff95 	bl	8000450 <SPI_I2S_SendData>
  }
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40003c00 	.word	0x40003c00
 8001530:	20000008 	.word	0x20000008

08001534 <main>:
TaskHandle_t myTask2Handle = NULL;
void Task1_Handler(void *params);
void Task2_Handler(void *params);

int main(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af02      	add	r7, sp, #8
	// 1.Adm Sistem saati dahili saat olarak ayarland.
  RCC_DeInit(); // HSI ON | HSE OFF PLL OFF | SystemClock 16 MHz
 800153a:	f7fe ff5b 	bl	80003f4 <RCC_DeInit>

    // 2.Adm Sistem saati 16 MHz olarak ayarland.
  SystemCoreClockUpdate();   // SystemCoreClock = 16 MHz
 800153e:	f000 f8b1 	bl	80016a4 <SystemCoreClockUpdate>

    // 3.Adm Grev oluturma.
  xTaskCreate(Task1_Handler, "myFirstTask", 500, NULL, 4, &myTask1Handle);
 8001542:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <main+0x3c>)
 8001544:	9301      	str	r3, [sp, #4]
 8001546:	2304      	movs	r3, #4
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	2300      	movs	r3, #0
 800154c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001550:	4908      	ldr	r1, [pc, #32]	; (8001574 <main+0x40>)
 8001552:	4809      	ldr	r0, [pc, #36]	; (8001578 <main+0x44>)
 8001554:	f7ff faf2 	bl	8000b3c <xTaskCreate>
  xTaskCreate(Task2_Handler, "mySecondTask", 500, NULL, 4, &myTask2Handle);
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <main+0x48>)
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	2304      	movs	r3, #4
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2300      	movs	r3, #0
 8001562:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001566:	4906      	ldr	r1, [pc, #24]	; (8001580 <main+0x4c>)
 8001568:	4806      	ldr	r0, [pc, #24]	; (8001584 <main+0x50>)
 800156a:	f7ff fae7 	bl	8000b3c <xTaskCreate>
  while (1)
 800156e:	e7fe      	b.n	800156e <main+0x3a>
 8001570:	20012d60 	.word	0x20012d60
 8001574:	08001904 	.word	0x08001904
 8001578:	08001589 	.word	0x08001589
 800157c:	20012d64 	.word	0x20012d64
 8001580:	08001910 	.word	0x08001910
 8001584:	08001593 	.word	0x08001593

08001588 <Task1_Handler>:
  {

  }
}
void Task1_Handler(void *params)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
    while(1)
 8001590:	e7fe      	b.n	8001590 <Task1_Handler+0x8>

08001592 <Task2_Handler>:
    {

    }
}
void Task2_Handler(void *params)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
	 while(1)
 800159a:	e7fe      	b.n	800159a <Task2_Handler+0x8>

0800159c <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80015a6:	bf00      	nop
}
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80015b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015ca:	e003      	b.n	80015d4 <LoopCopyDataInit>

080015cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80015ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015d2:	3104      	adds	r1, #4

080015d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015d4:	480b      	ldr	r0, [pc, #44]	; (8001604 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015d6:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80015d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80015da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80015dc:	d3f6      	bcc.n	80015cc <CopyDataInit>
  ldr  r2, =_sbss
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015e0:	e002      	b.n	80015e8 <LoopFillZerobss>

080015e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015e4:	f842 3b04 	str.w	r3, [r2], #4

080015e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015ec:	d3f9      	bcc.n	80015e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ee:	f000 f823 	bl	8001638 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015f2:	f000 f94f 	bl	8001894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f6:	f7ff ff9d 	bl	8001534 <main>
  bx  lr    
 80015fa:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015fc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001600:	08001928 	.word	0x08001928
  ldr  r0, =_sdata
 8001604:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001608:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 800160c:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8001610:	20012de4 	.word	0x20012de4

08001614 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001614:	e7fe      	b.n	8001614 <ADC_IRQHandler>

08001616 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800161a:	e7fe      	b.n	800161a <MemManage_Handler+0x4>

0800161c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001620:	e7fe      	b.n	8001620 <BusFault_Handler+0x4>

08001622 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001626:	e7fe      	b.n	8001626 <UsageFault_Handler+0x4>

08001628 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
	...

08001638 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4a16      	ldr	r2, [pc, #88]	; (8001698 <SystemInit+0x60>)
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <SystemInit+0x60>)
 8001640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001644:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001648:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800164c:	4a13      	ldr	r2, [pc, #76]	; (800169c <SystemInit+0x64>)
 800164e:	4b13      	ldr	r3, [pc, #76]	; (800169c <SystemInit+0x64>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001658:	4b10      	ldr	r3, [pc, #64]	; (800169c <SystemInit+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800165e:	4a0f      	ldr	r2, [pc, #60]	; (800169c <SystemInit+0x64>)
 8001660:	4b0e      	ldr	r3, [pc, #56]	; (800169c <SystemInit+0x64>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800166c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <SystemInit+0x64>)
 8001670:	4a0b      	ldr	r2, [pc, #44]	; (80016a0 <SystemInit+0x68>)
 8001672:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001674:	4a09      	ldr	r2, [pc, #36]	; (800169c <SystemInit+0x64>)
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <SystemInit+0x64>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <SystemInit+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001686:	f000 f889 	bl	800179c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800168a:	4b03      	ldr	r3, [pc, #12]	; (8001698 <SystemInit+0x60>)
 800168c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001690:	609a      	str	r2, [r3, #8]
#endif
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	e000ed00 	.word	0xe000ed00
 800169c:	40023800 	.word	0x40023800
 80016a0:	24003010 	.word	0x24003010

080016a4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b087      	sub	sp, #28
 80016a8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	2302      	movs	r3, #2
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	2302      	movs	r3, #2
 80016bc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80016be:	4b32      	ldr	r3, [pc, #200]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 030c 	and.w	r3, r3, #12
 80016c6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d007      	beq.n	80016de <SystemCoreClockUpdate+0x3a>
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d009      	beq.n	80016e6 <SystemCoreClockUpdate+0x42>
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d13d      	bne.n	8001752 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <SystemCoreClockUpdate+0xe8>)
 80016d8:	4a2d      	ldr	r2, [pc, #180]	; (8001790 <SystemCoreClockUpdate+0xec>)
 80016da:	601a      	str	r2, [r3, #0]
      break;
 80016dc:	e03d      	b.n	800175a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80016de:	4b2b      	ldr	r3, [pc, #172]	; (800178c <SystemCoreClockUpdate+0xe8>)
 80016e0:	4a2c      	ldr	r2, [pc, #176]	; (8001794 <SystemCoreClockUpdate+0xf0>)
 80016e2:	601a      	str	r2, [r3, #0]
      break;
 80016e4:	e039      	b.n	800175a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80016e6:	4b28      	ldr	r3, [pc, #160]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	0d9b      	lsrs	r3, r3, #22
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016f2:	4b25      	ldr	r3, [pc, #148]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016fa:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d00c      	beq.n	800171c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001702:	4a24      	ldr	r2, [pc, #144]	; (8001794 <SystemCoreClockUpdate+0xf0>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	fbb2 f3f3 	udiv	r3, r2, r3
 800170a:	4a1f      	ldr	r2, [pc, #124]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 800170c:	6852      	ldr	r2, [r2, #4]
 800170e:	0992      	lsrs	r2, r2, #6
 8001710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001714:	fb02 f303 	mul.w	r3, r2, r3
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	e00b      	b.n	8001734 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800171c:	4a1c      	ldr	r2, [pc, #112]	; (8001790 <SystemCoreClockUpdate+0xec>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	fbb2 f3f3 	udiv	r3, r2, r3
 8001724:	4a18      	ldr	r2, [pc, #96]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 8001726:	6852      	ldr	r2, [r2, #4]
 8001728:	0992      	lsrs	r2, r2, #6
 800172a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800172e:	fb02 f303 	mul.w	r3, r2, r3
 8001732:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001734:	4b14      	ldr	r3, [pc, #80]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	0c1b      	lsrs	r3, r3, #16
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	3301      	adds	r3, #1
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	fbb2 f3f3 	udiv	r3, r2, r3
 800174c:	4a0f      	ldr	r2, [pc, #60]	; (800178c <SystemCoreClockUpdate+0xe8>)
 800174e:	6013      	str	r3, [r2, #0]
      break;
 8001750:	e003      	b.n	800175a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8001752:	4b0e      	ldr	r3, [pc, #56]	; (800178c <SystemCoreClockUpdate+0xe8>)
 8001754:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <SystemCoreClockUpdate+0xec>)
 8001756:	601a      	str	r2, [r3, #0]
      break;
 8001758:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <SystemCoreClockUpdate+0xe4>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	091b      	lsrs	r3, r3, #4
 8001760:	f003 030f 	and.w	r3, r3, #15
 8001764:	4a0c      	ldr	r2, [pc, #48]	; (8001798 <SystemCoreClockUpdate+0xf4>)
 8001766:	5cd3      	ldrb	r3, [r2, r3]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800176c:	4b07      	ldr	r3, [pc, #28]	; (800178c <SystemCoreClockUpdate+0xe8>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	fa22 f303 	lsr.w	r3, r2, r3
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <SystemCoreClockUpdate+0xe8>)
 8001778:	6013      	str	r3, [r2, #0]
}
 800177a:	bf00      	nop
 800177c:	371c      	adds	r7, #28
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800
 800178c:	20000014 	.word	0x20000014
 8001790:	00f42400 	.word	0x00f42400
 8001794:	007a1200 	.word	0x007a1200
 8001798:	20000018 	.word	0x20000018

0800179c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	2300      	movs	r3, #0
 80017a8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80017aa:	4a36      	ldr	r2, [pc, #216]	; (8001884 <SetSysClock+0xe8>)
 80017ac:	4b35      	ldr	r3, [pc, #212]	; (8001884 <SetSysClock+0xe8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80017b6:	4b33      	ldr	r3, [pc, #204]	; (8001884 <SetSysClock+0xe8>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017be:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3301      	adds	r3, #1
 80017c4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d103      	bne.n	80017d4 <SetSysClock+0x38>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80017d2:	d1f0      	bne.n	80017b6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80017d4:	4b2b      	ldr	r3, [pc, #172]	; (8001884 <SetSysClock+0xe8>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80017e0:	2301      	movs	r3, #1
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	e001      	b.n	80017ea <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d142      	bne.n	8001876 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80017f0:	4a24      	ldr	r2, [pc, #144]	; (8001884 <SetSysClock+0xe8>)
 80017f2:	4b24      	ldr	r3, [pc, #144]	; (8001884 <SetSysClock+0xe8>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80017fc:	4a22      	ldr	r2, [pc, #136]	; (8001888 <SetSysClock+0xec>)
 80017fe:	4b22      	ldr	r3, [pc, #136]	; (8001888 <SetSysClock+0xec>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001806:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001808:	4a1e      	ldr	r2, [pc, #120]	; (8001884 <SetSysClock+0xe8>)
 800180a:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <SetSysClock+0xe8>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001810:	4a1c      	ldr	r2, [pc, #112]	; (8001884 <SetSysClock+0xe8>)
 8001812:	4b1c      	ldr	r3, [pc, #112]	; (8001884 <SetSysClock+0xe8>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800181a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800181c:	4a19      	ldr	r2, [pc, #100]	; (8001884 <SetSysClock+0xe8>)
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <SetSysClock+0xe8>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001826:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <SetSysClock+0xe8>)
 800182a:	4a18      	ldr	r2, [pc, #96]	; (800188c <SetSysClock+0xf0>)
 800182c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800182e:	4a15      	ldr	r2, [pc, #84]	; (8001884 <SetSysClock+0xe8>)
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <SetSysClock+0xe8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001838:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800183a:	bf00      	nop
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <SetSysClock+0xe8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d0f9      	beq.n	800183c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001848:	4b11      	ldr	r3, [pc, #68]	; (8001890 <SetSysClock+0xf4>)
 800184a:	f240 6205 	movw	r2, #1541	; 0x605
 800184e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001850:	4a0c      	ldr	r2, [pc, #48]	; (8001884 <SetSysClock+0xe8>)
 8001852:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <SetSysClock+0xe8>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f023 0303 	bic.w	r3, r3, #3
 800185a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800185c:	4a09      	ldr	r2, [pc, #36]	; (8001884 <SetSysClock+0xe8>)
 800185e:	4b09      	ldr	r3, [pc, #36]	; (8001884 <SetSysClock+0xe8>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f043 0302 	orr.w	r3, r3, #2
 8001866:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001868:	bf00      	nop
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <SetSysClock+0xe8>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
 8001872:	2b08      	cmp	r3, #8
 8001874:	d1f9      	bne.n	800186a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40023800 	.word	0x40023800
 8001888:	40007000 	.word	0x40007000
 800188c:	07405408 	.word	0x07405408
 8001890:	40023c00 	.word	0x40023c00

08001894 <__libc_init_array>:
 8001894:	b570      	push	{r4, r5, r6, lr}
 8001896:	4e0d      	ldr	r6, [pc, #52]	; (80018cc <__libc_init_array+0x38>)
 8001898:	4c0d      	ldr	r4, [pc, #52]	; (80018d0 <__libc_init_array+0x3c>)
 800189a:	1ba4      	subs	r4, r4, r6
 800189c:	10a4      	asrs	r4, r4, #2
 800189e:	2500      	movs	r5, #0
 80018a0:	42a5      	cmp	r5, r4
 80018a2:	d109      	bne.n	80018b8 <__libc_init_array+0x24>
 80018a4:	4e0b      	ldr	r6, [pc, #44]	; (80018d4 <__libc_init_array+0x40>)
 80018a6:	4c0c      	ldr	r4, [pc, #48]	; (80018d8 <__libc_init_array+0x44>)
 80018a8:	f000 f820 	bl	80018ec <_init>
 80018ac:	1ba4      	subs	r4, r4, r6
 80018ae:	10a4      	asrs	r4, r4, #2
 80018b0:	2500      	movs	r5, #0
 80018b2:	42a5      	cmp	r5, r4
 80018b4:	d105      	bne.n	80018c2 <__libc_init_array+0x2e>
 80018b6:	bd70      	pop	{r4, r5, r6, pc}
 80018b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018bc:	4798      	blx	r3
 80018be:	3501      	adds	r5, #1
 80018c0:	e7ee      	b.n	80018a0 <__libc_init_array+0xc>
 80018c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80018c6:	4798      	blx	r3
 80018c8:	3501      	adds	r5, #1
 80018ca:	e7f2      	b.n	80018b2 <__libc_init_array+0x1e>
 80018cc:	08001920 	.word	0x08001920
 80018d0:	08001920 	.word	0x08001920
 80018d4:	08001920 	.word	0x08001920
 80018d8:	08001924 	.word	0x08001924

080018dc <memset>:
 80018dc:	4402      	add	r2, r0
 80018de:	4603      	mov	r3, r0
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d100      	bne.n	80018e6 <memset+0xa>
 80018e4:	4770      	bx	lr
 80018e6:	f803 1b01 	strb.w	r1, [r3], #1
 80018ea:	e7f9      	b.n	80018e0 <memset+0x4>

080018ec <_init>:
 80018ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ee:	bf00      	nop
 80018f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018f2:	bc08      	pop	{r3}
 80018f4:	469e      	mov	lr, r3
 80018f6:	4770      	bx	lr

080018f8 <_fini>:
 80018f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018fa:	bf00      	nop
 80018fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018fe:	bc08      	pop	{r3}
 8001900:	469e      	mov	lr, r3
 8001902:	4770      	bx	lr
