// Seed: 2103907148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0
    , id_27,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output wand id_9,
    input tri1 id_10,
    output wire id_11,
    output logic id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input tri id_17,
    output wire id_18,
    input wand id_19,
    output wand id_20,
    input uwire id_21,
    input wand id_22,
    input tri0 id_23,
    input supply1 id_24,
    output wor id_25
);
  always id_12 <= -1;
  assign id_11 = id_0;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
