

================================================================
== Vitis HLS Report for 'operator_ge'
================================================================
* Date:           Wed Feb  9 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [../src/ban_s3.h:119]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [../src/ban_s3.h:119]   --->   Operation 4 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %p_read_1" [../src/ban_s3.cpp:27]   --->   Operation 5 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_ne  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 6 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 7 'partselect' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 8 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 9 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 10 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 11 'bitcast' 'bitcast_ln27_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_7, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 12 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 13 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln27_11 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 14 'icmp' 'icmp_ln27_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.05ns)   --->   "%icmp_ln27_12 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 15 'icmp' 'icmp_ln27_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.28ns)   --->   "%or_ln27_5 = or i1 %icmp_ln27_12, i1 %icmp_ln27_11" [../src/ban_s3.cpp:27]   --->   Operation 16 'or' 'or_ln27_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln27_13 = icmp_ne  i8 %tmp_7, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln27_14 = icmp_eq  i23 %trunc_ln27_1, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 18 'icmp' 'icmp_ln27_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.28ns)   --->   "%or_ln27_6 = or i1 %icmp_ln27_14, i1 %icmp_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 19 'or' 'or_ln27_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 20 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read_1, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 21 'bitselect' 'pl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%icmp_ln246 = icmp_slt  i32 %trunc_ln27, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 22 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 23 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 24 'partselect' 'trunc_ln27_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i32 %trunc_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 25 'bitcast' 'bitcast_ln27_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 27 'partselect' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln27_15 = icmp_ne  i8 %tmp_1, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln27_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.05ns)   --->   "%icmp_ln27_16 = icmp_eq  i23 %trunc_ln27_2, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 29 'icmp' 'icmp_ln27_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns)   --->   "%or_ln27_7 = or i1 %icmp_ln27_16, i1 %icmp_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 30 'or' 'or_ln27_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 31 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 32 'partselect' 'trunc_ln27_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast i32 %trunc_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 33 'bitcast' 'bitcast_ln27_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 35 'partselect' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln27_17 = icmp_ne  i8 %tmp_3, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln27_18 = icmp_eq  i23 %trunc_ln27_3, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 37 'icmp' 'icmp_ln27_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln27_8 = or i1 %icmp_ln27_18, i1 %icmp_ln27_17" [../src/ban_s3.cpp:27]   --->   Operation 38 'or' 'or_ln27_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 39 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 40 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 41 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [2/2] (2.78ns)   --->   "%tmp_10 = fcmp_olt  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 42 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 43 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 44 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ole  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 45 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 46 [1/1] (0.28ns)   --->   "%and_ln27 = and i1 %or_ln27_5, i1 %or_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 46 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_oeq  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:27]   --->   Operation 47 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%and_ln27_6 = and i1 %and_ln27, i1 %tmp_8" [../src/ban_s3.cpp:27]   --->   Operation 48 'and' 'and_ln27_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i1 %and_ln27_6, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 49 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %icmp_ln27, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 50 'or' 'or_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_olt  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 51 'fcmp' 'tmp_9' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%and_ln246_1 = and i1 %or_ln27_5, i1 %tmp_9" [../src/ban_s3.cpp:246]   --->   Operation 52 'and' 'and_ln246_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%xor_ln246_1 = xor i1 %and_ln246_1, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 53 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_10)   --->   "%or_ln246 = or i1 %icmp_ln246, i1 %xor_ln246_1" [../src/ban_s3.cpp:246]   --->   Operation 54 'or' 'or_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_oeq  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 55 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.28ns)   --->   "%and_ln27_7 = and i1 %or_ln27_7, i1 %tmp_2" [../src/ban_s3.cpp:27]   --->   Operation 56 'and' 'and_ln27_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%xor_ln27_1 = xor i1 %and_ln27_7, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 57 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_oeq  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 58 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%and_ln27_8 = and i1 %or_ln27_8, i1 %tmp_4" [../src/ban_s3.cpp:27]   --->   Operation 59 'and' 'and_ln27_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 60 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns)   --->   "%and_ln246_2 = and i1 %or_ln27_6, i1 %tmp_5" [../src/ban_s3.cpp:246]   --->   Operation 61 'and' 'and_ln246_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%xor_ln246_2 = xor i1 %and_ln246_2, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 62 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %n_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 63 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%and_ln246_3 = and i1 %or_ln27_6, i1 %tmp_6" [../src/ban_s3.cpp:246]   --->   Operation 64 'and' 'and_ln246_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%xor_ln246_3 = xor i1 %and_ln246_3, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 65 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%or_ln246_1 = or i1 %xor_ln246_1, i1 %xor_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 66 'or' 'or_ln246_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%and_ln246 = and i1 %or_ln246_1, i1 %xor_ln246_2" [../src/ban_s3.cpp:246]   --->   Operation 67 'and' 'and_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_3)   --->   "%and_ln246_4 = and i1 %and_ln246_1, i1 %and_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 68 'and' 'and_ln246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_3 = or i1 %and_ln246_2, i1 %and_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 69 'or' 'or_ln246_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%or_ln246_2 = or i1 %icmp_ln27, i1 %or_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 70 'or' 'or_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_olt  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 71 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.28ns)   --->   "%and_ln246_5 = and i1 %and_ln27, i1 %tmp_10" [../src/ban_s3.cpp:246]   --->   Operation 72 'and' 'and_ln246_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_olt  i32 %bitcast_ln27_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 73 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.28ns)   --->   "%and_ln246_6 = and i1 %or_ln27_7, i1 %tmp_11" [../src/ban_s3.cpp:246]   --->   Operation 74 'and' 'and_ln246_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (2.78ns)   --->   "%tmp_12 = fcmp_olt  i32 %bitcast_ln27_6, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 75 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_7 = and i1 %or_ln27_8, i1 %tmp_12" [../src/ban_s3.cpp:246]   --->   Operation 76 'and' 'and_ln246_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.28ns)   --->   "%xor_ln27_2 = xor i1 %icmp_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 77 'xor' 'xor_ln27_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns)   --->   "%and_ln27_9 = and i1 %and_ln27_6, i1 %xor_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 78 'and' 'and_ln27_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_5)   --->   "%and_ln27_10 = and i1 %and_ln27_7, i1 %and_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 79 'and' 'and_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_5)   --->   "%and_ln27_11 = and i1 %and_ln27_8, i1 %and_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 80 'and' 'and_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%xor_ln246 = xor i1 %icmp_ln246, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 81 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_8 = and i1 %and_ln246_1, i1 %xor_ln246" [../src/ban_s3.cpp:246]   --->   Operation 82 'and' 'and_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%and_ln246_9 = and i1 %or_ln27, i1 %and_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 83 'and' 'and_ln246_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_4 = or i1 %and_ln246_7, i1 %and_ln246_9" [../src/ban_s3.cpp:246]   --->   Operation 84 'or' 'or_ln246_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_5 = or i1 %or_ln246_4, i1 %and_ln27_11" [../src/ban_s3.cpp:246]   --->   Operation 85 'or' 'or_ln246_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_10 = and i1 %or_ln27, i1 %or_ln246" [../src/ban_s3.cpp:246]   --->   Operation 86 'and' 'and_ln246_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns)   --->   "%and_ln242 = and i1 %and_ln246_10, i1 %pl" [../src/ban_s3.cpp:242]   --->   Operation 87 'and' 'and_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%and_ln246_11 = and i1 %and_ln242, i1 %or_ln246_2" [../src/ban_s3.cpp:246]   --->   Operation 88 'and' 'and_ln246_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln246 = select i1 %and_ln246_11, i1 %or_ln246_3, i1 %or_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 89 'select' 'select_ln246' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln27_3 = xor i1 %and_ln27_8, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 90 'xor' 'xor_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%or_ln27_9 = or i1 %xor_ln27_1, i1 %xor_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 91 'or' 'or_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln27_12 = and i1 %or_ln27_9, i1 %and_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 92 'and' 'and_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln242 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 93 'xor' 'xor_ln242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln242_1 = and i1 %and_ln246_10, i1 %xor_ln242" [../src/ban_s3.cpp:242]   --->   Operation 94 'and' 'and_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln242 = or i1 %and_ln27_12, i1 %and_ln242_1" [../src/ban_s3.cpp:242]   --->   Operation 95 'or' 'or_ln242' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln242_2 = and i1 %icmp_ln27, i1 %or_ln242" [../src/ban_s3.cpp:242]   --->   Operation 96 'and' 'and_ln242_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%xor_ln242_1 = xor i1 %and_ln242_2, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 97 'xor' 'xor_ln242_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln242_3 = and i1 %select_ln246, i1 %xor_ln242_1" [../src/ban_s3.cpp:242]   --->   Operation 98 'and' 'and_ln242_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_6)   --->   "%and_ln242_4 = and i1 %or_ln242, i1 %xor_ln27_2" [../src/ban_s3.cpp:242]   --->   Operation 99 'and' 'and_ln242_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_13)   --->   "%and_ln246_12 = and i1 %and_ln242, i1 %xor_ln27_2" [../src/ban_s3.cpp:246]   --->   Operation 100 'and' 'and_ln246_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_13 = and i1 %and_ln246_12, i1 %and_ln246" [../src/ban_s3.cpp:246]   --->   Operation 101 'and' 'and_ln246_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_6 = or i1 %and_ln242_4, i1 %and_ln246_13" [../src/ban_s3.cpp:246]   --->   Operation 102 'or' 'or_ln246_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_7)   --->   "%and_ln246_14 = and i1 %and_ln246_5, i1 %or_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 103 'and' 'and_ln246_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_7 = or i1 %and_ln246_14, i1 %and_ln242_3" [../src/ban_s3.cpp:246]   --->   Operation 104 'or' 'or_ln246_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ole  i32 %bitcast_ln27, i32 %n_read" [../src/ban_s3.cpp:246]   --->   Operation 105 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%and_ln246_15 = and i1 %and_ln27, i1 %tmp_13" [../src/ban_s3.cpp:246]   --->   Operation 106 'and' 'and_ln246_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%xor_ln246_4 = xor i1 %or_ln246_6, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 107 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_16)   --->   "%or_ln246_8 = or i1 %and_ln246_15, i1 %xor_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 108 'or' 'or_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_16 = and i1 %or_ln246_7, i1 %or_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 109 'and' 'and_ln246_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_17)   --->   "%xor_ln246_5 = xor i1 %and_ln246_5, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 110 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_17 = and i1 %and_ln27_6, i1 %xor_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 111 'and' 'and_ln246_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_9)   --->   "%and_ln246_18 = and i1 %and_ln246_6, i1 %or_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 112 'and' 'and_ln246_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_9)   --->   "%and_ln246_19 = and i1 %and_ln246_18, i1 %and_ln246_17" [../src/ban_s3.cpp:246]   --->   Operation 113 'and' 'and_ln246_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_9 = or i1 %and_ln246_19, i1 %and_ln246_16" [../src/ban_s3.cpp:246]   --->   Operation 114 'or' 'or_ln246_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%xor_ln246_6 = xor i1 %and_ln246_6, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 115 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_20 = and i1 %and_ln246_17, i1 %xor_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 116 'and' 'and_ln246_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_21 = and i1 %or_ln246_6, i1 %xor_ln27_1" [../src/ban_s3.cpp:246]   --->   Operation 117 'and' 'and_ln246_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%and_ln246_22 = and i1 %and_ln246_21, i1 %and_ln246_20" [../src/ban_s3.cpp:246]   --->   Operation 118 'and' 'and_ln246_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_23)   --->   "%xor_ln246_7 = xor i1 %and_ln246_22, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 119 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_23 = and i1 %or_ln246_9, i1 %xor_ln246_7" [../src/ban_s3.cpp:246]   --->   Operation 120 'and' 'and_ln246_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln119 = ret i1 %and_ln246_23" [../src/ban_s3.h:119]   --->   Operation 121 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read_1', ../src/ban_s3.h:119) on port 'p_read' (../src/ban_s3.h:119) [3]  (0 ns)
	'fcmp' operation ('tmp_8', ../src/ban_s3.cpp:27) [21]  (2.78 ns)

 <State 2>: 5.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', ../src/ban_s3.cpp:27) [21]  (2.78 ns)
	'and' operation ('and_ln27_6', ../src/ban_s3.cpp:27) [22]  (0.287 ns)
	'xor' operation ('xor_ln27', ../src/ban_s3.cpp:27) [23]  (0 ns)
	'or' operation ('or_ln27', ../src/ban_s3.cpp:27) [24]  (0.287 ns)
	'and' operation ('and_ln246_10', ../src/ban_s3.cpp:246) [76]  (0.287 ns)
	'and' operation ('and_ln242', ../src/ban_s3.cpp:242) [77]  (0.287 ns)
	'and' operation ('and_ln246_12', ../src/ban_s3.cpp:246) [90]  (0 ns)
	'and' operation ('and_ln246_13', ../src/ban_s3.cpp:246) [91]  (0.287 ns)
	'or' operation ('or_ln246_6', ../src/ban_s3.cpp:246) [92]  (0.287 ns)
	'and' operation ('and_ln246_14', ../src/ban_s3.cpp:246) [93]  (0 ns)
	'or' operation ('or_ln246_7', ../src/ban_s3.cpp:246) [94]  (0.287 ns)
	'and' operation ('and_ln246_16', ../src/ban_s3.cpp:246) [99]  (0.287 ns)
	'or' operation ('or_ln246_9', ../src/ban_s3.cpp:246) [104]  (0.287 ns)
	'and' operation ('and_ln246_23', ../src/ban_s3.cpp:246) [110]  (0.287 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
