
*** Running vivado
    with args -log detector.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source detector.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source detector.tcl -notrace
Command: synth_design -top detector -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 835.527 ; gain = 233.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'detector' [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:1]
INFO: [Synth 8-226] default block is never used [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:83]
INFO: [Synth 8-226] default block is never used [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:91]
WARNING: [Synth 8-5788] Register flag_reg in module detector is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:67]
WARNING: [Synth 8-5788] Register Display_reg in module detector is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'detector' (1#1) [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/sources_1/new/detector.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 907.949 ; gain = 305.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 907.949 ; gain = 305.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 907.949 ; gain = 305.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 907.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/constrs_1/new/detector.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_IBUF'. [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/constrs_1/new/detector.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/constrs_1/new/detector.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/constrs_1/new/detector.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.srcs/constrs_1/new/detector.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/detector_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/detector_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 984.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[3]' (FDCE) to 'cnt_total_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[4]' (FDCE) to 'cnt_total_reg[5]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[5]' (FDCE) to 'cnt_total_reg[6]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[6]' (FDCE) to 'cnt_total_reg[7]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[7]' (FDCE) to 'cnt_total_reg[8]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[8]' (FDCE) to 'cnt_total_reg[9]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[9]' (FDCE) to 'cnt_total_reg[10]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[10]' (FDCE) to 'cnt_total_reg[11]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[11]' (FDCE) to 'cnt_total_reg[12]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[12]' (FDCE) to 'cnt_total_reg[13]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[13]' (FDCE) to 'cnt_total_reg[14]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[14]' (FDCE) to 'cnt_total_reg[15]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[15]' (FDCE) to 'cnt_total_reg[16]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[16]' (FDCE) to 'cnt_total_reg[17]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[17]' (FDCE) to 'cnt_total_reg[18]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[18]' (FDCE) to 'cnt_total_reg[19]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[19]' (FDCE) to 'cnt_total_reg[20]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[20]' (FDCE) to 'cnt_total_reg[21]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[21]' (FDCE) to 'cnt_total_reg[22]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[22]' (FDCE) to 'cnt_total_reg[23]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[23]' (FDCE) to 'cnt_total_reg[24]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[24]' (FDCE) to 'cnt_total_reg[25]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[25]' (FDCE) to 'cnt_total_reg[26]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[26]' (FDCE) to 'cnt_total_reg[27]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[27]' (FDCE) to 'cnt_total_reg[28]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[28]' (FDCE) to 'cnt_total_reg[29]'
INFO: [Synth 8-3886] merging instance 'cnt_total_reg[29]' (FDCE) to 'cnt_total_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_total_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 984.785 ; gain = 382.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1002.289 ; gain = 399.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDCE |     8|
|8     |FDPE |     5|
|9     |FDRE |     4|
|10    |IBUF |     9|
|11    |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1007.109 ; gain = 327.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1007.109 ; gain = 404.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1007.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1018.656 ; gain = 713.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Codes/Projects/Digital-Logic-Experimentation/Final-2023-1/detector/detector.runs/synth_1/detector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file detector_utilization_synth.rpt -pb detector_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 00:00:53 2024...
