// Seed: 121237277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : 1] id_9;
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output wand id_2,
    input wor id_3,
    input wire module_1,
    input tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12,
    input wand id_13,
    output tri id_14,
    input tri0 id_15,
    input wire id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19,
    output wor id_20,
    input tri0 id_21,
    input uwire id_22,
    input supply1 id_23,
    output tri id_24,
    input tri0 id_25,
    output tri id_26,
    input wor id_27,
    output tri0 id_28,
    input tri0 id_29,
    output tri0 id_30,
    input wand id_31,
    input tri1 id_32,
    input tri0 id_33,
    input wor id_34,
    output uwire id_35,
    input wand id_36,
    input tri1 id_37,
    output wire id_38,
    input supply0 id_39,
    input tri0 id_40,
    output wor id_41,
    input tri1 id_42,
    input tri0 id_43
    , id_61,
    input supply1 id_44,
    input wand id_45,
    output tri1 id_46,
    input tri id_47,
    input uwire id_48,
    output wand id_49,
    output uwire id_50,
    output wand id_51,
    output tri1 id_52,
    input tri0 id_53,
    input supply1 id_54,
    input tri id_55,
    output uwire id_56,
    input tri0 id_57,
    output supply0 id_58,
    input wand id_59
    , id_62
);
  logic id_63;
  assign id_20 = id_54;
  wire [1 : (  1  )] id_64 = ~id_39;
  module_0 modCall_1 (
      id_63,
      id_64,
      id_61,
      id_64,
      id_61,
      id_61,
      id_61,
      id_61
  );
endmodule
