
*** Running vivado
    with args -log bd_2fd7_kernel_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2fd7_kernel_1_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source bd_2fd7_kernel_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 417.004 ; gain = 206.676
INFO: [Synth 8-638] synthesizing module 'bd_2fd7_kernel_1_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_17/synth/bd_2fd7_kernel_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'addone' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone.v:12]
INFO: [Synth 8-638] synthesizing module 'addone_control_s_axi' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'addone_control_s_axi' (1#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl' (2#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_throttl__parameterized0' (2#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_write' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo' (3#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized0' (3#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized1' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized2' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_write' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_read' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized3' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_buffer__parameterized0' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_reg_slice' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_reg_slice' (6#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_fifo__parameterized4' (6#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi_read' (7#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'addone_gmem_m_axi' (8#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone_gmem_m_axi.v:10]
INFO: [Synth 8-256] done synthesizing module 'addone' (9#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/700e/hdl/verilog/addone.v:12]
INFO: [Synth 8-256] done synthesizing module 'bd_2fd7_kernel_1_0' (10#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_u_ocl_region_0/bd_0/ip/ip_17/synth/bd_2fd7_kernel_1_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 555.484 ; gain = 345.156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 555.484 ; gain = 345.156
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1273.277 ; gain = 13.039
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1273.277 ; gain = 1062.949
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1273.277 ; gain = 1062.949
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1273.277 ; gain = 1062.949
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1273.277 ; gain = 1062.949
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 1062.949
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|addone_gmem_m_axi_buffer | mem_reg    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 1354.801 ; gain = 1144.473
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.227 ; gain = 1234.898
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:15 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 1449.188 ; gain = 1238.859
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 1449.188 ; gain = 1238.859

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    54|
|2     |LUT1       |   226|
|3     |LUT2       |   141|
|4     |LUT3       |  1498|
|5     |LUT4       |   640|
|6     |LUT5       |   105|
|7     |LUT6       |   236|
|8     |MUXF7      |   496|
|9     |MUXF8      |   248|
|10    |RAMB18E2_1 |     1|
|11    |RAMB36E2_1 |    15|
|12    |SRL16E     |     2|
|13    |SRLC32E    |   992|
|14    |FDRE       |  6171|
|15    |FDSE       |     7|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 1449.188 ; gain = 1238.859
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:15 . Memory (MB): peak = 1494.316 ; gain = 1150.992
