<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>hotspot_HW</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_compute_fu_821</InstName>
<ModuleName>compute</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>821</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>compute</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.390</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12362</Best-caseLatency>
<Average-caseLatency>12362</Average-caseLatency>
<Worst-caseLatency>12362</Worst-caseLatency>
<Best-caseRealTimeLatency>41.165 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>41.165 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>41.165 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12362</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_28_1_VITIS_LOOP_29_2>
<Name>VITIS_LOOP_28_1_VITIS_LOOP_29_2</Name>
<TripCount>4096</TripCount>
<Latency>12349</Latency>
<AbsoluteTimeLatency>41.122 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>65</PipelineDepth>
</VITIS_LOOP_28_1_VITIS_LOOP_29_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>15</DSP>
<AVAIL_DSP>5952</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>2909</FF>
<AVAIL_FF>1743360</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1784</LUT>
<AVAIL_LUT>871680</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>2688</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>640</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>compute</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_buf_address0</name>
<Object>result_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_buf_ce0</name>
<Object>result_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_buf_we0</name>
<Object>result_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_buf_d0</name>
<Object>result_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_address0</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_ce0</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_q0</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_address1</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_ce1</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>center_buf_q1</name>
<Object>center_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>top_buf_address0</name>
<Object>top_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>top_buf_ce0</name>
<Object>top_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>top_buf_q0</name>
<Object>top_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bottom_buf_address0</name>
<Object>bottom_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>bottom_buf_ce0</name>
<Object>bottom_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bottom_buf_q0</name>
<Object>bottom_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>power_buf_address0</name>
<Object>power_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>power_buf_ce0</name>
<Object>power_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>power_buf_q0</name>
<Object>power_buf</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cc</name>
<Object>cc</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cn</name>
<Object>cn</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cs</name>
<Object>cs</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ce_r</name>
<Object>ce_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cw</name>
<Object>cw</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ct</name>
<Object>ct</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>cb</name>
<Object>cb</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>Cap</name>
<Object>Cap</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>dt</name>
<Object>dt</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>amb_temp</name>
<Object>amb_temp</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>hotspot_HW</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.431</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>262837560</Best-caseLatency>
<Average-caseLatency>262837560</Average-caseLatency>
<Worst-caseLatency>262837560</Worst-caseLatency>
<Best-caseRealTimeLatency>0.875 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.875 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.875 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>262837561</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_140_1>
<Name>VITIS_LOOP_140_1</Name>
<TripCount>500</TripCount>
<Latency>262837500</Latency>
<AbsoluteTimeLatency>0.875 sec</AbsoluteTimeLatency>
<IterationLatency>525675</IterationLatency>
<PipelineDepth>525675</PipelineDepth>
<VITIS_LOOP_142_2>
<Name>VITIS_LOOP_142_2</Name>
<TripCount>8</TripCount>
<Latency>262840</Latency>
<AbsoluteTimeLatency>0.875 ms</AbsoluteTimeLatency>
<IterationLatency>32855</IterationLatency>
<PipelineDepth>32855</PipelineDepth>
<VITIS_LOOP_142_2.1>
<Name>VITIS_LOOP_142_2.1</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.1>
<VITIS_LOOP_142_2.2>
<Name>VITIS_LOOP_142_2.2</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.2>
<VITIS_LOOP_142_2.3>
<Name>VITIS_LOOP_142_2.3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.3>
<VITIS_LOOP_142_2.4>
<Name>VITIS_LOOP_142_2.4</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.4>
<VITIS_LOOP_142_2.5>
<Name>VITIS_LOOP_142_2.5</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.5>
<VITIS_LOOP_142_2.6>
<Name>VITIS_LOOP_142_2.6</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.6>
<VITIS_LOOP_142_2.7>
<Name>VITIS_LOOP_142_2.7</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.7>
<VITIS_LOOP_142_2.8>
<Name>VITIS_LOOP_142_2.8</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.8>
<VITIS_LOOP_142_2.9>
<Name>VITIS_LOOP_142_2.9</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.9>
<VITIS_LOOP_142_2.10>
<Name>VITIS_LOOP_142_2.10</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_142_2.10>
<VITIS_LOOP_142_2.11>
<Name>VITIS_LOOP_142_2.11</Name>
<TripCount>4096</TripCount>
<Latency>4097</Latency>
<AbsoluteTimeLatency>13.643 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_142_2.11>
</VITIS_LOOP_142_2>
<VITIS_LOOP_173_3>
<Name>VITIS_LOOP_173_3</Name>
<TripCount>8</TripCount>
<Latency>262832</Latency>
<AbsoluteTimeLatency>0.875 ms</AbsoluteTimeLatency>
<IterationLatency>32854</IterationLatency>
<PipelineDepth>32854</PipelineDepth>
<VITIS_LOOP_173_3.1>
<Name>VITIS_LOOP_173_3.1</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.1>
<VITIS_LOOP_173_3.2>
<Name>VITIS_LOOP_173_3.2</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.2>
<VITIS_LOOP_173_3.3>
<Name>VITIS_LOOP_173_3.3</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.3>
<VITIS_LOOP_173_3.4>
<Name>VITIS_LOOP_173_3.4</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.4>
<VITIS_LOOP_173_3.5>
<Name>VITIS_LOOP_173_3.5</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.5>
<VITIS_LOOP_173_3.6>
<Name>VITIS_LOOP_173_3.6</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.6>
<VITIS_LOOP_173_3.7>
<Name>VITIS_LOOP_173_3.7</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.7>
<VITIS_LOOP_173_3.8>
<Name>VITIS_LOOP_173_3.8</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.8>
<VITIS_LOOP_173_3.9>
<Name>VITIS_LOOP_173_3.9</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.9>
<VITIS_LOOP_173_3.10>
<Name>VITIS_LOOP_173_3.10</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_173_3.10>
<VITIS_LOOP_173_3.11>
<Name>VITIS_LOOP_173_3.11</Name>
<TripCount>4096</TripCount>
<Latency>4096</Latency>
<AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_173_3.11>
</VITIS_LOOP_173_3>
</VITIS_LOOP_140_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>2688</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>34</DSP>
<AVAIL_DSP>5952</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>5765</FF>
<AVAIL_FF>1743360</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>4795</LUT>
<AVAIL_LUT>871680</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>640</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>hotspot_HW</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result</name>
<Object>result</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>result_ap_vld</name>
<Object>result</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>temp_i</name>
<Object>temp</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>temp_o</name>
<Object>temp</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>temp_o_ap_vld</name>
<Object>temp</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>power</name>
<Object>power</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>Cap</name>
<Object>Cap</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Rx</name>
<Object>Rx</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Ry</name>
<Object>Ry</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Rz</name>
<Object>Rz</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>dt</name>
<Object>dt</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>amb_temp</name>
<Object>amb_temp</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
