# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab09_ver2.gen/sources_1/ip/char_buf/sim/char_buf.v" \
"../../../../lab09_ver2.srcs/sources_1/new/lab09.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
