
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Programme\LiberoSoCv12.6\SynplifyPro
OS: Windows 6.2

Hostname: BND01

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
58       D:\HERMESS_SPSoftware\Microcontroller\hdl\MemorySynchronizer.vhd (2021-06-23 10:53:29, 2021-06-24 09:55:51)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
48       work.memorysynchronizer.arch may have changed because the following files changed:
                        D:\HERMESS_SPSoftware\Microcontroller\hdl\MemorySynchronizer.vhd (2021-06-23 10:53:29, 2021-06-24 09:55:51) <-- (architecture and entity definition)
46       work.timestamp.behaviour may have changed because the following files changed:
                        D:\HERMESS_SPSoftware\Microcontroller\hdl\MemorySynchronizer.vhd (2021-06-23 10:53:29, 2021-06-24 09:55:51) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 28
FID:  path (timestamp)
28       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2021-05-06 11:36:04)
29       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2021-05-06 11:36:04)
30       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2021-05-06 11:36:04)
31       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2021-05-06 11:36:04)
32       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2021-05-06 11:36:04)
33       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2021-05-06 11:36:04)
34       D:\HERMESS_SPSoftware\Microcontroller\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-05-06 11:36:05)
35       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2021-06-23 22:05:58)
36       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd (2021-06-23 21:59:51)
37       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (2021-06-23 21:59:53)
38       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\sb_sb.vhd (2021-06-23 21:59:53)
39       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS.vhd (2021-06-23 21:59:48)
40       D:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd (2021-06-23 21:59:47)
42       D:\HERMESS_SPSoftware\Microcontroller\hdl\STAMP.vhd (2021-05-06 11:14:28)
43       D:\HERMESS_SPSoftware\Microcontroller\hdl\Synchronizer.vhd (2021-05-06 11:14:28)
44       D:\HERMESS_SPSoftware\Microcontroller\hdl\Timestamp.vhd (2021-06-22 22:32:55)
46       D:\HERMESS_SPSoftware\Microcontroller\hdl\spi_master.vhd (2021-05-06 11:14:28)
47       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd (2020-11-03 08:58:10)
48       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\arith.vhd (2020-11-03 08:58:13)
49       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\location.map (2020-11-03 08:58:13)
50       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\numeric.vhd (2020-11-03 08:58:13)
51       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\std.vhd (2020-11-03 08:58:13)
52       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\std1164.vhd (2020-11-03 08:58:13)
53       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\std_textio.vhd (2020-11-03 08:58:13)
54       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\unsigned.vhd (2020-11-03 08:58:13)
55       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd\hyperents.vhd (2020-11-03 08:58:13)
56       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2020-11-03 08:58:13)
57       D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd\umr_capim.vhd (2020-11-03 08:58:13)

*******************************************************************
Unchanged modules: 40
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch
1        coreapb3_lib.coreapb3.vhdl
2        coreapb3_lib.coreapb3_iaddr_reg.rtl
3        coreapb3_lib.coreapb3_iaddr_reg.vhdl
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
5        coreapb3_lib.coreapb3_muxptob3.vhdl
6        work.coreresetp.rtl
7        work.coreresetp.vhdl
8        work.coreresetp_pcie_hotreset.rtl
9        work.coreresetp_pcie_hotreset.vhdl
10       work.mss_010.def_arch
11       work.mss_010.vhdl
12       work.rcosc_1mhz.def_arch
13       work.rcosc_1mhz.vhdl
14       work.rcosc_1mhz_fab.def_arch
15       work.rcosc_1mhz_fab.vhdl
16       work.rcosc_25_50mhz.def_arch
17       work.rcosc_25_50mhz.vhdl
18       work.rcosc_25_50mhz_fab.def_arch
19       work.rcosc_25_50mhz_fab.vhdl
20       work.sb.rtl
21       work.sb.vhdl
22       work.sb_sb.rtl
23       work.sb_sb.vhdl
24       work.sb_sb_ccc_0_fccc.def_arch
25       work.sb_sb_ccc_0_fccc.vhdl
26       work.sb_sb_fabosc_0_osc.def_arch
27       work.sb_sb_fabosc_0_osc.vhdl
28       work.sb_sb_mss.rtl
29       work.sb_sb_mss.vhdl
30       work.spi_master.logic
31       work.spi_master.vhdl
32       work.stamp.architecture_stamp
33       work.stamp.vhdl
34       work.synchronizer.architecture_synchronizer
35       work.synchronizer.vhdl
36       work.xtlosc.def_arch
37       work.xtlosc.vhdl
38       work.xtlosc_fab.def_arch
39       work.xtlosc_fab.vhdl
