{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709218020393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709218020393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 14:46:59 2024 " "Processing started: Thu Feb 29 14:46:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709218020393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709218020393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709218020393 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709218020655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709218022195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709218022195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218022234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218022234 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709218022877 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1709218022877 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709218022914 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709218022914 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/imperial_college/dsd24/task5/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/imperial_college/dsd24/task5/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709218022917 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/imperial_college/dsd24/task5/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.sdc " "Reading SDC File: 'd:/imperial_college/dsd24/task5/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709218022926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'd:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709218022932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.sdc " "Synopsys Design Constraints File file not found: 'd:/imperial_college/dsd/dsd_task5/dsd/de1-soc_sdram/db/ip/system/submodules/system_cpu_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709218022933 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218022951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218022951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218022951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218022951 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709218022951 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709218022979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023095 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1709218023096 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023096 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709218023097 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709218023113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.691 " "Worst-case setup slack is 9.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691               0.000 sopc_clk  " "    9.691               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.263               0.000 altera_reserved_tck  " "   23.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218023241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 altera_reserved_tck  " "    0.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 sopc_clk  " "    0.164               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218023269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.823 " "Worst-case recovery slack is 12.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.823               0.000 sopc_clk  " "   12.823               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.347               0.000 altera_reserved_tck  " "   47.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218023279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.478 " "Worst-case removal slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 sopc_clk  " "    0.478               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 altera_reserved_tck  " "    0.851               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218023288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.896 " "Worst-case minimum pulse width slack is 8.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.896               0.000 sopc_clk  " "    8.896               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.833               0.000 altera_reserved_tck  " "   48.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218023291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218023291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.454 ns " "Worst Case Available Settling Time: 18.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218023312 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.691 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.691" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023331 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.691  " "Path #1: Setup slack is 9.691 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      7.235  R        clock network delay " "     7.235      7.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "     7.235      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.235      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     7.235      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640      1.405 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac " "     8.640      1.405 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.054      0.414 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout " "     9.054      0.414 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      0.509 FF    IC  inst\|sdram\|pending~0\|dataf " "     9.563      0.509 FF    IC  inst\|sdram\|pending~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.636      0.073 FF  CELL  inst\|sdram\|pending~0\|combout " "     9.636      0.073 FF  CELL  inst\|sdram\|pending~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.060      1.424 FF    IC  inst\|sdram\|Selector41~0\|dataa " "    11.060      1.424 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.544      0.484 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.544      0.484 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.360      0.816 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf " "    12.360      0.816 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.431      0.071 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout " "    12.431      0.071 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.388      0.957 FF    IC  inst\|sdram\|Selector95~0\|datab " "    13.388      0.957 FF    IC  inst\|sdram\|Selector95~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.840      0.452 FF  CELL  inst\|sdram\|Selector95~0\|combout " "    13.840      0.452 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.352      3.512 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "    17.352      3.512 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.994      0.642 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    17.994      0.642 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.029      7.029  R        clock network delay " "    27.029      7.029  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.785      0.756           clock pessimism removed " "    27.785      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.685     -0.100           clock uncertainty " "    27.685     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.685      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    27.685      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.994 " "Data Arrival Time  :    17.994" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.685 " "Data Required Time :    27.685" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.691  " "Slack              :     9.691 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.263 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.263" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.263  " "Path #1: Setup slack is 23.263 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.574      2.574  F        clock network delay " "    52.574      2.574  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.574      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    52.574      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.574      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    52.574      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.868      0.294 FF    IC  altera_internal_jtag\|tdouser " "    52.868      0.294 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.330      0.462 FF  CELL  altera_internal_jtag\|tdo " "    53.330      0.462 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.330      0.000 FF    IC  altera_reserved_tdo~output\|i " "    53.330      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.427      3.097 FF  CELL  altera_reserved_tdo~output\|o " "    56.427      3.097 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.427      0.000 FF  CELL  altera_reserved_tdo " "    56.427      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.427 " "Data Arrival Time  :    56.427" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.263  " "Slack              :    23.263 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.123  " "Path #1: Hold slack is 0.123 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.220      2.220  R        clock network delay " "     2.220      2.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.220      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "     2.220      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.220      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q " "     2.220      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.419      0.199 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf " "     2.419      0.199 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.464      0.045 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout " "     2.464      0.045 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.464      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d " "     2.464      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.521      0.057 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     2.521      0.057 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      2.561  R        clock network delay " "     2.561      2.561  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398     -0.163           clock pessimism removed " "     2.398     -0.163           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      0.000           clock uncertainty " "     2.398      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.398      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     2.398      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.521 " "Data Arrival Time  :     2.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.398 " "Data Required Time :     2.398" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.123  " "Slack              :     0.123 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.164  " "Path #1: Hold slack is 0.164 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.033      6.033  R        clock network delay " "     6.033      6.033  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.033      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.033      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.033      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.033      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.350      1.317 RR    IC  inst\|sdram\|m_addr\[3\]\|sload " "     7.350      1.317 RR    IC  inst\|sdram\|m_addr\[3\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.887      0.537 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     7.887      0.537 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479      8.479  R        clock network delay " "     8.479      8.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.723     -0.756           clock pessimism removed " "     7.723     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.723      0.000           clock uncertainty " "     7.723      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.723      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     7.723      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.887 " "Data Arrival Time  :     7.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.723 " "Data Required Time :     7.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.164  " "Slack              :     0.164 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023355 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.823 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.823" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.823  " "Path #1: Recovery slack is 12.823 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      7.297  R        clock network delay " "     7.297      7.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.297      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.297      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.089      0.792 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     8.089      0.792 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.389      0.300 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.389      0.300 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.377      4.988 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn " "    13.377      4.988 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.845      0.468 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    13.845      0.468 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.012      6.012  R        clock network delay " "    26.012      6.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.768      0.756           clock pessimism removed " "    26.768      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.668     -0.100           clock uncertainty " "    26.668     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.668      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    26.668      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.845 " "Data Arrival Time  :    13.845" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.668 " "Data Required Time :    26.668" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.823  " "Slack              :    12.823 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.347 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.347  " "Path #1: Recovery slack is 47.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      2.410  R        clock network delay " "     2.410      2.410  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.410      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.410      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.440      2.030 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.440      2.030 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.908      0.468 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.908      0.468 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.517      2.517  F        clock network delay " "    52.517      2.517  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.565      0.048           clock pessimism removed " "    52.565      0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.255     -0.310           clock uncertainty " "    52.255     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.255      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.255      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.908 " "Data Arrival Time  :     4.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.255 " "Data Required Time :    52.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.347  " "Slack              :    47.347 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.478 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.478" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.478  " "Path #1: Removal slack is 0.478 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      6.102  R        clock network delay " "     6.102      6.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.102      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.102      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.610      1.508 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.610      1.508 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.052      0.442 RF  CELL  system:inst\|system_sdram:sdram\|m_data\[1\] " "     8.052      0.442 RF  CELL  system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.330      8.330  R        clock network delay " "     8.330      8.330  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574     -0.756           clock pessimism removed " "     7.574     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574      0.000           clock uncertainty " "     7.574      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.574      0.000      uTh  system:inst\|system_sdram:sdram\|m_data\[1\] " "     7.574      0.000      uTh  system:inst\|system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.052 " "Data Arrival Time  :     8.052" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.574 " "Data Required Time :     7.574" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.478  " "Slack              :     0.478 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.851 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.851" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.851  " "Path #1: Removal slack is 0.851 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      2.100  R        clock network delay " "     2.100      2.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.100      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.100      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.847      0.747 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     2.847      0.747 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.275      0.428 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     3.275      0.428 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.467      2.467  R        clock network delay " "     2.467      2.467  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424     -0.043           clock pessimism removed " "     2.424     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424      0.000           clock uncertainty " "     2.424      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     2.424      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.275 " "Data Arrival Time  :     3.275" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.424 " "Data Required Time :     2.424" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.851  " "Slack              :     0.851 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218023376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218023376 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709218023377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709218023406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709218026375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218026565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218026565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218026565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218026565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709218026565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026698 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1709218026700 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.009 " "Worst-case setup slack is 10.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.009               0.000 sopc_clk  " "   10.009               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218026791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 sopc_clk  " "    0.113               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218026822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.118 " "Worst-case recovery slack is 13.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.118               0.000 sopc_clk  " "   13.118               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.495               0.000 altera_reserved_tck  " "   47.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218026832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.387 " "Worst-case removal slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 sopc_clk  " "    0.387               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 altera_reserved_tck  " "    0.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218026845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.926 " "Worst-case minimum pulse width slack is 8.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 sopc_clk  " "    8.926               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.804               0.000 altera_reserved_tck  " "   48.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218026849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218026849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.463 ns " "Worst Case Available Settling Time: 18.463 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218026874 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.009 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.009  " "Path #1: Setup slack is 10.009 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.193      7.193  R        clock network delay " "     7.193      7.193  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.193      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "     7.193      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.193      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     7.193      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.540      1.347 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac " "     8.540      1.347 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.989      0.449 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout " "     8.989      0.449 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.465      0.476 FF    IC  inst\|sdram\|pending~0\|dataf " "     9.465      0.476 FF    IC  inst\|sdram\|pending~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.543      0.078 FF  CELL  inst\|sdram\|pending~0\|combout " "     9.543      0.078 FF  CELL  inst\|sdram\|pending~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.881      1.338 FF    IC  inst\|sdram\|Selector41~0\|dataa " "    10.881      1.338 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.406      0.525 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.406      0.525 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.173      0.767 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf " "    12.173      0.767 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.249      0.076 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout " "    12.249      0.076 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.160      0.911 FF    IC  inst\|sdram\|Selector95~0\|datab " "    13.160      0.911 FF    IC  inst\|sdram\|Selector95~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.647      0.487 FF  CELL  inst\|sdram\|Selector95~0\|combout " "    13.647      0.487 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.017      3.370 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "    17.017      3.370 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.673      0.656 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    17.673      0.656 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.109      7.109  R        clock network delay " "    27.109      7.109  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.782      0.673           clock pessimism removed " "    27.782      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.682     -0.100           clock uncertainty " "    27.682     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.682      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    27.682      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.673 " "Data Arrival Time  :    17.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.682 " "Data Required Time :    27.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.009  " "Slack              :    10.009 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.112  " "Path #1: Hold slack is 0.112 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      2.154  R        clock network delay " "     2.154      2.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "     2.154      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q " "     2.154      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332      0.178 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf " "     2.332      0.178 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.048 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout " "     2.380      0.048 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d " "     2.380      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.439      0.059 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     2.439      0.059 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.478      2.478  R        clock network delay " "     2.478      2.478  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.327     -0.151           clock pessimism removed " "     2.327     -0.151           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.327      0.000           clock uncertainty " "     2.327      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.327      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     2.327      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.439 " "Data Arrival Time  :     2.439" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.327 " "Data Required Time :     2.327" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.112  " "Slack              :     0.112 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.113 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.113  " "Path #1: Hold slack is 0.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      6.077  R        clock network delay " "     6.077      6.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.077      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.077      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.351      1.274 RR    IC  inst\|sdram\|m_addr\[3\]\|sload " "     7.351      1.274 RR    IC  inst\|sdram\|m_addr\[3\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      0.553 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     7.904      0.553 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.464      8.464  R        clock network delay " "     8.464      8.464  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.791     -0.673           clock pessimism removed " "     7.791     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.791      0.000           clock uncertainty " "     7.791      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.791      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     7.791      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.904 " "Data Arrival Time  :     7.904" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.791 " "Data Required Time :     7.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.113  " "Slack              :     0.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.118 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.118" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026957 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.118  " "Path #1: Recovery slack is 13.118 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      7.261  R        clock network delay " "     7.261      7.261  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.261      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.261      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.998      0.737 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     7.998      0.737 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.311      0.313 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.311      0.313 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.058      4.747 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn " "    13.058      4.747 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.517      0.459 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    13.517      0.459 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.062      6.062  R        clock network delay " "    26.062      6.062  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.735      0.673           clock pessimism removed " "    26.735      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.635     -0.100           clock uncertainty " "    26.635     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.635      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    26.635      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.517 " "Data Arrival Time  :    13.517" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.635 " "Data Required Time :    26.635" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.118  " "Slack              :    13.118 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026958 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.495 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.495" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.495  " "Path #1: Recovery slack is 47.495 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      2.311  R        clock network delay " "     2.311      2.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.241      1.930 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.241      1.930 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.700      0.459 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.700      0.459 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.460      2.460  F        clock network delay " "    52.460      2.460  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.505      0.045           clock pessimism removed " "    52.505      0.045           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.195     -0.310           clock uncertainty " "    52.195     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.195      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.195      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.700 " "Data Arrival Time  :     4.700" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.195 " "Data Required Time :    52.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.495  " "Slack              :    47.495 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.387 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.387" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.387  " "Path #1: Removal slack is 0.387 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.148      6.148  R        clock network delay " "     6.148      6.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.148      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.148      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.148      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.148      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.585      1.437 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     7.585      1.437 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.880      0.295 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     7.880      0.295 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.166      8.166  R        clock network delay " "     8.166      8.166  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493     -0.673           clock pessimism removed " "     7.493     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493      0.000           clock uncertainty " "     7.493      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.493      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     7.493      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.880 " "Data Arrival Time  :     7.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.493 " "Data Required Time :     7.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.387  " "Slack              :     0.387 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026971 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.774 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.774" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.774  " "Path #1: Removal slack is 0.774 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      2.015  R        clock network delay " "     2.015      2.015  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.015      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.015      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      0.685 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     2.700      0.685 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.117      0.417 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     3.117      0.417 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.383      2.383  R        clock network delay " "     2.383      2.383  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343     -0.040           clock pessimism removed " "     2.343     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343      0.000           clock uncertainty " "     2.343      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     2.343      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.117 " "Data Arrival Time  :     3.117" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.343 " "Data Required Time :     2.343" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.774  " "Slack              :     0.774 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218026973 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218026973 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709218026975 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709218027146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709218029594 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218029787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218029787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218029787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218029787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709218029787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218029907 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1709218029908 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218029908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.548 " "Worst-case setup slack is 13.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.548               0.000 sopc_clk  " "   13.548               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.305               0.000 altera_reserved_tck  " "   25.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 sopc_clk  " "    0.120               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.082 " "Worst-case recovery slack is 15.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.082               0.000 sopc_clk  " "   15.082               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.665               0.000 altera_reserved_tck  " "   48.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 sopc_clk  " "    0.324               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.501 " "Worst-case minimum pulse width slack is 8.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.501               0.000 sopc_clk  " "    8.501               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.739               0.000 altera_reserved_tck  " "   48.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030064 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.072 ns " "Worst Case Available Settling Time: 19.072 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030083 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030083 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.548 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.548" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030108 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030108 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.548  " "Path #1: Setup slack is 13.548 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      3.951  R        clock network delay " "     3.951      3.951  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "     3.951      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.951      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     3.951      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.889      0.938 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac " "     4.889      0.938 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.082      0.193 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout " "     5.082      0.193 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.404      0.322 FF    IC  inst\|sdram\|pending~0\|dataf " "     5.404      0.322 FF    IC  inst\|sdram\|pending~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.444      0.040 FF  CELL  inst\|sdram\|pending~0\|combout " "     5.444      0.040 FF  CELL  inst\|sdram\|pending~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.481      1.037 FF    IC  inst\|sdram\|Selector41~0\|dataa " "     6.481      1.037 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.705      0.224 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     6.705      0.224 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.240      0.535 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf " "     7.240      0.535 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.279      0.039 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout " "     7.279      0.039 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.898      0.619 FF    IC  inst\|sdram\|Selector95~0\|datab " "     7.898      0.619 FF    IC  inst\|sdram\|Selector95~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.109      0.211 FF  CELL  inst\|sdram\|Selector95~0\|combout " "     8.109      0.211 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      2.213 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "    10.322      2.213 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.632      0.310 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    10.632      0.310 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.883      3.883  R        clock network delay " "    23.883      3.883  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.280      0.397           clock pessimism removed " "    24.280      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.180     -0.100           clock uncertainty " "    24.180     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.180      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    24.180      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.632 " "Data Arrival Time  :    10.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.180 " "Data Required Time :    24.180" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.548  " "Slack              :    13.548 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.305 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.305  " "Path #1: Setup slack is 25.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.777      1.777  F        clock network delay " "    51.777      1.777  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.777      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    51.777      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.777      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    51.777      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.950      0.173 FF    IC  altera_internal_jtag\|tdouser " "    51.950      0.173 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.197      0.247 FF  CELL  altera_internal_jtag\|tdo " "    52.197      0.247 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.197      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.197      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.385      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.385      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.385      0.000 FF  CELL  altera_reserved_tdo " "    54.385      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.385 " "Data Arrival Time  :    54.385" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.305  " "Slack              :    25.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030113 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      1.118  R        clock network delay " "     1.118      1.118  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "     1.118      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.118      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q " "     1.118      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.234      0.116 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf " "     1.234      0.116 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.259      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout " "     1.259      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.259      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d " "     1.259      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      0.026 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     1.285      0.026 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      1.349  R        clock network delay " "     1.349      1.349  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262     -0.087           clock pessimism removed " "     1.262     -0.087           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      0.000           clock uncertainty " "     1.262      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     1.262      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.285 " "Data Arrival Time  :     1.285" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.262 " "Data Required Time :     1.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.120  " "Path #1: Hold slack is 0.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\] " "To Node      : system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      3.324  R        clock network delay " "     3.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE " "     3.324      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     3.324      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.757 RR    IC  inst\|sdram\|m_addr\[3\]\|sload " "     4.081      0.757 RR    IC  inst\|sdram\|m_addr\[3\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.351      0.270 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     4.351      0.270 RR  CELL  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.628      4.628  R        clock network delay " "     4.628      4.628  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231     -0.397           clock pessimism removed " "     4.231     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.000           clock uncertainty " "     4.231      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\] " "     4.231      0.000      uTh  system:inst\|system_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.351 " "Data Arrival Time  :     4.351" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.231 " "Data Required Time :     4.231" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.120  " "Slack              :     0.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.082 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.082" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.082  " "Path #1: Recovery slack is 15.082 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.989      3.989  R        clock network delay " "     3.989      3.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.989      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.989      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.989      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.989      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      0.529 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.518      0.529 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.657      0.139 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.657      0.139 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.301      3.644 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn " "     8.301      3.644 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.532      0.231 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "     8.532      0.231 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.317      3.317  R        clock network delay " "    23.317      3.317  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.714      0.397           clock pessimism removed " "    23.714      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.614     -0.100           clock uncertainty " "    23.614     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.614      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    23.614      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.532 " "Data Arrival Time  :     8.532" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.614 " "Data Required Time :    23.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.082  " "Slack              :    15.082 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.665 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.665" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.665  " "Path #1: Recovery slack is 48.665 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223      1.223  R        clock network delay " "     1.223      1.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.223      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.223      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.223      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.624      1.401 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.624      1.401 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.855      0.231 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.855      0.231 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.809      1.809  F        clock network delay " "    51.809      1.809  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.830      0.021           clock pessimism removed " "    51.830      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.520     -0.310           clock uncertainty " "    51.520     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.520      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.520      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.855 " "Data Arrival Time  :     2.855" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.520 " "Data Required Time :    51.520" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.665  " "Slack              :    48.665 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.324 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.324  " "Path #1: Removal slack is 0.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.367      3.367  R        clock network delay " "     3.367      3.367  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.367      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.367      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.367      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.367      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      0.887 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.254      0.887 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.152 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.406      0.152 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.479      4.479  R        clock network delay " "     4.479      4.479  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082     -0.397           clock pessimism removed " "     4.082     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000           clock uncertainty " "     4.082      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.082      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.406 " "Data Arrival Time  :     4.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.082 " "Data Required Time :     4.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.324  " "Slack              :     0.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030172 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.383  " "Path #1: Removal slack is 0.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      1.012  R        clock network delay " "     1.012      1.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.012      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.012      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.012      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      0.443 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     1.455      0.443 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      0.209 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.664      0.209 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.299      1.299  R        clock network delay " "     1.299      1.299  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.281     -0.018           clock pessimism removed " "     1.281     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.281      0.000           clock uncertainty " "     1.281      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.281      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.281      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.664 " "Data Arrival Time  :     1.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.281 " "Data Required Time :     1.281" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.383  " "Slack              :     0.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030173 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030173 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709218030174 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218030440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218030440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218030440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709218030440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709218030440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030567 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1709218030569 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.188 " "Worst-case setup slack is 14.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.188               0.000 sopc_clk  " "   14.188               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 altera_reserved_tck  " "    0.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 sopc_clk  " "    0.064               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.677 " "Worst-case recovery slack is 15.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.677               0.000 sopc_clk  " "   15.677               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.935               0.000 altera_reserved_tck  " "   48.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.232 " "Worst-case removal slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 sopc_clk  " "    0.232               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.453 " "Worst-case minimum pulse width slack is 8.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.453               0.000 sopc_clk  " "    8.453               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.722               0.000 altera_reserved_tck  " "   48.722               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709218030648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709218030648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.136 ns " "Worst Case Available Settling Time: 19.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709218030668 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.188 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.188  " "Path #1: Setup slack is 14.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\] " "To Node      : system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      3.825  R        clock network delay " "     3.825      3.825  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE " "     3.825      0.000     uTco  system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.825      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     3.825      0.000 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.643      0.818 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac " "     4.643      0.818 FF    IC  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.194 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout " "     4.837      0.194 FF  CELL  inst\|sdram\|the_system_sdram_input_efifo_module\|rd_data\[38\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.117      0.280 FF    IC  inst\|sdram\|pending~0\|dataf " "     5.117      0.280 FF    IC  inst\|sdram\|pending~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.040 FF  CELL  inst\|sdram\|pending~0\|combout " "     5.157      0.040 FF  CELL  inst\|sdram\|pending~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.050      0.893 FF    IC  inst\|sdram\|Selector41~0\|dataa " "     6.050      0.893 FF    IC  inst\|sdram\|Selector41~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.273      0.223 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     6.273      0.223 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.740      0.467 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf " "     6.740      0.467 FF    IC  inst\|sdram\|m_dqm\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.779      0.039 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout " "     6.779      0.039 FF  CELL  inst\|sdram\|m_dqm\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.317      0.538 FF    IC  inst\|sdram\|Selector95~0\|datab " "     7.317      0.538 FF    IC  inst\|sdram\|Selector95~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.527      0.210 FF  CELL  inst\|sdram\|Selector95~0\|combout " "     7.527      0.210 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.569      2.042 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "     9.569      2.042 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.871      0.302 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\] " "     9.871      0.302 FF  CELL  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      3.790  R        clock network delay " "    23.790      3.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.159      0.369           clock pessimism removed " "    24.159      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.059     -0.100           clock uncertainty " "    24.059     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.059      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\] " "    24.059      0.000     uTsu  system:inst\|system_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.871 " "Data Arrival Time  :     9.871" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.059 " "Data Required Time :    24.059" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.188  " "Slack              :    14.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.007 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.007" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.007  " "Path #1: Hold slack is 0.007 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "From Node    : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.019      1.019  R        clock network delay " "     1.019      1.019  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.019      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\] " "     1.019      0.000     uTco  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.019      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q " "     1.019      0.000 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      0.100 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf " "     1.119      0.100 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout " "     1.144      0.025 FF  CELL  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d " "     1.144      0.000 FF    IC  inst\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_debug_slave_wrapper\|the_system_cpu_cpu_debug_slave_tck\|sr\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      0.024 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     1.168      0.024 FF  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      1.238  R        clock network delay " "     1.238      1.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161     -0.077           clock pessimism removed " "     1.161     -0.077           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.000           clock uncertainty " "     1.161      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\] " "     1.161      0.000      uTh  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\|sr\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.168 " "Data Arrival Time  :     1.168" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.161 " "Data Required Time :     1.161" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.007  " "Slack              :     0.007 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.064 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.064" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.064  " "Path #1: Hold slack is 0.064 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|oe~_Duplicate_2 " "To Node      : system:inst\|system_sdram:sdram\|oe~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      3.244  R        clock network delay " "     3.244      3.244  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.244      0.000     uTco  system:inst\|system_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.244      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.606 RR    IC  inst\|sdram\|oe~_Duplicate_2\|sload " "     3.850      0.606 RR    IC  inst\|sdram\|oe~_Duplicate_2\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.195      0.345 RR  CELL  system:inst\|system_sdram:sdram\|oe~_Duplicate_2 " "     4.195      0.345 RR  CELL  system:inst\|system_sdram:sdram\|oe~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      4.500  R        clock network delay " "     4.500      4.500  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131     -0.369           clock pessimism removed " "     4.131     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131      0.000           clock uncertainty " "     4.131      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131      0.000      uTh  system:inst\|system_sdram:sdram\|oe~_Duplicate_2 " "     4.131      0.000      uTh  system:inst\|system_sdram:sdram\|oe~_Duplicate_2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.195 " "Data Arrival Time  :     4.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.131 " "Data Required Time :     4.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.064  " "Slack              :     0.064 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.677 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.677" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.677  " "Path #1: Recovery slack is 15.677 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "To Node      : system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      3.860  R        clock network delay " "     3.860      3.860  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.860      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.860      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.320      0.460 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.320      0.460 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.455      0.135 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.455      0.135 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.602      3.147 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn " "     7.602      3.147 FF    IC  inst\|cpu\|cpu\|A_shift_rot_result\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.818      0.216 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "     7.818      0.216 FR  CELL  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.226      3.226  R        clock network delay " "    23.226      3.226  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.595      0.369           clock pessimism removed " "    23.595      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.495     -0.100           clock uncertainty " "    23.495     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.495      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\] " "    23.495      0.000     uTsu  system:inst\|system_cpu:cpu\|system_cpu_cpu:cpu\|A_shift_rot_result\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.818 " "Data Arrival Time  :     7.818" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.495 " "Data Required Time :    23.495" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.677  " "Slack              :    15.677 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.935 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030745 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030745 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.935  " "Path #1: Recovery slack is 48.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      1.116  R        clock network delay " "     1.116      1.116  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.116      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.116      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.330      1.214 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.330      1.214 FF    IC  inst\|jtag_uart\|system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.216 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.546      0.216 FR  CELL  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.771      1.771  F        clock network delay " "    51.771      1.771  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.791      0.020           clock pessimism removed " "    51.791      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.481     -0.310           clock uncertainty " "    51.481     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.481      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.481      0.000     uTsu  system:inst\|system_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.546 " "Data Arrival Time  :     2.546" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.481 " "Data Required Time :    51.481" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.935  " "Slack              :    48.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030746 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030746 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.232 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.232" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.232  " "Path #1: Removal slack is 0.232 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\] " "To Node      : system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      3.270  R        clock network delay " "     3.270      3.270  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.270      0.000     uTco  system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.270      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.074      0.804 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     4.074      0.804 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.223      0.149 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\] " "     4.223      0.149 RF  CELL  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.360      4.360  R        clock network delay " "     4.360      4.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991     -0.369           clock pessimism removed " "     3.991     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000           clock uncertainty " "     3.991      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.991      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\] " "     3.991      0.000      uTh  system:inst\|system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.223 " "Data Arrival Time  :     4.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.991 " "Data Required Time :     3.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.232  " "Slack              :     0.232 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030757 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030757 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.329  " "Path #1: Removal slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.915      0.915  R        clock network delay " "     0.915      0.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.915      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.915      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.306      0.391 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     1.306      0.391 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.501      0.195 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.501      0.195 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      1.190  R        clock network delay " "     1.190      1.190  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.172     -0.018           clock pessimism removed " "     1.172     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.172      0.000           clock uncertainty " "     1.172      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.172      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.172      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.501 " "Data Arrival Time  :     1.501" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.172 " "Data Required Time :     1.172" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1709218030760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709218030760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709218032000 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709218032000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5425 " "Peak virtual memory: 5425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709218032100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 14:47:12 2024 " "Processing ended: Thu Feb 29 14:47:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709218032100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709218032100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709218032100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709218032100 ""}
