Warning (10268): Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments File: A:/Github/Grupo-5-proyecto/Hardware/Uart/Documentacion - Externa/UART_tx.v Line: 92
