# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:55 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:38:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:55 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:38:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:55 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:38:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:56 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:57 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:38:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:58 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 17:38:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 17:39:00 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft3x4td1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3x4td1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(185)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 185
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:38 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:07:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:38 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:07:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:38 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:07:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:38 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:07:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:39 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:07:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:40 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:07:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:07:42 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:42 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:07:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:46 on Nov 24,2025, Elapsed time: 0:28:46
# Errors: 19, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:07:46 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.mux4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 12659 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfts8z69n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts8z69n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(191)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 191
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:52:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:52:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:50 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:52:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:52:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:57 on Nov 24,2025, Elapsed time: 0:45:11
# Errors: 17, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:52:57 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfty3583n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty3583n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(187)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 187
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:06 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 18:55:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:07 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:55:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:08 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 18:55:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:55:10 on Nov 24,2025, Elapsed time: 0:02:13
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 18:55:10 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft3gfqw6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3gfqw6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(187)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 187
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:13:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:13:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:22 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:13:23 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:23 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:13:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:23 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:13:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:23 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# ** Error: ./pipelined.sv(107): 'negativeForward' already declared in this scope.
# -- Compiling module pipelined_testbench
# End time: 19:13:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 32
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:13:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:13:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:44 on Nov 24,2025, Elapsed time: 0:18:34
# Errors: 23, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:13:44 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12653 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft2017gm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2017gm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(189)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 189
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:12 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:15:12 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:15:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:13 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:15:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:15 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:15:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:17 on Nov 24,2025, Elapsed time: 0:01:33
# Errors: 17, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:15:17 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12653 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftdqhz2d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdqhz2d
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(189)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 189
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:26:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:26:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:04 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:05 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:26:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# ** Error: (vlog-13069) ./forwardingUnit.sv(34): near "end": syntax error, unexpected end.
# End time: 19:26:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 41
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./forwardingUnit.sv""
do runlab.dop
# Cannot open macro file: runlab.dop
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:30 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:26:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:31 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:26:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:31 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:26:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:31 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:26:32 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:26:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:26:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:33 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:26:34 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:34 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:26:35 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:35 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:26:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:35 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:26:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:35 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:26:36 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:36 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:26:38 on Nov 24,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:38 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:26:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:38 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:26:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:38 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:26:38 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:26:41 on Nov 24,2025, Elapsed time: 0:11:24
# Errors: 26, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:26:41 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12653 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlfti47jfe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti47jfe
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(190)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 190
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:01 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:49:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:49:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:49:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:49:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:49:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:49:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# ** Error: ./pipelined.sv(100): (vlog-2730) Undefined variable: 'flagWrite'.
# -- Compiling module pipelined_testbench
# End time: 19:49:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 32
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:56 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:50:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:57 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:58 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:50:58 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:59 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:50:59 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:59 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:50:59 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:59 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:50:59 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:59 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:00 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:51:00 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:51:03 on Nov 24,2025, Elapsed time: 0:24:22
# Errors: 25, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:51:04 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# ** Error: (vsim-3033) ./pipelined.sv(101): Instantiation of 'flagregister' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_testbench/dut File: ./pipelined.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/work
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.mux2_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:51:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:18 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:51:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:19 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:51:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:20 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:51:21 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:21 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:51:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:51:04 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# ** Error: (vsim-3033) ./pipelined.sv(101): Instantiation of 'flagregister' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_testbench/dut File: ./pipelined.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/work
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.mux2_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 46
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:51:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:53 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:51:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:54 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:51:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:55 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:56 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# ** Error: ./flagregister.sv(1): Identifier must be declared with a port mode: flagWrite.
# End time: 19:51:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 42
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./flagregister.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:52:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:52:20 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:20 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:52:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:20 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:52:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:20 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:52:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:20 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:52:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:20 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:52:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:21 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:22 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 19:52:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:51:04 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# ** Error: (vsim-3037) ./pipelined.sv(101): Missing instance name in instantiation of 'flagregister'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_testbench/dut File: ./pipelined.sv
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.mux2_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.D_FF
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 47
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:53:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:29 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:53:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:30 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:53:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:31 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:32 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 19:53:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:51:04 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12650 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftdm5rbr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdm5rbr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(194)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 194
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:26 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:55:26 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:26 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 19:55:26 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:26 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 19:55:26 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:26 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 19:55:27 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:27 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 19:55:28 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:28 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:29 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 19:55:29 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:30 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 19:55:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:30 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 19:55:30 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:34 on Nov 24,2025, Elapsed time: 0:04:30
# Errors: 22, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 19:55:34 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12650 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftxjzb8k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxjzb8k
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(194)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 194
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:04:47 on Nov 24,2025, Elapsed time: 0:09:13
# Errors: 17, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:04:47 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12650 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftt5ebgx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt5ebgx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(194)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 194
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:01 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:13:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:13:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:03 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:04 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:04 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:04 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:04 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:04 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:13:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:05 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:13:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:05 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:13:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:05 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Error: ./controls.sv(7): In, out, or inout does not appear in port list: ALUz.
# End time: 20:13:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 33
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./controls.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:40 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:41 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:13:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:13:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:13:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:13:47 on Nov 24,2025, Elapsed time: 0:09:00
# Errors: 28, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:13:47 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft8fbxn1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8fbxn1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(195)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 195
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:48 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:21:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:48 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:21:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:48 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:21:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:21:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:49 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:21:50 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:50 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:21:51 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:51 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:21:52 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:52 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:21:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:52 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:21:52 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:55 on Nov 24,2025, Elapsed time: 0:08:08
# Errors: 25, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:21:55 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftkns6fc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkns6fc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(195)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 195
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:24:53 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:53 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:24:54 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:54 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:55 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:24:55 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:24:56 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:56 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:24:57 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:57 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:24:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:57 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:24:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:57 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:24:57 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:25:02 on Nov 24,2025, Elapsed time: 0:03:07
# Errors: 25, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:25:02 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft70vj4d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft70vj4d
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(195)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 195
# dfAddDataflowFromWave: RPC Closed
add wave -position end  sim:/pipelined_testbench/dut/zero_forward
# Error - UndoAdd called without an UndoStart
do rerun.do
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(195)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 195
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:36:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:21 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:36:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:36:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:22 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:36:23 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:23 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:36:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:23 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:36:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:23 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:36:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:23 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:36:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:12 on Nov 24,2025, Elapsed time: 0:12:10
# Errors: 51, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:37:12 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.nor_64
# Loading work.nor_16
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftam72d5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftam72d5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(195)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 195
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:42 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:39:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:39:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:39:44 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:44 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:39:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:45 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:39:46 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:40:37 on Nov 24,2025, Elapsed time: 0:03:25
# Errors: 24, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:40:37 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftezi1bk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftezi1bk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:45 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:41:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:45 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:41:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:45 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:41:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:45 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:41:45 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:45 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:41:46 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:46 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:47 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:47 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:47 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:47 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:47 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:41:47 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:41:48 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:48 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:41:49 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:49 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:41:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:49 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:41:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:49 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:41:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:49 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:41:49 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:41:50 on Nov 24,2025, Elapsed time: 0:01:13
# Errors: 25, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:41:50 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftwize5j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwize5j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:48:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:48:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:48:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:06 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:48:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:48:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:07 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:48:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:08 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:48:09 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:09 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:10 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:48:10 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:48:31 on Nov 24,2025, Elapsed time: 0:06:41
# Errors: 25, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:48:31 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft08rd3j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft08rd3j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:51:02 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:51:03 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:03 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:51:04 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:04 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:51:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:04 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:51:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:04 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:51:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:04 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:51:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:04 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:51:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:51:10 on Nov 24,2025, Elapsed time: 0:02:39
# Errors: 25, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:51:10 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftg6y0r2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg6y0r2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:13 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:52:13 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:52:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:52:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:52:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:52:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:52:14 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:14 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:52:15 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:15 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:16 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:52:16 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:52:18 on Nov 24,2025, Elapsed time: 0:01:08
# Errors: 26, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:52:18 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft0ya2vc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0ya2vc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test11_sort.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 65 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 1015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:53:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:53:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:21 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:53:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:53:23 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:23 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:53:24 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:53:27 on Nov 24,2025, Elapsed time: 0:01:09
# Errors: 26, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:53:27 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft6sf744".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6sf744
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test11_sort.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 65 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 2015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:31 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:57:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:31 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:57:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:57:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 20:57:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:57:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 20:57:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 20:57:32 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:32 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:57:33 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:33 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:57:34 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:34 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:35 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 20:57:35 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:58:02 on Nov 24,2025, Elapsed time: 0:04:35
# Errors: 46, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 20:58:02 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftidvmi6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftidvmi6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test11_sort.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 65 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 10015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:04:39 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:39 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:04:40 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:40 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:04:41 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:41 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:04:42 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:04:42 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:42 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:04:43 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:43 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 21:04:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:04:44 on Nov 24,2025, Elapsed time: 0:06:42
# Errors: 146, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:04:44 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlftb91g5h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb91g5h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test12_CRC16.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 65 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 10015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
#  Trace back: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
#     while executing
# "::.main_pane.dataflow.interior.cs.body.pw.df.c RegenerateLayout -placement"
#     ("after" script)
#    <2:C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"}
#  Trace back: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
#     while executing
# "::.main_pane.dataflow.interior.cs.body.pw.df.c RegenerateLayout -placement"
#     ("after" script)
#    <2:C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"}
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:10:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:10:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:18 on Nov 24,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:10:18 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_4_1.sv 
# -- Compiling module mux_64_4_1
# 
# Top level modules:
# 	mux_64_4_1
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 21:10:19 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:19 on Nov 24,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 21:10:20 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:20 on Nov 24,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./pipelined.sv 
# -- Compiling module pipelined
# -- Compiling module pipelined_testbench
# 
# Top level modules:
# 	pipelined_testbench
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./MEM_WR.sv 
# -- Compiling module MEM_WR
# 
# Top level modules:
# 	MEM_WR
# End time: 21:10:21 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:21 on Nov 24,2025
# vlog -reportprogress 300 ./regmodular.sv 
# -- Compiling module regmodular
# 
# Top level modules:
# 	regmodular
# End time: 21:10:22 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:22 on Nov 24,2025
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 21:10:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:22 on Nov 24,2025
# vlog -reportprogress 300 ./flagregister.sv 
# -- Compiling module flagregister
# 
# Top level modules:
# 	flagregister
# End time: 21:10:22 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 21:13:43 on Nov 24,2025, Elapsed time: 0:08:59
# Errors: 647, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work pipelined_testbench 
# Start time: 21:13:43 on Nov 24,2025
# Loading sv_std.std
# Loading work.pipelined_testbench
# Loading work.pipelined
# Loading work.programCounter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.mux_64_2_1
# Loading work.instructmem
# Loading work.IF_ID
# Loading work.regmodular
# Loading work.sign_extend
# Loading work.shifter
# Loading work.zero_extend
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.flagregister
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.forwardingUnit
# Loading work.mux_64_4_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.controls
# Loading work.ID_EX
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WR
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 12651 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brayd  Hostname: DESKTOP-HP5SLAI  ProcessID: 6880
#           Attempting to use alternate WLF file "./wlft2a9qf5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2a9qf5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test12_CRC16.arm
# ** Error: Assertion error.
#    Time: 45 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 65 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 3975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 4995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5565 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 5945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6475 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8305 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8535 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 8945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9635 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9795 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9885 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 9965 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10215 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10225 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10355 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10425 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10595 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10705 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10715 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10725 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10775 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10855 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 10975 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11175 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11295 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11345 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11765 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11785 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11825 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11875 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11925 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11935 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11985 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 11995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12045 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12055 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12075 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12105 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12125 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12135 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12185 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12235 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12335 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12415 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12455 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12465 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12505 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12545 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12615 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12625 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12665 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12675 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12755 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12815 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12835 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12845 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12865 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12895 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12905 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12915 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12945 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12955 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12995 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13005 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13015 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13025 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13035 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13065 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13085 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13095 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13115 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13145 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13155 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13165 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13195 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13205 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13245 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13255 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13265 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13275 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13285 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13315 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13325 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13365 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13375 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13385 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13395 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13405 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13435 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13445 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13485 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13495 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13515 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13525 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13555 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13575 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13585 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13605 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13645 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13655 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13685 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13695 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13735 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13745 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 13805 us  Scope: pipelined_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./pipelined.sv(196)
#    Time: 15015 us  Iteration: 1  Instance: /pipelined_testbench
# Break in Module pipelined_testbench at ./pipelined.sv line 196
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 22:07:08 on Nov 24,2025, Elapsed time: 0:53:25
# Errors: 910, Warnings: 3
