INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/Register/Register.sim/sim_1/synth/timing/xsim/regFile_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32M_HD9
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/Register/Register.srcs/sim_1/new/regFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regFile_tb'
