LISA auto/RW-G+RW-G+RW-R+RW-R+RW-R+RW-R+RW-G+RW-G+RW-R+RW-G+RW-G+RW-R+RW-R+RW-R+RW-R+RW-G+RW-G+RW-R+RW-G
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=390986).
 * 
 * P0 advances one grace period (t=490986).
 * 
 * P1 advances one grace period (t=590987).
 * 
 * P2 goes back a bit less than one grace period (t=491988).
 * 
 * P3 goes back a bit less than one grace period (t=392989).
 * 
 * P4 goes back a bit less than one grace period (t=293990).
 * 
 * P5 goes back a bit less than one grace period (t=194991).
 * 
 * P6 advances one grace period (t=294992).
 * 
 * P7 advances one grace period (t=394993).
 * 
 * P8 goes back a bit less than one grace period (t=295994).
 * 
 * P9 advances one grace period (t=395995).
 * 
 * P10 advances one grace period (t=495996).
 * 
 * P11 goes back a bit less than one grace period (t=396997).
 * 
 * P12 goes back a bit less than one grace period (t=297998).
 * 
 * P13 goes back a bit less than one grace period (t=198999).
 * 
 * P14 goes back a bit less than one grace period (t=100000).
 * 
 * P15 advances one grace period (t=200001).
 * 
 * P16 advances one grace period (t=300002).
 * 
 * P17 goes back a bit less than one grace period (t=201003).
 * 
 * P18 advances one grace period (t=301004).
 * 
 * Process 0 start at t=390986, process 19 end at t=301004: Cycle allowed.
 *)
{
}
 P0            | P1            | P2            | P3            | P4            | P5            | P6            | P7            | P8            | P9            | P10            | P11            | P12            | P13            | P14            | P15            | P16            | P17            | P18            ;
 r[once] r1 x0 | r[once] r1 x1 | f[lock]       | f[lock]       | f[lock]       | f[lock]       | r[once] r1 x6 | r[once] r1 x7 | f[lock]       | r[once] r1 x9 | r[once] r1 x10 | f[lock]        | f[lock]        | f[lock]        | f[lock]        | r[once] r1 x15 | r[once] r1 x16 | f[lock]        | r[once] r1 x18 ;
 f[sync]       | f[sync]       | r[once] r1 x2 | r[once] r1 x3 | r[once] r1 x4 | r[once] r1 x5 | f[sync]       | f[sync]       | r[once] r1 x8 | f[sync]       | f[sync]        | r[once] r1 x11 | r[once] r1 x12 | r[once] r1 x13 | r[once] r1 x14 | f[sync]        | f[sync]        | r[once] r1 x17 | f[sync]        ;
 w[once] x1 1  | w[once] x2 1  | w[once] x3 1  | w[once] x4 1  | w[once] x5 1  | w[once] x6 1  | w[once] x7 1  | w[once] x8 1  | w[once] x9 1  | w[once] x10 1 | w[once] x11 1  | w[once] x12 1  | w[once] x13 1  | w[once] x14 1  | w[once] x15 1  | w[once] x16 1  | w[once] x17 1  | w[once] x18 1  | w[once] x0 1   ;
               |               | f[unlock]     | f[unlock]     | f[unlock]     | f[unlock]     |               |               | f[unlock]     |               |                | f[unlock]      | f[unlock]      | f[unlock]      | f[unlock]      |                |                | f[unlock]      |                ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1 /\ 4:r1=1 /\ 5:r1=1 /\ 6:r1=1 /\ 7:r1=1 /\ 8:r1=1 /\ 9:r1=1 /\ 10:r1=1 /\ 11:r1=1 /\ 12:r1=1 /\ 13:r1=1 /\ 14:r1=1 /\ 15:r1=1 /\ 16:r1=1 /\ 17:r1=1 /\ 18:r1=1)
