  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HLS/symmetrical_fir_filter.cpp' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/workspace/FM-Bistatic-Radar/HLS/symmetrical_fir_filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../HLS/fir_filter_testbench.cpp' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/workspace/FM-Bistatic-Radar/HLS/fir_filter_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_optimized' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/workspace/FM-Bistatic-Radar/fir_filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.965 seconds; current allocated memory: 158.504 MB.
INFO: [HLS 200-10] Analyzing design file '../HLS/symmetrical_fir_filter.cpp' ... 
WARNING: [HLS 207-5571] unexpected pragma argument 'End Of Pramga Line', expects '=' (../HLS/symmetrical_fir_filter.cpp:23:24)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../HLS/symmetrical_fir_filter.cpp:32:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.872 seconds; current allocated memory: 160.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/workspace/FM-Bistatic-Radar/fir_filter/fir_optimized/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13fir_optimizedPiiE12coefficients' (../HLS/symmetrical_fir_filter.cpp:40:33)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_24_1> at ../HLS/symmetrical_fir_filter.cpp:24:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_2> at ../HLS/symmetrical_fir_filter.cpp:33:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.218 seconds; current allocated memory: 162.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 162.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 166.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 168.113 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 189.133 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 200.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_optimized' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_optimized_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 204.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 205.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_optimized_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 205.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 205.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 205.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_optimized_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_optimized_Pipeline_VITIS_LOOP_24_1' pipeline 'VITIS_LOOP_24_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_optimized_Pipeline_VITIS_LOOP_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 207.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_optimized_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fir_optimized_Pipeline_VITIS_LOOP_33_2_fir_optimized_int_int_coefficients_ROM_AUTO_1R' to 'fir_optimized_Pipeline_VITIS_LOOP_33_2_fir_optimized_int_int_coefficients_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_optimized_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_optimized_Pipeline_VITIS_LOOP_33_2'.
INFO: [RTMG 210-279] Implementing memory 'fir_optimized_fir_optimized_Pipeline_VITIS_LOOP_33_2_fir_optimized_int_int_coefficients_ROMbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 208.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_optimized/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_optimized/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_optimized' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_optimized_int_int_coefficients' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_optimized'.
INFO: [RTMG 210-278] Implementing memory 'fir_optimized_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 208.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.443 seconds; current allocated memory: 211.906 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 213.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_optimized.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.373 seconds; peak allocated memory: 213.777 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
