// Seed: 2643356980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri  id_3,
    output tri0 id_4,
    output tri  id_5
);
  assign id_4 = id_2;
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
