

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               4 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 95374, -- Miss = 9847, rate = 0.1032, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 196 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 737, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94255, -- Miss = 10221, rate = 0.1084, -- PendHits = 22, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93971, -- Miss = 10361, rate = 0.1103, -- PendHits = 25, rate = 0.0003-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 207 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 96598, -- Miss = 9530, rate = 0.0987, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 190 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 734, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94736, -- Miss = 9983, rate = 0.1054, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 199 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95242, -- Miss = 10140, rate = 0.1065, -- PendHits = 1, rate = 0.0000-- ResFail = 788, rate = 0.0083
Error Per = 50 || Flushes = 202 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 97736, -- Miss = 10263, rate = 0.1050, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 740, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 97374, -- Miss = 10561, rate = 0.1085, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 157, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96545, -- Miss = 10767, rate = 0.1115, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 215 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 95396, -- Miss = 10444, rate = 0.1095, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 763, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94591, -- Miss = 10575, rate = 0.1118, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94613, -- Miss = 10870, rate = 0.1149, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 95661, -- Miss = 10072, rate = 0.1053, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 723, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94231, -- Miss = 10375, rate = 0.1101, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 207 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 164, -- Miss = 2, rate = 0.0122, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94452, -- Miss = 10624, rate = 0.1125, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 212 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 95812, -- Miss = 10028, rate = 0.1047, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 200 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 730, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95264, -- Miss = 10303, rate = 0.1082, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 206 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 1, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95795, -- Miss = 10508, rate = 0.1097, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 210 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 96583, -- Miss = 9862, rate = 0.1021, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 197 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 720, -- Miss = 4, rate = 0.0056, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96495, -- Miss = 10283, rate = 0.1066, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 151, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94658, -- Miss = 10500, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 210 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 98567, -- Miss = 10151, rate = 0.1030, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 694, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96169, -- Miss = 10294, rate = 0.1070, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 152, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96508, -- Miss = 10451, rate = 0.1083, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 97785, -- Miss = 10594, rate = 0.1083, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 690, -- Miss = 2, rate = 0.0029, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95927, -- Miss = 10968, rate = 0.1143, -- PendHits = 23, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 219 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 149, -- Miss = 1, rate = 0.0067, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95984, -- Miss = 11230, rate = 0.1170, -- PendHits = 18, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 224 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 98187, -- Miss = 10218, rate = 0.1041, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 693, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96864, -- Miss = 10576, rate = 0.1092, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 97161, -- Miss = 10883, rate = 0.1120, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 119, -- Miss = 1, rate = 0.0084, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 97266, -- Miss = 9657, rate = 0.0993, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 193 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 700, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94364, -- Miss = 10185, rate = 0.1079, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 134, -- Miss = 1, rate = 0.0075, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93531, -- Miss = 10297, rate = 0.1101, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 1, rate = 0.0086, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 94408, -- Miss = 9607, rate = 0.1018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 192 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 668, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93792, -- Miss = 9933, rate = 0.1059, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 198 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93941, -- Miss = 10067, rate = 0.1072, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 94514, -- Miss = 11477, rate = 0.1214, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 229 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 686, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93534, -- Miss = 11605, rate = 0.1241, -- PendHits = 3, rate = 0.0000-- ResFail = 86, rate = 0.0009
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93650, -- Miss = 11867, rate = 0.1267, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 237 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 97054, -- Miss = 10982, rate = 0.1132, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 219 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 669, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95699, -- Miss = 11397, rate = 0.1191, -- PendHits = 12, rate = 0.0001-- ResFail = 232, rate = 0.0024
Error Per = 50 || Flushes = 227 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96200, -- Miss = 11629, rate = 0.1209, -- PendHits = 2, rate = 0.0000-- ResFail = 4, rate = 0.0000
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 96740, -- Miss = 9838, rate = 0.1017, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 196 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 780, -- Miss = 5, rate = 0.0064, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96058, -- Miss = 10238, rate = 0.1066, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 245, -- Miss = 4, rate = 0.0163, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95581, -- Miss = 10413, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 149, -- Miss = 5, rate = 0.0336, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 95330, -- Miss = 9504, rate = 0.0997, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 190 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 784, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94862, -- Miss = 9984, rate = 0.1052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 199 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 174, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93723, -- Miss = 10063, rate = 0.1074, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 97034, -- Miss = 10699, rate = 0.1103, -- PendHits = 20, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 795, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95584, -- Miss = 10887, rate = 0.1139, -- PendHits = 21, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 166, -- Miss = 2, rate = 0.0120, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94885, -- Miss = 11262, rate = 0.1187, -- PendHits = 16, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 225 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 96440, -- Miss = 10172, rate = 0.1055, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 796, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96465, -- Miss = 10551, rate = 0.1094, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95539, -- Miss = 10666, rate = 0.1116, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 96210, -- Miss = 10167, rate = 0.1057, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 823, -- Miss = 4, rate = 0.0049, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94769, -- Miss = 10590, rate = 0.1117, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 160, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94020, -- Miss = 10721, rate = 0.1140, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 214 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 96040, -- Miss = 11090, rate = 0.1155, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 221 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95747, -- Miss = 11330, rate = 0.1183, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 226 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 159, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95631, -- Miss = 11632, rate = 0.1216, -- PendHits = 7, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 96682, -- Miss = 10073, rate = 0.1042, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94844, -- Miss = 10409, rate = 0.1097, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 162, -- Miss = 5, rate = 0.0309, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95281, -- Miss = 10688, rate = 0.1122, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 95205, -- Miss = 9914, rate = 0.1041, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 198 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 773, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94264, -- Miss = 10268, rate = 0.1089, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 5, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94825, -- Miss = 10480, rate = 0.1105, -- PendHits = 3, rate = 0.0000-- ResFail = 32, rate = 0.0003
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 95430, -- Miss = 9878, rate = 0.1035, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 197 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 738, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94887, -- Miss = 10332, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 206 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 5, rate = 0.0338, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94566, -- Miss = 10489, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 95012, -- Miss = 9295, rate = 0.0978, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 185 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 788, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93265, -- Miss = 9732, rate = 0.1043, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 194 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 4, rate = 0.0267, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93372, -- Miss = 9790, rate = 0.1048, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 195 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a11/cc_base_L2_50__socFBBerkeley13
Extracting specific PTX file named cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x556ee99dc04a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x556ee99dbecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d38..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dbecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1260196
gpu_sim_insn = 24714075
gpu_ipc =      19.6113
gpu_tot_sim_cycle = 1260196
gpu_tot_sim_insn = 24714075
gpu_tot_ipc =      19.6113
gpu_tot_issued_cta = 90
gpu_occupancy = 39.3558% 
gpu_tot_occupancy = 39.3558% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8339
partiton_level_parallism_total  =       1.8339
partiton_level_parallism_util =      10.7647
partiton_level_parallism_util_total  =      10.7647
L2_BW  =      80.1044 GB/Sec
L2_BW_total  =      80.1044 GB/Sec
gpu_total_sim_rate=6522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144673, Miss = 83448, Miss_rate = 0.577, Pending_hits = 2218, Reservation_fails = 135249
	L1D_cache_core[1]: Access = 127698, Miss = 76127, Miss_rate = 0.596, Pending_hits = 2190, Reservation_fails = 117450
	L1D_cache_core[2]: Access = 127622, Miss = 74917, Miss_rate = 0.587, Pending_hits = 2141, Reservation_fails = 119551
	L1D_cache_core[3]: Access = 141730, Miss = 81727, Miss_rate = 0.577, Pending_hits = 2323, Reservation_fails = 137143
	L1D_cache_core[4]: Access = 128035, Miss = 75942, Miss_rate = 0.593, Pending_hits = 2249, Reservation_fails = 117095
	L1D_cache_core[5]: Access = 133486, Miss = 78305, Miss_rate = 0.587, Pending_hits = 2304, Reservation_fails = 136847
	L1D_cache_core[6]: Access = 133195, Miss = 77656, Miss_rate = 0.583, Pending_hits = 2488, Reservation_fails = 127970
	L1D_cache_core[7]: Access = 129779, Miss = 74110, Miss_rate = 0.571, Pending_hits = 2172, Reservation_fails = 118726
	L1D_cache_core[8]: Access = 138611, Miss = 80024, Miss_rate = 0.577, Pending_hits = 2534, Reservation_fails = 134922
	L1D_cache_core[9]: Access = 124030, Miss = 71436, Miss_rate = 0.576, Pending_hits = 2206, Reservation_fails = 122341
	L1D_cache_core[10]: Access = 138535, Miss = 77465, Miss_rate = 0.559, Pending_hits = 2352, Reservation_fails = 127478
	L1D_cache_core[11]: Access = 140266, Miss = 81656, Miss_rate = 0.582, Pending_hits = 2559, Reservation_fails = 145920
	L1D_cache_core[12]: Access = 132811, Miss = 75020, Miss_rate = 0.565, Pending_hits = 2200, Reservation_fails = 126811
	L1D_cache_core[13]: Access = 129047, Miss = 75077, Miss_rate = 0.582, Pending_hits = 2345, Reservation_fails = 138514
	L1D_cache_core[14]: Access = 140410, Miss = 81573, Miss_rate = 0.581, Pending_hits = 2508, Reservation_fails = 154400
	L1D_cache_core[15]: Access = 132775, Miss = 75463, Miss_rate = 0.568, Pending_hits = 2385, Reservation_fails = 130625
	L1D_cache_core[16]: Access = 138122, Miss = 77971, Miss_rate = 0.565, Pending_hits = 2439, Reservation_fails = 141950
	L1D_cache_core[17]: Access = 133458, Miss = 75248, Miss_rate = 0.564, Pending_hits = 2448, Reservation_fails = 137346
	L1D_cache_core[18]: Access = 143733, Miss = 83340, Miss_rate = 0.580, Pending_hits = 2541, Reservation_fails = 162414
	L1D_cache_core[19]: Access = 139281, Miss = 79750, Miss_rate = 0.573, Pending_hits = 2466, Reservation_fails = 150992
	L1D_cache_core[20]: Access = 133674, Miss = 76552, Miss_rate = 0.573, Pending_hits = 2379, Reservation_fails = 139101
	L1D_cache_core[21]: Access = 128936, Miss = 74420, Miss_rate = 0.577, Pending_hits = 2464, Reservation_fails = 142342
	L1D_cache_core[22]: Access = 135793, Miss = 77107, Miss_rate = 0.568, Pending_hits = 2352, Reservation_fails = 142375
	L1D_cache_core[23]: Access = 125459, Miss = 71861, Miss_rate = 0.573, Pending_hits = 2356, Reservation_fails = 140300
	L1D_cache_core[24]: Access = 131037, Miss = 73487, Miss_rate = 0.561, Pending_hits = 2343, Reservation_fails = 134045
	L1D_cache_core[25]: Access = 135210, Miss = 76304, Miss_rate = 0.564, Pending_hits = 2414, Reservation_fails = 135988
	L1D_cache_core[26]: Access = 140649, Miss = 78497, Miss_rate = 0.558, Pending_hits = 2587, Reservation_fails = 147493
	L1D_cache_core[27]: Access = 143576, Miss = 78702, Miss_rate = 0.548, Pending_hits = 2405, Reservation_fails = 150062
	L1D_cache_core[28]: Access = 142634, Miss = 77443, Miss_rate = 0.543, Pending_hits = 2427, Reservation_fails = 138889
	L1D_cache_core[29]: Access = 108881, Miss = 60448, Miss_rate = 0.555, Pending_hits = 1972, Reservation_fails = 86641
	L1D_total_cache_accesses = 4023146
	L1D_total_cache_misses = 2301076
	L1D_total_cache_miss_rate = 0.5720
	L1D_total_cache_pending_hits = 70767
	L1D_total_cache_reservation_fails = 4040980
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1641315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1852245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4040684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70767
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4013119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 196439
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 296
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3902, 7286, 3964, 5850, 2340, 5256, 10972, 1908, 5142, 4362, 9154, 4482, 5686, 3526, 7184, 5864, 7782, 2982, 18034, 4604, 5922, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110473792
gpgpu_n_tot_w_icount = 3452306
gpgpu_n_stall_shd_mem = 2216513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2301037
gpgpu_n_mem_write_global = 10027
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5168192
gpgpu_n_store_insn = 46756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2114549
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72230	W0_Idle:12963059	W0_Scoreboard:31655253	W1:1057566	W2:382406	W3:248712	W4:184764	W5:148593	W6:116232	W7:106202	W8:98200	W9:85279	W10:74616	W11:70632	W12:61111	W13:63089	W14:59438	W15:49839	W16:51999	W17:49438	W18:45034	W19:41534	W20:43452	W21:43111	W22:42927	W23:40121	W24:39880	W25:36994	W26:37062	W27:36914	W28:34782	W29:29213	W30:25711	W31:17056	W32:30399
single_issue_nums: WS0:904939	WS1:848461	WS2:858729	WS3:840177	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18408296 {8:2301037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401080 {40:10027,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92041480 {40:2301037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80216 {8:10027,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 440 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192028 	2755 	5357 	11402 	12293 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381688 	1302162 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	498828 	147533 	572966 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1184388 	746392 	323462 	53884 	2834 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	677 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.109462  1.132576  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.134157  1.135040  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.115703  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.131997  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.116761  1.106464  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.103076  1.093228  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.108478  1.103973  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.091453  1.096715  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.109091  1.122075  1.156844  1.137412 
average row locality = 243387/212262 = 1.146635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1195      1194      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1284      1285      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1214      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1353      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1183      1162      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1326      1242      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1215      1304      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1275      1200      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1218      1102      1216      1134 
total dram reads = 243312
bank skew: 1479/1102 = 1.34
chip skew: 22453/19173 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4447      4645      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6661      6674     11719     11819
dram[1]:       4526      4210      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6520      6340     10667     10551
dram[2]:       4209      4472      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6883      6556     10849     10945
dram[3]:       4420      4423      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6548      6767     11989     11354
dram[4]:       4322      4377      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5888      6459     10588     11040
dram[5]:       5051      4490      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6869      6841     11411     11284
dram[6]:       3494      3603      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5782      6386      9599     10189
dram[7]:       4365      4654      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6895      7167     11076     10916
dram[8]:       3799      4074      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6562      6731     10837     11081
dram[9]:       4076      3704      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7064      6704     10060      9608
dram[10]:       4233      4271      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6897      6833     10698     10806
dram[11]:       4023      4135      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      6936      7568     10710     11503
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3179962 n_act=16927 n_pre=16911 n_ref_event=4572360550251980812 n_req=19380 n_rd=19374 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02401
n_activity=521551 dram_eff=0.1487
bk0: 1267a 3162594i bk1: 1188a 3168397i bk2: 1260a 3164644i bk3: 1206a 3167124i bk4: 1279a 3163352i bk5: 1228a 3167025i bk6: 1228a 3165178i bk7: 1204a 3165396i bk8: 1240a 3161692i bk9: 1204a 3164840i bk10: 1241a 3163298i bk11: 1167a 3167208i bk12: 1195a 3164663i bk13: 1194a 3165606i bk14: 1137a 3168970i bk15: 1136a 3167299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127090
Row_Buffer_Locality_read = 0.127129
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455276
Bank_Level_Parallism_Col = 1.633448
Bank_Level_Parallism_Ready = 1.084198
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305104 

BW Util details:
bwutil = 0.024006 
total_CMD = 3231731 
util_bw = 77580 
Wasted_Col = 257123 
Wasted_Row = 108440 
Idle = 2788588 

BW Util Bottlenecks: 
RCDc_limit = 340602 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8226 
rwq = 0 
CCDLc_limit_alone = 8206 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3231731 
n_nop = 3179962 
Read = 19374 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16927 
n_pre = 16911 
n_ref = 4572360550251980812 
n_req = 19380 
total_req = 19395 

Dual Bus Interface Util: 
issued_total_row = 33838 
issued_total_col = 19395 
Row_Bus_Util =  0.010471 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.016019 
Issued_on_Two_Bus_Simul_Util = 0.000453 
issued_two_Eff = 0.028279 
queue_avg = 0.197041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176920 n_act=18095 n_pre=18079 n_ref_event=3908412411465448049 n_req=20709 n_rd=20702 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02566
n_activity=526774 dram_eff=0.1574
bk0: 1286a 3162252i bk1: 1321a 3158138i bk2: 1249a 3162018i bk3: 1281a 3161360i bk4: 1269a 3161367i bk5: 1330a 3157010i bk6: 1333a 3157884i bk7: 1363a 3155865i bk8: 1298a 3156954i bk9: 1314a 3154995i bk10: 1302a 3158306i bk11: 1340a 3154229i bk12: 1284a 3158524i bk13: 1285a 3157297i bk14: 1239a 3160832i bk15: 1208a 3161637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126853
Row_Buffer_Locality_read = 0.126896
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675310
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025656 
total_CMD = 3231731 
util_bw = 82912 
Wasted_Col = 260480 
Wasted_Row = 104709 
Idle = 2783630 

BW Util Bottlenecks: 
RCDc_limit = 355547 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9718 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3231731 
n_nop = 3176920 
Read = 20702 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18095 
n_pre = 18079 
n_ref = 3908412411465448049 
n_req = 20709 
total_req = 20728 

Dual Bus Interface Util: 
issued_total_row = 36174 
issued_total_col = 20728 
Row_Bus_Util =  0.011193 
CoL_Bus_Util = 0.006414 
Either_Row_CoL_Bus_Util = 0.016960 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.038149 
queue_avg = 0.215412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178150 n_act=17599 n_pre=17583 n_ref_event=3908412411465448049 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02492
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3161252i bk1: 1275a 3159522i bk2: 1249a 3163266i bk3: 1257a 3162613i bk4: 1290a 3162415i bk5: 1279a 3163859i bk6: 1272a 3163250i bk7: 1281a 3163237i bk8: 1291a 3157954i bk9: 1311a 3156754i bk10: 1274a 3160271i bk11: 1186a 3165742i bk12: 1215a 3161791i bk13: 1229a 3162032i bk14: 1193a 3164529i bk15: 1208a 3163986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024915 
total_CMD = 3231731 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2789622 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3231731 
n_nop = 3178150 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 3908412411465448049 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010886 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016580 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.032306 
queue_avg = 0.196448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178737 n_act=17388 n_pre=17372 n_ref_event=2891422515659624736 n_req=20015 n_rd=20010 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02479
n_activity=522569 dram_eff=0.1533
bk0: 1251a 3164943i bk1: 1278a 3162173i bk2: 1243a 3164530i bk3: 1259a 3162811i bk4: 1247a 3165216i bk5: 1315a 3161672i bk6: 1274a 3161295i bk7: 1299a 3160428i bk8: 1258a 3159942i bk9: 1271a 3158968i bk10: 1227a 3162864i bk11: 1266a 3160930i bk12: 1214a 3163474i bk13: 1250a 3162706i bk14: 1148a 3166977i bk15: 1210a 3163269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131851
Row_Buffer_Locality_read = 0.131884
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561437
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024792 
total_CMD = 3231731 
util_bw = 80120 
Wasted_Col = 257478 
Wasted_Row = 105277 
Idle = 2788856 

BW Util Bottlenecks: 
RCDc_limit = 345444 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8990 
rwq = 0 
CCDLc_limit_alone = 8960 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3231731 
n_nop = 3178737 
Read = 20010 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17388 
n_pre = 17372 
n_ref = 2891422515659624736 
n_req = 20015 
total_req = 20030 

Dual Bus Interface Util: 
issued_total_row = 34760 
issued_total_col = 20030 
Row_Bus_Util =  0.010756 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.016398 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.033891 
queue_avg = 0.212454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176662 n_act=18154 n_pre=18138 n_ref_event=2891422515659624736 n_req=20812 n_rd=20804 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02579
n_activity=519395 dram_eff=0.1605
bk0: 1352a 3158101i bk1: 1260a 3163098i bk2: 1362a 3155505i bk3: 1291a 3161668i bk4: 1359a 3158548i bk5: 1328a 3158551i bk6: 1338a 3156529i bk7: 1241a 3164116i bk8: 1303a 3156526i bk9: 1288a 3157998i bk10: 1236a 3162538i bk11: 1275a 3160609i bk12: 1353a 3155429i bk13: 1279a 3160041i bk14: 1283a 3158471i bk15: 1256a 3157863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128243
Row_Buffer_Locality_read = 0.128293
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692909
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025788 
total_CMD = 3231731 
util_bw = 83340 
Wasted_Col = 259086 
Wasted_Row = 100020 
Idle = 2789285 

BW Util Bottlenecks: 
RCDc_limit = 355615 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3231731 
n_nop = 3176662 
Read = 20804 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18154 
n_pre = 18138 
n_ref = 2891422515659624736 
n_req = 20812 
total_req = 20835 

Dual Bus Interface Util: 
issued_total_row = 36292 
issued_total_col = 20835 
Row_Bus_Util =  0.011230 
CoL_Bus_Util = 0.006447 
Either_Row_CoL_Bus_Util = 0.017040 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.037371 
queue_avg = 0.207784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180601 n_act=16817 n_pre=16801 n_ref_event=2891422515659624736 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02384
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3166786i bk1: 1187a 3167213i bk2: 1196a 3167165i bk3: 1195a 3166851i bk4: 1259a 3164499i bk5: 1209a 3166343i bk6: 1200a 3165936i bk7: 1222a 3166768i bk8: 1221a 3163042i bk9: 1224a 3163370i bk10: 1213a 3164224i bk11: 1207a 3164841i bk12: 1202a 3164994i bk13: 1199a 3162926i bk14: 1162a 3164136i bk15: 1164a 3166248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023844 
total_CMD = 3231731 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2791432 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3231731 
n_nop = 3180601 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 2891422515659624736 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010402 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015821 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.034266 
queue_avg = 0.199143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3173341 n_act=19606 n_pre=19590 n_ref_event=2891422515659624736 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02782
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3149070i bk1: 1396a 3147985i bk2: 1463a 3142371i bk3: 1349a 3151219i bk4: 1479a 3141252i bk5: 1431a 3145365i bk6: 1402a 3149166i bk7: 1374a 3149494i bk8: 1466a 3139357i bk9: 1411a 3143199i bk10: 1422a 3143289i bk11: 1340a 3151341i bk12: 1454a 3139367i bk13: 1339a 3146602i bk14: 1382a 3146600i bk15: 1338a 3149526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027820 
total_CMD = 3231731 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2785870 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3231731 
n_nop = 3173341 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 2891422515659624736 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.006955 
Either_Row_CoL_Bus_Util = 0.018068 
Issued_on_Two_Bus_Simul_Util = 0.001016 
issued_two_Eff = 0.056225 
queue_avg = 0.287048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180242 n_act=16903 n_pre=16887 n_ref_event=2891422515659624736 n_req=19342 n_rd=19335 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02396
n_activity=517416 dram_eff=0.1497
bk0: 1239a 3166112i bk1: 1154a 3168677i bk2: 1280a 3163724i bk3: 1210a 3167937i bk4: 1240a 3165384i bk5: 1202a 3165969i bk6: 1248a 3164887i bk7: 1231a 3164749i bk8: 1226a 3163827i bk9: 1191a 3164359i bk10: 1237a 3164088i bk11: 1180a 3168119i bk12: 1183a 3166010i bk13: 1162a 3166895i bk14: 1179a 3166865i bk15: 1173a 3165736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126667
Row_Buffer_Locality_read = 0.126713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466329
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023965 
total_CMD = 3231731 
util_bw = 77448 
Wasted_Col = 254183 
Wasted_Row = 107083 
Idle = 2793017 

BW Util Bottlenecks: 
RCDc_limit = 338424 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8482 
rwq = 0 
CCDLc_limit_alone = 8472 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3231731 
n_nop = 3180242 
Read = 19335 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16903 
n_pre = 16887 
n_ref = 2891422515659624736 
n_req = 19342 
total_req = 19362 

Dual Bus Interface Util: 
issued_total_row = 33790 
issued_total_col = 19362 
Row_Bus_Util =  0.010456 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015932 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.032298 
queue_avg = 0.179419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176800 n_act=18227 n_pre=18211 n_ref_event=2891422515659624736 n_req=20874 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02586
n_activity=514685 dram_eff=0.1624
bk0: 1376a 3155718i bk1: 1300a 3159117i bk2: 1321a 3159389i bk3: 1290a 3161093i bk4: 1294a 3159797i bk5: 1276a 3161383i bk6: 1390a 3154819i bk7: 1260a 3161602i bk8: 1349a 3151818i bk9: 1300a 3157044i bk10: 1373a 3152822i bk11: 1307a 3158528i bk12: 1326a 3153301i bk13: 1242a 3159695i bk14: 1267a 3158259i bk15: 1197a 3161007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127431
Row_Buffer_Locality_read = 0.127420
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748439
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025857 
total_CMD = 3231731 
util_bw = 83564 
Wasted_Col = 258861 
Wasted_Row = 98521 
Idle = 2790785 

BW Util Bottlenecks: 
RCDc_limit = 356414 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10291 
rwq = 0 
CCDLc_limit_alone = 10247 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3231731 
n_nop = 3176800 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18227 
n_pre = 18211 
n_ref = 2891422515659624736 
n_req = 20874 
total_req = 20891 

Dual Bus Interface Util: 
issued_total_row = 36438 
issued_total_col = 20891 
Row_Bus_Util =  0.011275 
CoL_Bus_Util = 0.006464 
Either_Row_CoL_Bus_Util = 0.016997 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.043655 
queue_avg = 0.219343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176294 n_act=18533 n_pre=18517 n_ref_event=3544670595274797939 n_req=21257 n_rd=21246 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02635
n_activity=511615 dram_eff=0.1665
bk0: 1298a 3156474i bk1: 1416a 3148998i bk2: 1264a 3160817i bk3: 1353a 3155354i bk4: 1302a 3157875i bk5: 1437a 3148562i bk6: 1290a 3155320i bk7: 1412a 3146403i bk8: 1271a 3154999i bk9: 1429a 3144271i bk10: 1275a 3155937i bk11: 1405a 3147477i bk12: 1215a 3157470i bk13: 1304a 3151009i bk14: 1248a 3156280i bk15: 1327a 3152785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128616
Row_Buffer_Locality_read = 0.128683
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961527
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.087006
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026351 
total_CMD = 3231731 
util_bw = 85160 
Wasted_Col = 254939 
Wasted_Row = 95542 
Idle = 2796090 

BW Util Bottlenecks: 
RCDc_limit = 356332 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11225 
rwq = 0 
CCDLc_limit_alone = 11157 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3231731 
n_nop = 3176294 
Read = 21246 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18533 
n_pre = 18517 
n_ref = 3544670595274797939 
n_req = 21257 
total_req = 21290 

Dual Bus Interface Util: 
issued_total_row = 37050 
issued_total_col = 21290 
Row_Bus_Util =  0.011464 
CoL_Bus_Util = 0.006588 
Either_Row_CoL_Bus_Util = 0.017154 
Issued_on_Two_Bus_Simul_Util = 0.000898 
issued_two_Eff = 0.052366 
queue_avg = 0.246510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178625 n_act=17436 n_pre=17420 n_ref_event=3544670595274797939 n_req=19992 n_rd=19985 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02477
n_activity=514532 dram_eff=0.1556
bk0: 1241a 3164673i bk1: 1265a 3164530i bk2: 1225a 3165922i bk3: 1269a 3165700i bk4: 1282a 3163413i bk5: 1234a 3166203i bk6: 1267a 3161976i bk7: 1272a 3162131i bk8: 1273a 3160227i bk9: 1236a 3162090i bk10: 1303a 3160007i bk11: 1256a 3162889i bk12: 1275a 3158782i bk13: 1200a 3162523i bk14: 1207a 3164703i bk15: 1180a 3166181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128451
Row_Buffer_Locality_read = 0.128496
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.552210
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072129
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024771 
total_CMD = 3231731 
util_bw = 80052 
Wasted_Col = 257384 
Wasted_Row = 102768 
Idle = 2791527 

BW Util Bottlenecks: 
RCDc_limit = 346763 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8942 
rwq = 0 
CCDLc_limit_alone = 8918 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3231731 
n_nop = 3178625 
Read = 19985 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17436 
n_pre = 17420 
n_ref = 3544670595274797939 
n_req = 19992 
total_req = 20013 

Dual Bus Interface Util: 
issued_total_row = 34856 
issued_total_col = 20013 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006193 
Either_Row_CoL_Bus_Util = 0.016433 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.033198 
queue_avg = 0.186001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186001
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180550 n_act=16715 n_pre=16699 n_ref_event=3544670595274797939 n_req=19177 n_rd=19173 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02375
n_activity=522939 dram_eff=0.1468
bk0: 1252a 3166261i bk1: 1232a 3165839i bk2: 1214a 3167251i bk3: 1191a 3169593i bk4: 1234a 3166970i bk5: 1150a 3172255i bk6: 1265a 3162654i bk7: 1135a 3170078i bk8: 1247a 3162947i bk9: 1178a 3166563i bk10: 1232a 3163598i bk11: 1173a 3168629i bk12: 1218a 3164572i bk13: 1102a 3170482i bk14: 1216a 3166443i bk15: 1134a 3171488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128852
Row_Buffer_Locality_read = 0.128879
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397510
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023751 
total_CMD = 3231731 
util_bw = 76756 
Wasted_Col = 255048 
Wasted_Row = 110252 
Idle = 2789675 

BW Util Bottlenecks: 
RCDc_limit = 336453 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8125 
rwq = 0 
CCDLc_limit_alone = 8117 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3231731 
n_nop = 3180550 
Read = 19173 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16715 
n_pre = 16699 
n_ref = 3544670595274797939 
n_req = 19177 
total_req = 19189 

Dual Bus Interface Util: 
issued_total_row = 33414 
issued_total_col = 19189 
Row_Bus_Util =  0.010339 
CoL_Bus_Util = 0.005938 
Either_Row_CoL_Bus_Util = 0.015837 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.027784 
queue_avg = 0.180750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95374, Miss = 9847, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 96598, Miss = 9530, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97736, Miss = 10263, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 95396, Miss = 10444, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95661, Miss = 10072, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 95812, Miss = 10028, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 96583, Miss = 9862, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 98567, Miss = 10151, Miss_rate = 0.103, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 97785, Miss = 10594, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98187, Miss = 10218, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97266, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94408, Miss = 9607, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94514, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97054, Miss = 10982, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 96740, Miss = 9838, Miss_rate = 0.102, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 95330, Miss = 9504, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97034, Miss = 10699, Miss_rate = 0.110, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 96440, Miss = 10172, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96210, Miss = 10167, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96040, Miss = 11090, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96682, Miss = 10073, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95205, Miss = 9914, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 95430, Miss = 9878, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95012, Miss = 9295, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2311064
L2_total_cache_misses = 243362
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2057658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2301037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2311064
icnt_total_pkts_simt_to_mem=2311064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2311064
Req_Network_cycles = 1260196
Req_Network_injected_packets_per_cycle =       1.8339 
Req_Network_conflicts_per_cycle =       1.3973
Req_Network_conflicts_per_cycle_util =       8.2020
Req_Bank_Level_Parallism =      10.7647
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5339
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1182

Reply_Network_injected_packets_num = 2311064
Reply_Network_cycles = 1260196
Reply_Network_injected_packets_per_cycle =        1.8339
Reply_Network_conflicts_per_cycle =        0.8103
Reply_Network_conflicts_per_cycle_util =       4.7598
Reply_Bank_Level_Parallism =      10.7728
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2130
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 9 sec (3789 sec)
gpgpu_simulation_rate = 6522 (inst/sec)
gpgpu_simulation_rate = 332 (cycle/sec)
gpgpu_silicon_slowdown = 4111445x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d80..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dc04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7049
gpu_sim_insn = 668131
gpu_ipc =      94.7838
gpu_tot_sim_cycle = 1267245
gpu_tot_sim_insn = 25382206
gpu_tot_ipc =      20.0294
gpu_tot_issued_cta = 180
gpu_occupancy = 64.6585% 
gpu_tot_occupancy = 39.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5189
partiton_level_parallism_total  =       1.8377
partiton_level_parallism_util =      11.3602
partiton_level_parallism_util_total  =      10.7690
L2_BW  =     110.0272 GB/Sec
L2_BW_total  =      80.2709 GB/Sec
gpu_total_sim_rate=6655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146060, Miss = 83729, Miss_rate = 0.573, Pending_hits = 2303, Reservation_fails = 135354
	L1D_cache_core[1]: Access = 129070, Miss = 76400, Miss_rate = 0.592, Pending_hits = 2532, Reservation_fails = 117561
	L1D_cache_core[2]: Access = 129105, Miss = 75196, Miss_rate = 0.582, Pending_hits = 2497, Reservation_fails = 119692
	L1D_cache_core[3]: Access = 143247, Miss = 82032, Miss_rate = 0.573, Pending_hits = 2705, Reservation_fails = 137313
	L1D_cache_core[4]: Access = 129533, Miss = 76246, Miss_rate = 0.589, Pending_hits = 2586, Reservation_fails = 117241
	L1D_cache_core[5]: Access = 135022, Miss = 78608, Miss_rate = 0.582, Pending_hits = 2661, Reservation_fails = 137024
	L1D_cache_core[6]: Access = 134759, Miss = 77976, Miss_rate = 0.579, Pending_hits = 2798, Reservation_fails = 128101
	L1D_cache_core[7]: Access = 131351, Miss = 74429, Miss_rate = 0.567, Pending_hits = 2529, Reservation_fails = 118896
	L1D_cache_core[8]: Access = 140064, Miss = 80351, Miss_rate = 0.574, Pending_hits = 2891, Reservation_fails = 135030
	L1D_cache_core[9]: Access = 125528, Miss = 71774, Miss_rate = 0.572, Pending_hits = 2578, Reservation_fails = 122562
	L1D_cache_core[10]: Access = 140094, Miss = 77809, Miss_rate = 0.555, Pending_hits = 2616, Reservation_fails = 127671
	L1D_cache_core[11]: Access = 141803, Miss = 81990, Miss_rate = 0.578, Pending_hits = 2924, Reservation_fails = 146107
	L1D_cache_core[12]: Access = 134365, Miss = 75368, Miss_rate = 0.561, Pending_hits = 2509, Reservation_fails = 127034
	L1D_cache_core[13]: Access = 130581, Miss = 75432, Miss_rate = 0.578, Pending_hits = 2622, Reservation_fails = 138720
	L1D_cache_core[14]: Access = 141914, Miss = 81917, Miss_rate = 0.577, Pending_hits = 2874, Reservation_fails = 154560
	L1D_cache_core[15]: Access = 134270, Miss = 75823, Miss_rate = 0.565, Pending_hits = 2713, Reservation_fails = 130844
	L1D_cache_core[16]: Access = 139661, Miss = 78321, Miss_rate = 0.561, Pending_hits = 2753, Reservation_fails = 142162
	L1D_cache_core[17]: Access = 135051, Miss = 75597, Miss_rate = 0.560, Pending_hits = 2710, Reservation_fails = 137513
	L1D_cache_core[18]: Access = 145230, Miss = 83690, Miss_rate = 0.576, Pending_hits = 2878, Reservation_fails = 162611
	L1D_cache_core[19]: Access = 140793, Miss = 80104, Miss_rate = 0.569, Pending_hits = 2766, Reservation_fails = 151233
	L1D_cache_core[20]: Access = 135280, Miss = 76938, Miss_rate = 0.569, Pending_hits = 2667, Reservation_fails = 139296
	L1D_cache_core[21]: Access = 130479, Miss = 74777, Miss_rate = 0.573, Pending_hits = 2783, Reservation_fails = 142547
	L1D_cache_core[22]: Access = 137359, Miss = 77466, Miss_rate = 0.564, Pending_hits = 2640, Reservation_fails = 142580
	L1D_cache_core[23]: Access = 126989, Miss = 72225, Miss_rate = 0.569, Pending_hits = 2691, Reservation_fails = 140454
	L1D_cache_core[24]: Access = 132615, Miss = 73861, Miss_rate = 0.557, Pending_hits = 2641, Reservation_fails = 134242
	L1D_cache_core[25]: Access = 136808, Miss = 76678, Miss_rate = 0.560, Pending_hits = 2709, Reservation_fails = 136191
	L1D_cache_core[26]: Access = 142144, Miss = 78854, Miss_rate = 0.555, Pending_hits = 2954, Reservation_fails = 147651
	L1D_cache_core[27]: Access = 145164, Miss = 79066, Miss_rate = 0.545, Pending_hits = 2723, Reservation_fails = 150270
	L1D_cache_core[28]: Access = 144223, Miss = 77818, Miss_rate = 0.540, Pending_hits = 2697, Reservation_fails = 139095
	L1D_cache_core[29]: Access = 110221, Miss = 60771, Miss_rate = 0.551, Pending_hits = 2300, Reservation_fails = 86810
	L1D_total_cache_accesses = 4068783
	L1D_total_cache_misses = 2311246
	L1D_total_cache_miss_rate = 0.5680
	L1D_total_cache_pending_hits = 80250
	L1D_total_cache_reservation_fails = 4046365
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4045981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 454348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 80250
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4051170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 201736
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3934, 7325, 4010, 5896, 2379, 5295, 11011, 1947, 5181, 4408, 9200, 4528, 5725, 3572, 7223, 5903, 7821, 3021, 18073, 4643, 5968, 3450, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111380512
gpgpu_n_tot_w_icount = 3480641
gpgpu_n_stall_shd_mem = 2228535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2311207
gpgpu_n_mem_write_global = 17613
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5259979
gpgpu_n_store_insn = 92743
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2124646
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 103889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78825	W0_Idle:12995326	W0_Scoreboard:31818560	W1:1058651	W2:383302	W3:249545	W4:185555	W5:149258	W6:116645	W7:106454	W8:98389	W9:85370	W10:74644	W11:70653	W12:61118	W13:63110	W14:59438	W15:49853	W16:51999	W17:49459	W18:45062	W19:41569	W20:43481	W21:43118	W22:42934	W23:40128	W24:39908	W25:37092	W26:37293	W27:37537	W28:35615	W29:30522	W30:27706	W31:19611	W32:45622
single_issue_nums: WS0:912077	WS1:855494	WS2:865818	WS3:847252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18489656 {8:2311207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 704520 {40:17613,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92448280 {40:2311207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 140904 {8:17613,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 439 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192052 	2755 	5359 	11430 	12304 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387600 	1314006 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	505679 	154622 	576782 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1195906 	750258 	325214 	54482 	2856 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	679 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.112141  1.135289  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.136684  1.137566  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.118349  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.132721  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.120414  1.109212  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.105482  1.095782  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.111111  1.106419  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.094791  1.100273  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.111717  1.125000  1.156844  1.137412 
average row locality = 243452/212278 = 1.146855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1199      1198      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1288      1289      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1218      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1355      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1188      1166      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1330      1246      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1219      1308      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1280      1205      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1222      1106      1216      1134 
total dram reads = 243377
bank skew: 1479/1106 = 1.34
chip skew: 22453/19181 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4467      4665      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6733      6748     11787     11883
dram[1]:       4546      4229      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6585      6414     10729     10616
dram[2]:       4228      4492      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6975      6648     10912     11007
dram[3]:       4439      4442      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6622      6848     12053     11416
dram[4]:       4339      4396      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5954      6533     10646     11104
dram[5]:       5070      4507      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6958      6930     11475     11344
dram[6]:       3508      3618      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5852      6463      9654     10243
dram[7]:       4380      4671      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6976      7252     11138     10977
dram[8]:       3814      4091      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6639      6811     10896     11145
dram[9]:       4093      3717      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7151      6780     10123      9664
dram[10]:       4250      4287      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6968      6914     10759     10867
dram[11]:       4041      4152      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      7012      7659     10770     11569
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198025 n_act=16929 n_pre=16913 n_ref_event=4572360550251980812 n_req=19388 n_rd=19382 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02388
n_activity=521684 dram_eff=0.1488
bk0: 1267a 3180668i bk1: 1188a 3186472i bk2: 1260a 3182719i bk3: 1206a 3185199i bk4: 1279a 3181427i bk5: 1228a 3185100i bk6: 1228a 3183253i bk7: 1204a 3183471i bk8: 1240a 3179767i bk9: 1204a 3182916i bk10: 1241a 3181374i bk11: 1167a 3185284i bk12: 1199a 3182675i bk13: 1198a 3183617i bk14: 1137a 3187043i bk15: 1136a 3185372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127347
Row_Buffer_Locality_read = 0.127386
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455031
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.084165
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305068 

BW Util details:
bwutil = 0.023882 
total_CMD = 3249806 
util_bw = 77612 
Wasted_Col = 257168 
Wasted_Row = 108464 
Idle = 2806562 

BW Util Bottlenecks: 
RCDc_limit = 340639 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8238 
rwq = 0 
CCDLc_limit_alone = 8218 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3249806 
n_nop = 3198025 
Read = 19382 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16929 
n_pre = 16913 
n_ref = 4572360550251980812 
n_req = 19388 
total_req = 19403 

Dual Bus Interface Util: 
issued_total_row = 33842 
issued_total_col = 19403 
Row_Bus_Util =  0.010414 
CoL_Bus_Util = 0.005971 
Either_Row_CoL_Bus_Util = 0.015934 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.028273 
queue_avg = 0.196010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194983 n_act=18097 n_pre=18081 n_ref_event=3908412411465448049 n_req=20717 n_rd=20710 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02552
n_activity=526922 dram_eff=0.1574
bk0: 1286a 3180325i bk1: 1321a 3176212i bk2: 1249a 3180093i bk3: 1281a 3179435i bk4: 1269a 3179442i bk5: 1330a 3175085i bk6: 1333a 3175959i bk7: 1363a 3173940i bk8: 1298a 3175030i bk9: 1314a 3173071i bk10: 1302a 3176382i bk11: 1340a 3172306i bk12: 1288a 3176537i bk13: 1289a 3175308i bk14: 1239a 3178905i bk15: 1208a 3179710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127094
Row_Buffer_Locality_read = 0.127137
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.674927
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025523 
total_CMD = 3249806 
util_bw = 82944 
Wasted_Col = 260540 
Wasted_Row = 104733 
Idle = 2801589 

BW Util Bottlenecks: 
RCDc_limit = 355595 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9730 
rwq = 0 
CCDLc_limit_alone = 9708 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3249806 
n_nop = 3194983 
Read = 20710 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18097 
n_pre = 18081 
n_ref = 3908412411465448049 
n_req = 20717 
total_req = 20736 

Dual Bus Interface Util: 
issued_total_row = 36178 
issued_total_col = 20736 
Row_Bus_Util =  0.011132 
CoL_Bus_Util = 0.006381 
Either_Row_CoL_Bus_Util = 0.016870 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.038141 
queue_avg = 0.214272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196225 n_act=17599 n_pre=17583 n_ref_event=3908412411465448049 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02478
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3179327i bk1: 1275a 3177597i bk2: 1249a 3181341i bk3: 1257a 3180688i bk4: 1290a 3180490i bk5: 1279a 3181934i bk6: 1272a 3181325i bk7: 1281a 3181312i bk8: 1291a 3176029i bk9: 1311a 3174829i bk10: 1274a 3178346i bk11: 1186a 3183817i bk12: 1215a 3179866i bk13: 1229a 3180107i bk14: 1193a 3182604i bk15: 1208a 3182061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024777 
total_CMD = 3249806 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2807697 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3249806 
n_nop = 3196225 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 3908412411465448049 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010826 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.016487 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.032306 
queue_avg = 0.195355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196806 n_act=17389 n_pre=17373 n_ref_event=2891422515659624736 n_req=20019 n_rd=20014 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02466
n_activity=522671 dram_eff=0.1533
bk0: 1251a 3183017i bk1: 1278a 3180247i bk2: 1243a 3182605i bk3: 1259a 3180886i bk4: 1247a 3183291i bk5: 1315a 3179747i bk6: 1274a 3179370i bk7: 1299a 3178503i bk8: 1258a 3178018i bk9: 1271a 3177044i bk10: 1227a 3180940i bk11: 1266a 3179006i bk12: 1218a 3181486i bk13: 1250a 3180780i bk14: 1148a 3185051i bk15: 1210a 3181343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131975
Row_Buffer_Locality_read = 0.132008
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561197
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097265
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024659 
total_CMD = 3249806 
util_bw = 80136 
Wasted_Col = 257508 
Wasted_Row = 105301 
Idle = 2806861 

BW Util Bottlenecks: 
RCDc_limit = 345468 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8996 
rwq = 0 
CCDLc_limit_alone = 8966 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3249806 
n_nop = 3196806 
Read = 20014 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17389 
n_pre = 17373 
n_ref = 2891422515659624736 
n_req = 20019 
total_req = 20034 

Dual Bus Interface Util: 
issued_total_row = 34762 
issued_total_col = 20034 
Row_Bus_Util =  0.010697 
CoL_Bus_Util = 0.006165 
Either_Row_CoL_Bus_Util = 0.016309 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.033887 
queue_avg = 0.211293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194733 n_act=18155 n_pre=18139 n_ref_event=2891422515659624736 n_req=20814 n_rd=20806 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02565
n_activity=519497 dram_eff=0.1604
bk0: 1352a 3176175i bk1: 1260a 3181172i bk2: 1362a 3173580i bk3: 1291a 3179743i bk4: 1359a 3176623i bk5: 1328a 3176626i bk6: 1338a 3174604i bk7: 1241a 3182191i bk8: 1303a 3174602i bk9: 1288a 3176074i bk10: 1236a 3180614i bk11: 1275a 3178685i bk12: 1355a 3173456i bk13: 1279a 3178115i bk14: 1283a 3176545i bk15: 1256a 3175937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128279
Row_Buffer_Locality_read = 0.128328
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692714
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025647 
total_CMD = 3249806 
util_bw = 83348 
Wasted_Col = 259110 
Wasted_Row = 100044 
Idle = 2807304 

BW Util Bottlenecks: 
RCDc_limit = 355639 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3249806 
n_nop = 3194733 
Read = 20806 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18155 
n_pre = 18139 
n_ref = 2891422515659624736 
n_req = 20814 
total_req = 20837 

Dual Bus Interface Util: 
issued_total_row = 36294 
issued_total_col = 20837 
Row_Bus_Util =  0.011168 
CoL_Bus_Util = 0.006412 
Either_Row_CoL_Bus_Util = 0.016947 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.037369 
queue_avg = 0.206628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198676 n_act=16817 n_pre=16801 n_ref_event=2891422515659624736 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02371
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3184861i bk1: 1187a 3185288i bk2: 1196a 3185240i bk3: 1195a 3184926i bk4: 1259a 3182574i bk5: 1209a 3184418i bk6: 1200a 3184011i bk7: 1222a 3184843i bk8: 1221a 3181117i bk9: 1224a 3181445i bk10: 1213a 3182299i bk11: 1207a 3182916i bk12: 1202a 3183069i bk13: 1199a 3181001i bk14: 1162a 3182211i bk15: 1164a 3184323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023711 
total_CMD = 3249806 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2809507 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3249806 
n_nop = 3198676 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 2891422515659624736 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010345 
CoL_Bus_Util = 0.005928 
Either_Row_CoL_Bus_Util = 0.015733 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.034266 
queue_avg = 0.198035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3191416 n_act=19606 n_pre=19590 n_ref_event=2891422515659624736 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02767
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3167145i bk1: 1396a 3166060i bk2: 1463a 3160446i bk3: 1349a 3169294i bk4: 1479a 3159327i bk5: 1431a 3163440i bk6: 1402a 3167241i bk7: 1374a 3167569i bk8: 1466a 3157432i bk9: 1411a 3161274i bk10: 1422a 3161364i bk11: 1340a 3169416i bk12: 1454a 3157442i bk13: 1339a 3164677i bk14: 1382a 3164675i bk15: 1338a 3167601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027666 
total_CMD = 3249806 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2803945 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3249806 
n_nop = 3191416 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 2891422515659624736 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012061 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.017967 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.056225 
queue_avg = 0.285452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198304 n_act=16905 n_pre=16889 n_ref_event=2891422515659624736 n_req=19351 n_rd=19344 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02384
n_activity=517561 dram_eff=0.1497
bk0: 1239a 3184186i bk1: 1154a 3186751i bk2: 1280a 3181799i bk3: 1210a 3186012i bk4: 1240a 3183459i bk5: 1202a 3184044i bk6: 1248a 3182962i bk7: 1231a 3182824i bk8: 1226a 3181902i bk9: 1191a 3182434i bk10: 1237a 3182165i bk11: 1180a 3186196i bk12: 1188a 3184017i bk13: 1166a 3184905i bk14: 1179a 3184938i bk15: 1173a 3183809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126970
Row_Buffer_Locality_read = 0.127016
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466026
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023843 
total_CMD = 3249806 
util_bw = 77484 
Wasted_Col = 254236 
Wasted_Row = 107107 
Idle = 2810979 

BW Util Bottlenecks: 
RCDc_limit = 338465 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8496 
rwq = 0 
CCDLc_limit_alone = 8486 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3249806 
n_nop = 3198304 
Read = 19344 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16905 
n_pre = 16889 
n_ref = 2891422515659624736 
n_req = 19351 
total_req = 19371 

Dual Bus Interface Util: 
issued_total_row = 33794 
issued_total_col = 19371 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015848 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.032290 
queue_avg = 0.178501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194863 n_act=18229 n_pre=18213 n_ref_event=2891422515659624736 n_req=20882 n_rd=20876 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02572
n_activity=514815 dram_eff=0.1624
bk0: 1376a 3173793i bk1: 1300a 3177192i bk2: 1321a 3177464i bk3: 1290a 3179168i bk4: 1294a 3177872i bk5: 1276a 3179458i bk6: 1390a 3172894i bk7: 1260a 3179677i bk8: 1349a 3169893i bk9: 1300a 3175119i bk10: 1373a 3170897i bk11: 1307a 3176603i bk12: 1330a 3171313i bk13: 1246a 3177706i bk14: 1267a 3176333i bk15: 1197a 3179082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127670
Row_Buffer_Locality_read = 0.127659
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748146
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025723 
total_CMD = 3249806 
util_bw = 83596 
Wasted_Col = 258903 
Wasted_Row = 98545 
Idle = 2808762 

BW Util Bottlenecks: 
RCDc_limit = 356450 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10303 
rwq = 0 
CCDLc_limit_alone = 10259 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3249806 
n_nop = 3194863 
Read = 20876 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18229 
n_pre = 18213 
n_ref = 2891422515659624736 
n_req = 20882 
total_req = 20899 

Dual Bus Interface Util: 
issued_total_row = 36442 
issued_total_col = 20899 
Row_Bus_Util =  0.011214 
CoL_Bus_Util = 0.006431 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.043645 
queue_avg = 0.218194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194357 n_act=18535 n_pre=18519 n_ref_event=3544670595274797939 n_req=21265 n_rd=21254 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02621
n_activity=511735 dram_eff=0.1665
bk0: 1298a 3174548i bk1: 1416a 3167072i bk2: 1264a 3178892i bk3: 1353a 3173429i bk4: 1302a 3175950i bk5: 1437a 3166637i bk6: 1290a 3173395i bk7: 1412a 3164478i bk8: 1271a 3173075i bk9: 1429a 3162347i bk10: 1275a 3174013i bk11: 1405a 3165553i bk12: 1219a 3175482i bk13: 1308a 3169016i bk14: 1248a 3174353i bk15: 1327a 3170859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128850
Row_Buffer_Locality_read = 0.128917
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961233
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.087020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026214 
total_CMD = 3249806 
util_bw = 85192 
Wasted_Col = 254975 
Wasted_Row = 95566 
Idle = 2814073 

BW Util Bottlenecks: 
RCDc_limit = 356368 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11237 
rwq = 0 
CCDLc_limit_alone = 11169 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3249806 
n_nop = 3194357 
Read = 21254 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18535 
n_pre = 18519 
n_ref = 3544670595274797939 
n_req = 21265 
total_req = 21298 

Dual Bus Interface Util: 
issued_total_row = 37054 
issued_total_col = 21298 
Row_Bus_Util =  0.011402 
CoL_Bus_Util = 0.006554 
Either_Row_CoL_Bus_Util = 0.017062 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.052354 
queue_avg = 0.245219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196686 n_act=17438 n_pre=17422 n_ref_event=3544670595274797939 n_req=20002 n_rd=19995 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02465
n_activity=514805 dram_eff=0.1556
bk0: 1241a 3182748i bk1: 1265a 3182605i bk2: 1225a 3183997i bk3: 1269a 3183775i bk4: 1282a 3181488i bk5: 1234a 3184278i bk6: 1267a 3180051i bk7: 1272a 3180206i bk8: 1273a 3178302i bk9: 1236a 3180165i bk10: 1303a 3178082i bk11: 1256a 3180965i bk12: 1280a 3176810i bk13: 1205a 3180543i bk14: 1207a 3182775i bk15: 1180a 3184255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128787
Row_Buffer_Locality_read = 0.128832
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.551814
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024645 
total_CMD = 3249806 
util_bw = 80092 
Wasted_Col = 257434 
Wasted_Row = 102812 
Idle = 2809468 

BW Util Bottlenecks: 
RCDc_limit = 346811 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8944 
rwq = 0 
CCDLc_limit_alone = 8920 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3249806 
n_nop = 3196686 
Read = 19995 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17438 
n_pre = 17422 
n_ref = 3544670595274797939 
n_req = 20002 
total_req = 20023 

Dual Bus Interface Util: 
issued_total_row = 34860 
issued_total_col = 20023 
Row_Bus_Util =  0.010727 
CoL_Bus_Util = 0.006161 
Either_Row_CoL_Bus_Util = 0.016346 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.033189 
queue_avg = 0.184977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198613 n_act=16717 n_pre=16701 n_ref_event=3544670595274797939 n_req=19185 n_rd=19181 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02363
n_activity=523080 dram_eff=0.1468
bk0: 1252a 3184335i bk1: 1232a 3183914i bk2: 1214a 3185326i bk3: 1191a 3187668i bk4: 1234a 3185045i bk5: 1150a 3190330i bk6: 1265a 3180729i bk7: 1135a 3188153i bk8: 1247a 3181022i bk9: 1178a 3184638i bk10: 1232a 3181674i bk11: 1173a 3186706i bk12: 1222a 3182584i bk13: 1106a 3188493i bk14: 1216a 3184516i bk15: 1134a 3189561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129111
Row_Buffer_Locality_read = 0.129138
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397232
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023628 
total_CMD = 3249806 
util_bw = 76788 
Wasted_Col = 255101 
Wasted_Row = 110276 
Idle = 2807641 

BW Util Bottlenecks: 
RCDc_limit = 336496 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8137 
rwq = 0 
CCDLc_limit_alone = 8129 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3249806 
n_nop = 3198613 
Read = 19181 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16717 
n_pre = 16701 
n_ref = 3544670595274797939 
n_req = 19185 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 33418 
issued_total_col = 19197 
Row_Bus_Util =  0.010283 
CoL_Bus_Util = 0.005907 
Either_Row_CoL_Bus_Util = 0.015753 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.027777 
queue_avg = 0.179799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96111, Miss = 9851, Miss_rate = 0.102, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 97332, Miss = 9534, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98476, Miss = 10267, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 96159, Miss = 10448, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96384, Miss = 10072, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 96542, Miss = 10028, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 97303, Miss = 9866, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 99261, Miss = 10151, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 98475, Miss = 10596, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98880, Miss = 10218, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97966, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 95076, Miss = 9607, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95200, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97723, Miss = 10982, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 97520, Miss = 9843, Miss_rate = 0.101, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 96114, Miss = 9508, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97829, Miss = 10703, Miss_rate = 0.109, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 97236, Miss = 10176, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 97033, Miss = 10171, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96806, Miss = 11094, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 97448, Miss = 10078, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95978, Miss = 9919, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 96168, Miss = 9882, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95800, Miss = 9299, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2328820
L2_total_cache_misses = 243427
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2067763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2311207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2328820
icnt_total_pkts_simt_to_mem=2328820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2328820
Req_Network_cycles = 1267245
Req_Network_injected_packets_per_cycle =       1.8377 
Req_Network_conflicts_per_cycle =       1.4018
Req_Network_conflicts_per_cycle_util =       8.2144
Req_Bank_Level_Parallism =      10.7690
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1181

Reply_Network_injected_packets_num = 2328820
Reply_Network_cycles = 1267245
Reply_Network_injected_packets_per_cycle =        1.8377
Reply_Network_conflicts_per_cycle =        0.8113
Reply_Network_conflicts_per_cycle_util =       4.7574
Reply_Bank_Level_Parallism =      10.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0613
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 34 sec (3814 sec)
gpgpu_simulation_rate = 6655 (inst/sec)
gpgpu_simulation_rate = 332 (cycle/sec)
gpgpu_silicon_slowdown = 4111445x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d38..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dbecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Simulation cycle for kernel 2 is = 1290000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1292042
gpu_sim_insn = 13477383
gpu_ipc =      10.4311
gpu_tot_sim_cycle = 2559287
gpu_tot_sim_insn = 38859589
gpu_tot_ipc =      15.1838
gpu_tot_issued_cta = 270
gpu_occupancy = 40.9343% 
gpu_tot_occupancy = 40.1580% 
max_total_param_size = 0
gpu_stall_dramfull = 39590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7678
partiton_level_parallism_total  =       1.8024
partiton_level_parallism_util =      11.1932
partiton_level_parallism_util_total  =      10.9750
L2_BW  =      77.2164 GB/Sec
L2_BW_total  =      78.7289 GB/Sec
gpu_total_sim_rate=5354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 270386, Miss = 165136, Miss_rate = 0.611, Pending_hits = 4918, Reservation_fails = 304577
	L1D_cache_core[1]: Access = 239219, Miss = 149755, Miss_rate = 0.626, Pending_hits = 4949, Reservation_fails = 270788
	L1D_cache_core[2]: Access = 239014, Miss = 148045, Miss_rate = 0.619, Pending_hits = 4981, Reservation_fails = 262424
	L1D_cache_core[3]: Access = 265381, Miss = 162362, Miss_rate = 0.612, Pending_hits = 5557, Reservation_fails = 299774
	L1D_cache_core[4]: Access = 241414, Miss = 149407, Miss_rate = 0.619, Pending_hits = 5200, Reservation_fails = 256692
	L1D_cache_core[5]: Access = 250745, Miss = 155649, Miss_rate = 0.621, Pending_hits = 5294, Reservation_fails = 301938
	L1D_cache_core[6]: Access = 250194, Miss = 154782, Miss_rate = 0.619, Pending_hits = 5386, Reservation_fails = 288256
	L1D_cache_core[7]: Access = 242848, Miss = 147582, Miss_rate = 0.608, Pending_hits = 4891, Reservation_fails = 269005
	L1D_cache_core[8]: Access = 259736, Miss = 160183, Miss_rate = 0.617, Pending_hits = 5558, Reservation_fails = 304611
	L1D_cache_core[9]: Access = 232725, Miss = 142448, Miss_rate = 0.612, Pending_hits = 4943, Reservation_fails = 264558
	L1D_cache_core[10]: Access = 259718, Miss = 154378, Miss_rate = 0.594, Pending_hits = 5165, Reservation_fails = 277467
	L1D_cache_core[11]: Access = 263888, Miss = 163229, Miss_rate = 0.619, Pending_hits = 5521, Reservation_fails = 316492
	L1D_cache_core[12]: Access = 249026, Miss = 149632, Miss_rate = 0.601, Pending_hits = 4916, Reservation_fails = 278266
	L1D_cache_core[13]: Access = 243035, Miss = 150116, Miss_rate = 0.618, Pending_hits = 5039, Reservation_fails = 294389
	L1D_cache_core[14]: Access = 264579, Miss = 163436, Miss_rate = 0.618, Pending_hits = 5553, Reservation_fails = 333108
	L1D_cache_core[15]: Access = 249442, Miss = 150726, Miss_rate = 0.604, Pending_hits = 5186, Reservation_fails = 281710
	L1D_cache_core[16]: Access = 259354, Miss = 155947, Miss_rate = 0.601, Pending_hits = 5378, Reservation_fails = 302966
	L1D_cache_core[17]: Access = 249774, Miss = 151065, Miss_rate = 0.605, Pending_hits = 5102, Reservation_fails = 294074
	L1D_cache_core[18]: Access = 270547, Miss = 167223, Miss_rate = 0.618, Pending_hits = 5602, Reservation_fails = 340297
	L1D_cache_core[19]: Access = 261960, Miss = 159822, Miss_rate = 0.610, Pending_hits = 5336, Reservation_fails = 319282
	L1D_cache_core[20]: Access = 251894, Miss = 153192, Miss_rate = 0.608, Pending_hits = 5259, Reservation_fails = 296124
	L1D_cache_core[21]: Access = 243671, Miss = 149458, Miss_rate = 0.613, Pending_hits = 5461, Reservation_fails = 299015
	L1D_cache_core[22]: Access = 255109, Miss = 154923, Miss_rate = 0.607, Pending_hits = 5172, Reservation_fails = 296379
	L1D_cache_core[23]: Access = 236849, Miss = 143964, Miss_rate = 0.608, Pending_hits = 5124, Reservation_fails = 294984
	L1D_cache_core[24]: Access = 246046, Miss = 147473, Miss_rate = 0.599, Pending_hits = 5226, Reservation_fails = 287477
	L1D_cache_core[25]: Access = 254271, Miss = 153201, Miss_rate = 0.603, Pending_hits = 5255, Reservation_fails = 284173
	L1D_cache_core[26]: Access = 266831, Miss = 157301, Miss_rate = 0.590, Pending_hits = 5565, Reservation_fails = 307269
	L1D_cache_core[27]: Access = 267780, Miss = 157942, Miss_rate = 0.590, Pending_hits = 5160, Reservation_fails = 309101
	L1D_cache_core[28]: Access = 266158, Miss = 155579, Miss_rate = 0.585, Pending_hits = 5220, Reservation_fails = 297197
	L1D_cache_core[29]: Access = 206205, Miss = 121086, Miss_rate = 0.587, Pending_hits = 4224, Reservation_fails = 179350
	L1D_total_cache_accesses = 7557799
	L1D_total_cache_misses = 4595042
	L1D_total_cache_miss_rate = 0.6080
	L1D_total_cache_pending_hits = 156141
	L1D_total_cache_reservation_fails = 8711743
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2788798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3652434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8711359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 942540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156141
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7539913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 368401
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8342958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6340, 11551, 6180, 9126, 3865, 8113, 16857, 3317, 8247, 6894, 14150, 7398, 8973, 5770, 11139, 9121, 12159, 4847, 27617, 7209, 9912, 5472, 5647, 6255, 
gpgpu_n_tot_thrd_icount = 179235808
gpgpu_n_tot_w_icount = 5601119
gpgpu_n_stall_shd_mem = 4700954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4594974
gpgpu_n_mem_write_global = 17886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8826249
gpgpu_n_store_insn = 93023
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4499173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201781
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:129550	W0_Idle:24266035	W0_Scoreboard:60858928	W1:1893527	W2:660552	W3:400259	W4:282235	W5:221265	W6:171559	W7:156460	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63811	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:72997
single_issue_nums: WS0:1452390	WS1:1392067	WS2:1393711	WS3:1362951	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36759792 {8:4594974,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715440 {40:17886,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183798960 {40:4594974,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143088 {8:17886,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1621 
max_icnt2sh_latency = 77 
averagemflatency = 447 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384124 	5565 	10909 	23100 	24754 	13352 	10706 	13402 	8661 	485 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	751603 	2538586 	1301202 	18935 	2534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	990473 	258465 	1087772 	2239034 	36794 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2361183 	1489740 	645354 	109892 	6587 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1086 	1334 	125 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         7         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         7         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     89098     90658     42006     47498    156074    165557    102783    109336     54291     50655    108985    113178    101081     99727     60299     17256 
dram[1]:     91745     93775     50991     54484    167180    198422    114343    130863     48539     44848    116947    119787    104663    105170     15061     13164 
dram[2]:    154334    150625     64674     61090    199035    199791    135522    139629     16638     20786    123177    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    148415    151079     20818     21428    176496    176902    102880     99834     90760    102041 
dram[4]:    170993    167909     67431     54367    203533    204528    155956    163874     23455     41211    176457    175645     97805    133013     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    169813    175023     39161     37473    175037    175551    134950    151602     90150     90557 
dram[6]:    162718    164470    132747     52740     35306     77635    180233    186661     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     48016     55165     78892     82296    192407    198077     32110     32712    175046    177076    159210    179063     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    204301    210527     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     61349     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     25202     46638    149481    152308     80295     85020     32399     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     85373     86583     42730     42061    154044    152655     90957     96970     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.169307  1.172513  1.171754  1.171956  1.188540  1.191388  1.155188  1.151174  1.110330  1.130037  1.137264  1.127138  1.117241  1.139850  1.119638  1.104712 
dram[1]:  1.167115  1.155759  1.163695  1.176683  1.183982  1.169729  1.158144  1.174007  1.127759  1.124579  1.128504  1.139348  1.136541  1.137118  1.127027  1.124302 
dram[2]:  1.168169  1.153190  1.175186  1.173913  1.183060  1.182315  1.177027  1.162780  1.093842  1.109899  1.119792  1.150492  1.108880  1.112889  1.132346  1.126962 
dram[3]:  1.181943  1.184963  1.198480  1.182870  1.202274  1.203483  1.168931  1.185572  1.097467  1.107495  1.120018  1.122962  1.107159  1.145843  1.116588  1.116835 
dram[4]:  1.208962  1.196934  1.176571  1.180723  1.189841  1.199457  1.170112  1.175220  1.104373  1.108815  1.128489  1.137135  1.134822  1.138986  1.118120  1.097878 
dram[5]:  1.169378  1.161751  1.173624  1.186984  1.203938  1.180642  1.164756  1.167063  1.107761  1.103280  1.141368  1.128440  1.123484  1.113595  1.122544  1.127159 
dram[6]:  1.159128  1.173840  1.184634  1.172007  1.173039  1.184296  1.174948  1.166318  1.129082  1.114672  1.132884  1.159814  1.131569  1.125920  1.144559  1.139379 
dram[7]:  1.167907  1.164244  1.190282  1.180336  1.175982  1.165803  1.156593  1.161410  1.110233  1.101595  1.137122  1.137365  1.106005  1.109829  1.125176  1.133554 
dram[8]:  1.181545  1.176523  1.181980  1.178249  1.179084  1.172756  1.203004  1.175670  1.113898  1.140712  1.154360  1.142611  1.113496  1.100000  1.118056  1.109083 
dram[9]:  1.199277  1.205128  1.185373  1.153424  1.174300  1.176686  1.146533  1.149495  1.127115  1.122322  1.154626  1.143772  1.106732  1.123998  1.143885  1.124530 
dram[10]:  1.180549  1.187587  1.159575  1.177069  1.170786  1.196051  1.155235  1.169973  1.130776  1.122178  1.153579  1.137194  1.094857  1.107046  1.122807  1.119535 
dram[11]:  1.167127  1.162605  1.157553  1.171193  1.199343  1.189352  1.163320  1.167825  1.128137  1.120945  1.115897  1.123249  1.111261  1.124938  1.151206  1.140525 
average row locality = 495099/430633 = 1.149701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2581      2438      2572      2474      2572      2490      2516      2452      2526      2468      2527      2438      2429      2434      2349      2320 
dram[1]:      2603      2646      2545      2604      2587      2674      2695      2719      2657      2672      2617      2690      2621      2603      2500      2413 
dram[2]:      2587      2565      2529      2538      2598      2594      2613      2593      2611      2646      2580      2454      2483      2500      2446      2439 
dram[3]:      2576      2566      2524      2555      2538      2626      2581      2613      2556      2586      2529      2548      2489      2520      2356      2428 
dram[4]:      2722      2572      2752      2646      2764      2652      2717      2542      2677      2629      2547      2612      2740      2606      2637      2535 
dram[5]:      2443      2442      2474      2444      2568      2464      2439      2452      2498      2489      2519      2460      2501      2441      2400      2348 
dram[6]:      2817      2807      2945      2780      2976      2911      2814      2791      2939      2887      2856      2736      2948      2753      2785      2710 
dram[7]:      2511      2403      2621      2461      2546      2475      2526      2504      2528      2418      2521      2426      2426      2402      2396      2402 
dram[8]:      2748      2646      2663      2611      2627      2600      2803      2590      2709      2659      2767      2652      2696      2539      2574      2430 
dram[9]:      2654      2858      2577      2729      2641      2897      2629      2845      2598      2881      2621      2856      2497      2662      2540      2689 
dram[10]:      2537      2562      2507      2546      2605      2544      2560      2595      2594      2535      2659      2553      2593      2447      2432      2403 
dram[11]:      2534      2481      2498      2415      2557      2368      2607      2352      2562      2419      2513      2406      2463      2285      2480      2305 
total dram reads = 494957
bank skew: 2976/2285 = 1.30
chip skew: 45455/39245 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         4 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        12        18         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         4         8        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        16         0 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         8        12        16         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16        16         0        16 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 556
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       4347      4497      2211      2412      2189      2326      2407      2403      2340      2554      2436      2573      6858      6690     11712     11934
dram[1]:       4480      4213      2432      2410      2348      2217      2123      2169      2437      2415      2439      2308      6597      6484     10985     10863
dram[2]:       4181      4471      2415      2368      2320      2324      2368      2303      2413      2165      2373      2543      6957      6686     10907     11284
dram[3]:       4313      4405      2420      2500      2308      2155      2388      2403      2334      2408      2384      2406      6800      6814     11907     11489
dram[4]:       4299      4284      2404      2478      2151      2159      2273      2415      2276      2325      2444      2456      6003      6535     10523     11258
dram[5]:       4613      4347      2431      2411      2237      2431      2462      2312      2473      2476      2438      2434      6831      6937     11412     11559
dram[6]:       3493      3586      2149      2226      2111      2248      1990      2119      2186      2303      2161      2371      5846      6410      9873     10349
dram[7]:       4343      4469      2303      2343      2468      2381      2382      2300      2620      2562      2558      2480      7041      7311     11174     10943
dram[8]:       3787      3982      2154      2310      2292      2350      2184      2547      2177      2412      2273      2417      6778      6964     10875     11268
dram[9]:       3989      3675      2341      2076      2337      2140      2411      2146      2547      2321      2388      2272      7043      6722     10166      9915
dram[10]:       4129      4217      2205      2119      2300      2270      2289      2223      2559      2597      2482      2509      6914      6925     10937     10997
dram[11]:       3995      4105      2172      2294      2351      2440      2342      2518      2640      2598      2532      2475      7136      7444     10784     11634
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2525      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2376      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6458142 n_act=34524 n_pre=34508 n_ref_event=4572360550251980812 n_req=39595 n_rd=39586 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02415
n_activity=1025027 dram_eff=0.1546
bk0: 2581a 6420085i bk1: 2438a 6428513i bk2: 2572a 6423064i bk3: 2474a 6427668i bk4: 2572a 6423378i bk5: 2490a 6428966i bk6: 2516a 6423223i bk7: 2452a 6425860i bk8: 2526a 6417519i bk9: 2468a 6422660i bk10: 2527a 6420647i bk11: 2438a 6424784i bk12: 2429a 6423446i bk13: 2434a 6426621i bk14: 2349a 6428666i bk15: 2320a 6430261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128324
Row_Buffer_Locality_read = 0.128353
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.584299
Bank_Level_Parallism_Col = 1.530360
Bank_Level_Parallism_Ready = 1.084859
write_to_read_ratio_blp_rw_average = 0.000414
GrpLevelPara = 1.319337 

BW Util details:
bwutil = 0.024146 
total_CMD = 6563205 
util_bw = 158476 
Wasted_Col = 512707 
Wasted_Row = 208033 
Idle = 5683989 

BW Util Bottlenecks: 
RCDc_limit = 687819 
RCDWRc_limit = 95 
WTRc_limit = 372 
RTWc_limit = 213 
CCDLc_limit = 18015 
rwq = 0 
CCDLc_limit_alone = 17993 
WTRc_limit_alone = 354 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6563205 
n_nop = 6458142 
Read = 39586 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 34524 
n_pre = 34508 
n_ref = 4572360550251980812 
n_req = 39595 
total_req = 39619 

Dual Bus Interface Util: 
issued_total_row = 69032 
issued_total_col = 39619 
Row_Bus_Util =  0.010518 
CoL_Bus_Util = 0.006037 
Either_Row_CoL_Bus_Util = 0.016008 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.034151 
queue_avg = 0.233973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6452896 n_act=36428 n_pre=36412 n_ref_event=3908412411465448049 n_req=41857 n_rd=41846 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02553
n_activity=1030007 dram_eff=0.1627
bk0: 2603a 6419833i bk1: 2646a 6414122i bk2: 2545a 6418146i bk3: 2604a 6415663i bk4: 2587a 6418499i bk5: 2674a 6410041i bk6: 2695a 6410688i bk7: 2719a 6408349i bk8: 2657a 6407728i bk9: 2672a 6403420i bk10: 2617a 6413013i bk11: 2690a 6405176i bk12: 2621a 6411312i bk13: 2603a 6410337i bk14: 2500a 6416005i bk15: 2413a 6421244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130014
Row_Buffer_Locality_read = 0.130048
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.790800
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.073199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025529 
total_CMD = 6563205 
util_bw = 167552 
Wasted_Col = 517230 
Wasted_Row = 199510 
Idle = 5678913 

BW Util Bottlenecks: 
RCDc_limit = 711365 
RCDWRc_limit = 88 
WTRc_limit = 999 
RTWc_limit = 2815 
CCDLc_limit = 20418 
rwq = 0 
CCDLc_limit_alone = 20227 
WTRc_limit_alone = 971 
RTWc_limit_alone = 2652 

Commands details: 
total_CMD = 6563205 
n_nop = 6452896 
Read = 41846 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36428 
n_pre = 36412 
n_ref = 3908412411465448049 
n_req = 41857 
total_req = 41888 

Dual Bus Interface Util: 
issued_total_row = 72840 
issued_total_col = 41888 
Row_Bus_Util =  0.011098 
CoL_Bus_Util = 0.006382 
Either_Row_CoL_Bus_Util = 0.016807 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.040060 
queue_avg = 0.258246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6455203 n_act=35636 n_pre=35620 n_ref_event=3908412411465448049 n_req=40791 n_rd=40776 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02489
n_activity=1021509 dram_eff=0.1599
bk0: 2587a 6419252i bk1: 2565a 6416423i bk2: 2529a 6422396i bk3: 2538a 6420277i bk4: 2598a 6418700i bk5: 2594a 6419742i bk6: 2613a 6415898i bk7: 2593a 6418963i bk8: 2611a 6408331i bk9: 2646a 6408523i bk10: 2580a 6414830i bk11: 2454a 6423502i bk12: 2483a 6417176i bk13: 2500a 6417088i bk14: 2446a 6420891i bk15: 2439a 6422587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126670
Row_Buffer_Locality_read = 0.126717
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.719958
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.078772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024888 
total_CMD = 6563205 
util_bw = 163344 
Wasted_Col = 513593 
Wasted_Row = 199688 
Idle = 5686580 

BW Util Bottlenecks: 
RCDc_limit = 700867 
RCDWRc_limit = 136 
WTRc_limit = 1013 
RTWc_limit = 981 
CCDLc_limit = 18855 
rwq = 0 
CCDLc_limit_alone = 18751 
WTRc_limit_alone = 960 
RTWc_limit_alone = 930 

Commands details: 
total_CMD = 6563205 
n_nop = 6455203 
Read = 40776 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35636 
n_pre = 35620 
n_ref = 3908412411465448049 
n_req = 40791 
total_req = 40836 

Dual Bus Interface Util: 
issued_total_row = 71256 
issued_total_col = 40836 
Row_Bus_Util =  0.010857 
CoL_Bus_Util = 0.006222 
Either_Row_CoL_Bus_Util = 0.016456 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.037870 
queue_avg = 0.252069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6456031 n_act=35258 n_pre=35242 n_ref_event=2891422515659624736 n_req=40600 n_rd=40591 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02476
n_activity=1021722 dram_eff=0.1591
bk0: 2576a 6420986i bk1: 2566a 6419540i bk2: 2524a 6424308i bk3: 2555a 6419893i bk4: 2538a 6424464i bk5: 2626a 6419097i bk6: 2581a 6416188i bk7: 2613a 6416066i bk8: 2556a 6412894i bk9: 2586a 6411579i bk10: 2529a 6416342i bk11: 2548a 6415831i bk12: 2489a 6418688i bk13: 2520a 6420622i bk14: 2356a 6426612i bk15: 2428a 6421652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131872
Row_Buffer_Locality_read = 0.131877
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.708061
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024760 
total_CMD = 6563205 
util_bw = 162508 
Wasted_Col = 510529 
Wasted_Row = 200397 
Idle = 5689771 

BW Util Bottlenecks: 
RCDc_limit = 694073 
RCDWRc_limit = 92 
WTRc_limit = 629 
RTWc_limit = 431 
CCDLc_limit = 18790 
rwq = 0 
CCDLc_limit_alone = 18750 
WTRc_limit_alone = 601 
RTWc_limit_alone = 419 

Commands details: 
total_CMD = 6563205 
n_nop = 6456031 
Read = 40591 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 35258 
n_pre = 35242 
n_ref = 2891422515659624736 
n_req = 40600 
total_req = 40627 

Dual Bus Interface Util: 
issued_total_row = 70500 
issued_total_col = 40627 
Row_Bus_Util =  0.010742 
CoL_Bus_Util = 0.006190 
Either_Row_CoL_Bus_Util = 0.016330 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.036884 
queue_avg = 0.253854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6451999 n_act=36743 n_pre=36727 n_ref_event=2891422515659624736 n_req=42366 n_rd=42350 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02585
n_activity=1021377 dram_eff=0.1661
bk0: 2722a 6412613i bk1: 2572a 6418912i bk2: 2752a 6405166i bk3: 2646a 6413995i bk4: 2764a 6409336i bk5: 2652a 6416499i bk6: 2717a 6407573i bk7: 2542a 6419545i bk8: 2677a 6405195i bk9: 2629a 6409258i bk10: 2547a 6415582i bk11: 2612a 6411930i bk12: 2740a 6402197i bk13: 2606a 6414084i bk14: 2637a 6406596i bk15: 2535a 6410618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132984
Row_Buffer_Locality_read = 0.133034
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.837276
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025848 
total_CMD = 6563205 
util_bw = 169648 
Wasted_Col = 515710 
Wasted_Row = 192991 
Idle = 5684856 

BW Util Bottlenecks: 
RCDc_limit = 713979 
RCDWRc_limit = 144 
WTRc_limit = 1324 
RTWc_limit = 751 
CCDLc_limit = 21134 
rwq = 0 
CCDLc_limit_alone = 21046 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 719 

Commands details: 
total_CMD = 6563205 
n_nop = 6451999 
Read = 42350 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36743 
n_pre = 36727 
n_ref = 2891422515659624736 
n_req = 42366 
total_req = 42412 

Dual Bus Interface Util: 
issued_total_row = 73470 
issued_total_col = 42412 
Row_Bus_Util =  0.011194 
CoL_Bus_Util = 0.006462 
Either_Row_CoL_Bus_Util = 0.016944 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.042048 
queue_avg = 0.261505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6459049 n_act=34326 n_pre=34310 n_ref_event=2891422515659624736 n_req=39385 n_rd=39382 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02401
n_activity=1025142 dram_eff=0.1537
bk0: 2443a 6427706i bk1: 2442a 6427065i bk2: 2474a 6425258i bk3: 2444a 6426751i bk4: 2568a 6422215i bk5: 2464a 6425912i bk6: 2439a 6426433i bk7: 2452a 6427950i bk8: 2498a 6419087i bk9: 2489a 6418699i bk10: 2519a 6420262i bk11: 2460a 6422203i bk12: 2501a 6419960i bk13: 2441a 6420892i bk14: 2400a 6423057i bk15: 2348a 6427269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128780
Row_Buffer_Locality_read = 0.128764
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 2.619517
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024007 
total_CMD = 6563205 
util_bw = 157564 
Wasted_Col = 507233 
Wasted_Row = 208630 
Idle = 5689778 

BW Util Bottlenecks: 
RCDc_limit = 681871 
RCDWRc_limit = 21 
WTRc_limit = 160 
RTWc_limit = 83 
CCDLc_limit = 18027 
rwq = 0 
CCDLc_limit_alone = 18013 
WTRc_limit_alone = 150 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 6563205 
n_nop = 6459049 
Read = 39382 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34326 
n_pre = 34310 
n_ref = 2891422515659624736 
n_req = 39385 
total_req = 39391 

Dual Bus Interface Util: 
issued_total_row = 68636 
issued_total_col = 39391 
Row_Bus_Util =  0.010458 
CoL_Bus_Util = 0.006002 
Either_Row_CoL_Bus_Util = 0.015870 
Issued_on_Two_Bus_Simul_Util = 0.000590 
issued_two_Eff = 0.037165 
queue_avg = 0.253884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253884
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6445697 n_act=39421 n_pre=39405 n_ref_event=2891422515659624736 n_req=45468 n_rd=45455 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02773
n_activity=1025970 dram_eff=0.1774
bk0: 2817a 6394015i bk1: 2807a 6392230i bk2: 2945a 6380208i bk3: 2780a 6393082i bk4: 2976a 6376485i bk5: 2911a 6382184i bk6: 2814a 6392277i bk7: 2791a 6390629i bk8: 2939a 6372327i bk9: 2887a 6375751i bk10: 2856a 6380887i bk11: 2736a 6392463i bk12: 2948a 6372408i bk13: 2753a 6385102i bk14: 2785a 6385743i bk15: 2710a 6391823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133259
Row_Buffer_Locality_read = 0.133297
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.308305
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027735 
total_CMD = 6563205 
util_bw = 182028 
Wasted_Col = 519370 
Wasted_Row = 182054 
Idle = 5679753 

BW Util Bottlenecks: 
RCDc_limit = 743798 
RCDWRc_limit = 89 
WTRc_limit = 1232 
RTWc_limit = 3335 
CCDLc_limit = 25710 
rwq = 0 
CCDLc_limit_alone = 25427 
WTRc_limit_alone = 1162 
RTWc_limit_alone = 3122 

Commands details: 
total_CMD = 6563205 
n_nop = 6445697 
Read = 45455 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 39421 
n_pre = 39405 
n_ref = 2891422515659624736 
n_req = 45468 
total_req = 45507 

Dual Bus Interface Util: 
issued_total_row = 78826 
issued_total_col = 45507 
Row_Bus_Util =  0.012010 
CoL_Bus_Util = 0.006934 
Either_Row_CoL_Bus_Util = 0.017904 
Issued_on_Two_Bus_Simul_Util = 0.001040 
issued_two_Eff = 0.058081 
queue_avg = 0.383530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38353
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6458064 n_act=34579 n_pre=34563 n_ref_event=2891422515659624736 n_req=39578 n_rd=39566 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02414
n_activity=1014422 dram_eff=0.1562
bk0: 2511a 6427278i bk1: 2403a 6429895i bk2: 2621a 6420717i bk3: 2461a 6430546i bk4: 2546a 6423335i bk5: 2475a 6426408i bk6: 2526a 6423930i bk7: 2504a 6424861i bk8: 2528a 6418517i bk9: 2418a 6424231i bk10: 2521a 6421788i bk11: 2426a 6428964i bk12: 2426a 6423755i bk13: 2402a 6426006i bk14: 2396a 6428709i bk15: 2402a 6425367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126585
Row_Buffer_Locality_read = 0.126624
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.603015
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024142 
total_CMD = 6563205 
util_bw = 158452 
Wasted_Col = 508141 
Wasted_Row = 202765 
Idle = 5693847 

BW Util Bottlenecks: 
RCDc_limit = 687005 
RCDWRc_limit = 107 
WTRc_limit = 647 
RTWc_limit = 355 
CCDLc_limit = 17697 
rwq = 0 
CCDLc_limit_alone = 17665 
WTRc_limit_alone = 629 
RTWc_limit_alone = 341 

Commands details: 
total_CMD = 6563205 
n_nop = 6458064 
Read = 39566 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 34579 
n_pre = 34563 
n_ref = 2891422515659624736 
n_req = 39578 
total_req = 39613 

Dual Bus Interface Util: 
issued_total_row = 69142 
issued_total_col = 39613 
Row_Bus_Util =  0.010535 
CoL_Bus_Util = 0.006036 
Either_Row_CoL_Bus_Util = 0.016020 
Issued_on_Two_Bus_Simul_Util = 0.000551 
issued_two_Eff = 0.034373 
queue_avg = 0.210806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6452304 n_act=36748 n_pre=36732 n_ref_event=2891422515659624736 n_req=42325 n_rd=42314 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02581
n_activity=1010243 dram_eff=0.1677
bk0: 2748a 6406314i bk1: 2646a 6412927i bk2: 2663a 6413923i bk3: 2611a 6415088i bk4: 2627a 6414868i bk5: 2600a 6415134i bk6: 2803a 6404485i bk7: 2590a 6414893i bk8: 2709a 6402056i bk9: 2659a 6406428i bk10: 2767a 6401828i bk11: 2652a 6410335i bk12: 2696a 6399544i bk13: 2539a 6413323i bk14: 2574a 6407857i bk15: 2430a 6418827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132073
Row_Buffer_Locality_read = 0.132084
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.876579
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025815 
total_CMD = 6563205 
util_bw = 169428 
Wasted_Col = 514671 
Wasted_Row = 189640 
Idle = 5689466 

BW Util Bottlenecks: 
RCDc_limit = 713721 
RCDWRc_limit = 80 
WTRc_limit = 967 
RTWc_limit = 3245 
CCDLc_limit = 21475 
rwq = 0 
CCDLc_limit_alone = 21168 
WTRc_limit_alone = 907 
RTWc_limit_alone = 2998 

Commands details: 
total_CMD = 6563205 
n_nop = 6452304 
Read = 42314 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36748 
n_pre = 36732 
n_ref = 2891422515659624736 
n_req = 42325 
total_req = 42357 

Dual Bus Interface Util: 
issued_total_row = 73480 
issued_total_col = 42357 
Row_Bus_Util =  0.011196 
CoL_Bus_Util = 0.006454 
Either_Row_CoL_Bus_Util = 0.016897 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.044508 
queue_avg = 0.294424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294424
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6451145 n_act=37506 n_pre=37490 n_ref_event=3544670595274797939 n_req=43194 n_rd=43174 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02636
n_activity=1003811 dram_eff=0.1724
bk0: 2654a 6407191i bk1: 2858a 6392772i bk2: 2577a 6412453i bk3: 2729a 6404145i bk4: 2641a 6406143i bk5: 2897a 6388211i bk6: 2629a 6402856i bk7: 2845a 6386343i bk8: 2598a 6402624i bk9: 2881a 6381539i bk10: 2621a 6403975i bk11: 2856a 6387042i bk12: 2497a 6406814i bk13: 2662a 6396713i bk14: 2540a 6404350i bk15: 2689a 6397523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131916
Row_Buffer_Locality_read = 0.131931
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 3.119758
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026362 
total_CMD = 6563205 
util_bw = 173016 
Wasted_Col = 507518 
Wasted_Row = 183694 
Idle = 5698977 

BW Util Bottlenecks: 
RCDc_limit = 715711 
RCDWRc_limit = 127 
WTRc_limit = 1725 
RTWc_limit = 1107 
CCDLc_limit = 23205 
rwq = 0 
CCDLc_limit_alone = 23077 
WTRc_limit_alone = 1665 
RTWc_limit_alone = 1039 

Commands details: 
total_CMD = 6563205 
n_nop = 6451145 
Read = 43174 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 37506 
n_pre = 37490 
n_ref = 3544670595274797939 
n_req = 43194 
total_req = 43254 

Dual Bus Interface Util: 
issued_total_row = 74996 
issued_total_col = 43254 
Row_Bus_Util =  0.011427 
CoL_Bus_Util = 0.006590 
Either_Row_CoL_Bus_Util = 0.017074 
Issued_on_Two_Bus_Simul_Util = 0.000943 
issued_two_Eff = 0.055238 
queue_avg = 0.324256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324256
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6455425 n_act=35436 n_pre=35420 n_ref_event=3544670595274797939 n_req=40686 n_rd=40672 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02482
n_activity=1013408 dram_eff=0.1608
bk0: 2537a 6422022i bk1: 2562a 6422700i bk2: 2507a 6422643i bk3: 2546a 6425445i bk4: 2605a 6418844i bk5: 2544a 6423492i bk6: 2560a 6418775i bk7: 2595a 6416920i bk8: 2594a 6412883i bk9: 2535a 6414507i bk10: 2659a 6412946i bk11: 2553a 6418145i bk12: 2593a 6410768i bk13: 2447a 6419762i bk14: 2432a 6424341i bk15: 2403a 6424916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129332
Row_Buffer_Locality_read = 0.129327
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.696704
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077477
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024822 
total_CMD = 6563205 
util_bw = 162912 
Wasted_Col = 513006 
Wasted_Row = 198637 
Idle = 5688650 

BW Util Bottlenecks: 
RCDc_limit = 698753 
RCDWRc_limit = 125 
WTRc_limit = 934 
RTWc_limit = 563 
CCDLc_limit = 18880 
rwq = 0 
CCDLc_limit_alone = 18824 
WTRc_limit_alone = 902 
RTWc_limit_alone = 539 

Commands details: 
total_CMD = 6563205 
n_nop = 6455425 
Read = 40672 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35436 
n_pre = 35420 
n_ref = 3544670595274797939 
n_req = 40686 
total_req = 40728 

Dual Bus Interface Util: 
issued_total_row = 70856 
issued_total_col = 40728 
Row_Bus_Util =  0.010796 
CoL_Bus_Util = 0.006206 
Either_Row_CoL_Bus_Util = 0.016422 
Issued_on_Two_Bus_Simul_Util = 0.000580 
issued_two_Eff = 0.035294 
queue_avg = 0.242313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242313
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6563205 n_nop=6458884 n_act=34166 n_pre=34150 n_ref_event=3544670595274797939 n_req=39254 n_rd=39245 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02394
n_activity=1028205 dram_eff=0.1528
bk0: 2534a 6425838i bk1: 2481a 6428220i bk2: 2498a 6426197i bk3: 2415a 6432673i bk4: 2557a 6426629i bk5: 2368a 6434988i bk6: 2607a 6417819i bk7: 2352a 6432460i bk8: 2562a 6416845i bk9: 2419a 6424234i bk10: 2513a 6419426i bk11: 2406a 6427560i bk12: 2463a 6423190i bk13: 2285a 6432491i bk14: 2480a 6424441i bk15: 2305a 6435666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129847
Row_Buffer_Locality_read = 0.129876
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.548517
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083782
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023940 
total_CMD = 6563205 
util_bw = 157124 
Wasted_Col = 510857 
Wasted_Row = 210393 
Idle = 5684831 

BW Util Bottlenecks: 
RCDc_limit = 681667 
RCDWRc_limit = 102 
WTRc_limit = 419 
RTWc_limit = 384 
CCDLc_limit = 17336 
rwq = 0 
CCDLc_limit_alone = 17296 
WTRc_limit_alone = 399 
RTWc_limit_alone = 364 

Commands details: 
total_CMD = 6563205 
n_nop = 6458884 
Read = 39245 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34166 
n_pre = 34150 
n_ref = 3544670595274797939 
n_req = 39254 
total_req = 39281 

Dual Bus Interface Util: 
issued_total_row = 68316 
issued_total_col = 39281 
Row_Bus_Util =  0.010409 
CoL_Bus_Util = 0.005985 
Either_Row_CoL_Bus_Util = 0.015895 
Issued_on_Two_Bus_Simul_Util = 0.000499 
issued_two_Eff = 0.031403 
queue_avg = 0.228292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.228292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190366, Miss = 20072, Miss_rate = 0.105, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 192068, Miss = 19517, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195850, Miss = 20828, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 190750, Miss = 21023, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 190615, Miss = 20447, Miss_rate = 0.107, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 191806, Miss = 20331, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 193798, Miss = 20149, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 195430, Miss = 20445, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 194402, Miss = 21564, Miss_rate = 0.111, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[9]: Access = 195744, Miss = 20794, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 192330, Miss = 19842, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 188868, Miss = 19540, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 188734, Miss = 23082, Miss_rate = 0.122, Pending_hits = 6, Reservation_fails = 86
L2_cache_bank[13]: Access = 193422, Miss = 22379, Miss_rate = 0.116, Pending_hits = 14, Reservation_fails = 232
L2_cache_bank[14]: Access = 193578, Miss = 20081, Miss_rate = 0.104, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 190976, Miss = 19492, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 193413, Miss = 21590, Miss_rate = 0.112, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 193701, Miss = 20727, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 191802, Miss = 20761, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 192553, Miss = 22424, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 192292, Miss = 20487, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 190242, Miss = 20187, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 191055, Miss = 20214, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 189065, Miss = 19031, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4612860
L2_total_cache_misses = 495007
L2_total_cache_miss_rate = 0.1073
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 318
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4099845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4594974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 210
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4612860
icnt_total_pkts_simt_to_mem=4612860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4612860
Req_Network_cycles = 2559287
Req_Network_injected_packets_per_cycle =       1.8024 
Req_Network_conflicts_per_cycle =       1.3666
Req_Network_conflicts_per_cycle_util =       8.3191
Req_Bank_Level_Parallism =      10.9719
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.4905
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1168

Reply_Network_injected_packets_num = 4612860
Reply_Network_cycles = 2559287
Reply_Network_injected_packets_per_cycle =        1.8024
Reply_Network_conflicts_per_cycle =        0.8000
Reply_Network_conflicts_per_cycle_util =       4.8753
Reply_Bank_Level_Parallism =      10.9837
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2106
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0601
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 57 sec (7257 sec)
gpgpu_simulation_rate = 5354 (inst/sec)
gpgpu_simulation_rate = 352 (cycle/sec)
gpgpu_silicon_slowdown = 3877840x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d80..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dc04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6305
gpu_sim_insn = 394998
gpu_ipc =      62.6484
gpu_tot_sim_cycle = 2565592
gpu_tot_sim_insn = 39254587
gpu_tot_ipc =      15.3004
gpu_tot_issued_cta = 360
gpu_occupancy = 60.4061% 
gpu_tot_occupancy = 40.1861% 
max_total_param_size = 0
gpu_stall_dramfull = 39590
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6105
partiton_level_parallism_total  =       1.7995
partiton_level_parallism_util =       6.4043
partiton_level_parallism_util_total  =      10.9684
L2_BW  =      26.6652 GB/Sec
L2_BW_total  =      78.6009 GB/Sec
gpu_total_sim_rate=5398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 270556, Miss = 165233, Miss_rate = 0.611, Pending_hits = 4922, Reservation_fails = 304686
	L1D_cache_core[1]: Access = 239402, Miss = 149859, Miss_rate = 0.626, Pending_hits = 4981, Reservation_fails = 270891
	L1D_cache_core[2]: Access = 239185, Miss = 148147, Miss_rate = 0.619, Pending_hits = 5011, Reservation_fails = 262533
	L1D_cache_core[3]: Access = 265576, Miss = 162465, Miss_rate = 0.612, Pending_hits = 5596, Reservation_fails = 299877
	L1D_cache_core[4]: Access = 241608, Miss = 149512, Miss_rate = 0.619, Pending_hits = 5235, Reservation_fails = 256795
	L1D_cache_core[5]: Access = 250913, Miss = 155752, Miss_rate = 0.621, Pending_hits = 5324, Reservation_fails = 302046
	L1D_cache_core[6]: Access = 250379, Miss = 154884, Miss_rate = 0.619, Pending_hits = 5422, Reservation_fails = 288364
	L1D_cache_core[7]: Access = 243015, Miss = 147684, Miss_rate = 0.608, Pending_hits = 4918, Reservation_fails = 269113
	L1D_cache_core[8]: Access = 259905, Miss = 160286, Miss_rate = 0.617, Pending_hits = 5589, Reservation_fails = 304714
	L1D_cache_core[9]: Access = 232898, Miss = 142555, Miss_rate = 0.612, Pending_hits = 4970, Reservation_fails = 264661
	L1D_cache_core[10]: Access = 259896, Miss = 154479, Miss_rate = 0.594, Pending_hits = 5188, Reservation_fails = 277575
	L1D_cache_core[11]: Access = 264067, Miss = 163336, Miss_rate = 0.619, Pending_hits = 5550, Reservation_fails = 316601
	L1D_cache_core[12]: Access = 249199, Miss = 149733, Miss_rate = 0.601, Pending_hits = 4946, Reservation_fails = 278363
	L1D_cache_core[13]: Access = 243217, Miss = 150219, Miss_rate = 0.618, Pending_hits = 5069, Reservation_fails = 294492
	L1D_cache_core[14]: Access = 264760, Miss = 163541, Miss_rate = 0.618, Pending_hits = 5589, Reservation_fails = 333213
	L1D_cache_core[15]: Access = 249617, Miss = 150829, Miss_rate = 0.604, Pending_hits = 5218, Reservation_fails = 281818
	L1D_cache_core[16]: Access = 259530, Miss = 156047, Miss_rate = 0.601, Pending_hits = 5410, Reservation_fails = 303069
	L1D_cache_core[17]: Access = 249967, Miss = 151173, Miss_rate = 0.605, Pending_hits = 5134, Reservation_fails = 294177
	L1D_cache_core[18]: Access = 270731, Miss = 167327, Miss_rate = 0.618, Pending_hits = 5636, Reservation_fails = 340402
	L1D_cache_core[19]: Access = 262139, Miss = 159926, Miss_rate = 0.610, Pending_hits = 5369, Reservation_fails = 319390
	L1D_cache_core[20]: Access = 252058, Miss = 153297, Miss_rate = 0.608, Pending_hits = 5282, Reservation_fails = 296227
	L1D_cache_core[21]: Access = 243862, Miss = 149564, Miss_rate = 0.613, Pending_hits = 5495, Reservation_fails = 299124
	L1D_cache_core[22]: Access = 255289, Miss = 155028, Miss_rate = 0.607, Pending_hits = 5201, Reservation_fails = 296482
	L1D_cache_core[23]: Access = 237035, Miss = 144069, Miss_rate = 0.608, Pending_hits = 5156, Reservation_fails = 295089
	L1D_cache_core[24]: Access = 246217, Miss = 147576, Miss_rate = 0.599, Pending_hits = 5255, Reservation_fails = 287570
	L1D_cache_core[25]: Access = 254445, Miss = 153307, Miss_rate = 0.603, Pending_hits = 5286, Reservation_fails = 284281
	L1D_cache_core[26]: Access = 267002, Miss = 157405, Miss_rate = 0.590, Pending_hits = 5594, Reservation_fails = 307374
	L1D_cache_core[27]: Access = 267955, Miss = 158046, Miss_rate = 0.590, Pending_hits = 5190, Reservation_fails = 309206
	L1D_cache_core[28]: Access = 266330, Miss = 155681, Miss_rate = 0.585, Pending_hits = 5250, Reservation_fails = 297306
	L1D_cache_core[29]: Access = 206348, Miss = 121170, Miss_rate = 0.587, Pending_hits = 4249, Reservation_fails = 179434
	L1D_total_cache_accesses = 7563101
	L1D_total_cache_misses = 4598130
	L1D_total_cache_miss_rate = 0.6080
	L1D_total_cache_pending_hits = 157035
	L1D_total_cache_reservation_fails = 8714873
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2789357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 157035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3653313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8714489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 944749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 157035
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7544454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371531
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8342958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6365, 11569, 6198, 9151, 3883, 8138, 16882, 3342, 8272, 6912, 14175, 7423, 8998, 5795, 11157, 9139, 12184, 4872, 27642, 7234, 9937, 5497, 5672, 6280, 
gpgpu_n_tot_thrd_icount = 179764864
gpgpu_n_tot_w_icount = 5617652
gpgpu_n_stall_shd_mem = 4701008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4598062
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8872907
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4499227
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201781
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:133955	W0_Idle:24293149	W0_Scoreboard:60936852	W1:1895438	W2:661686	W3:400700	W4:282326	W5:221293	W6:171559	W7:156460	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63819	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:85917
single_issue_nums: WS0:1456448	WS1:1396230	WS2:1397881	WS3:1367093	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36784496 {8:4598062,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183922480 {40:4598062,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1621 
max_icnt2sh_latency = 77 
averagemflatency = 447 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384141 	5565 	10913 	23105 	24758 	13352 	10706 	13402 	8661 	485 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	752804 	2541234 	1301202 	18935 	2534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	991759 	259590 	1089210 	2239034 	36794 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2363689 	1490594 	645789 	109946 	6587 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1086 	1335 	125 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         6         7         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         7         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     89098     90658     42006     47498    156074    165557    102783    109336     54291     50655    108985    113178    101081     99727     60299     17256 
dram[1]:     91745     93775     50991     54484    167180    198422    114343    130863     48539     44848    116947    119787    104663    105170     15061     13164 
dram[2]:    154334    150625     64674     61090    199035    199791    135522    139629     16638     20786    123177    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    148415    151079     20818     21428    176496    176902    102880     99834     90760    102041 
dram[4]:    170993    167909     67431     54367    203533    204528    155956    163874     23455     41211    176457    175645     97805    133013     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    169813    175023     39161     37473    175037    175551    134950    151602     90150     90557 
dram[6]:    162718    164470    132747     52740     35306     77635    180233    186661     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     48016     55165     78892     82296    192407    198077     32110     32712    175046    177076    159210    179063     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    204301    210527     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     61349     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     25202     46638    149481    152308     80295     85020     32399     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     85373     86583     42730     42061    154044    152655     90957     96970     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.169307  1.172513  1.171754  1.171956  1.188540  1.191388  1.155188  1.151174  1.110330  1.130037  1.137264  1.127138  1.117241  1.139850  1.119638  1.104712 
dram[1]:  1.167115  1.155759  1.163695  1.176683  1.183982  1.169729  1.158144  1.174007  1.127759  1.124579  1.128504  1.139348  1.136541  1.137118  1.127027  1.124302 
dram[2]:  1.168169  1.153190  1.175186  1.173913  1.183060  1.182315  1.177027  1.162780  1.093842  1.109899  1.119792  1.150492  1.109277  1.112839  1.132346  1.126962 
dram[3]:  1.181943  1.184963  1.198480  1.182870  1.202274  1.203483  1.168931  1.185572  1.097467  1.107495  1.120018  1.122962  1.107159  1.145843  1.116588  1.116835 
dram[4]:  1.208962  1.196934  1.176571  1.180723  1.189841  1.199457  1.170112  1.175220  1.104373  1.108815  1.128489  1.137135  1.134766  1.138986  1.118120  1.097878 
dram[5]:  1.169378  1.161751  1.173624  1.186984  1.203938  1.180642  1.164756  1.167063  1.107761  1.103280  1.141368  1.128440  1.123429  1.113595  1.122544  1.127159 
dram[6]:  1.159128  1.173840  1.184634  1.172007  1.173039  1.184296  1.174948  1.166318  1.129082  1.114672  1.132884  1.159814  1.131569  1.125920  1.144559  1.139379 
dram[7]:  1.167907  1.164244  1.190282  1.180336  1.175982  1.165803  1.156593  1.161410  1.110233  1.101595  1.137122  1.137365  1.107322  1.109829  1.125176  1.133554 
dram[8]:  1.181545  1.176523  1.181980  1.178249  1.179084  1.172756  1.203004  1.175670  1.113898  1.140712  1.154360  1.142611  1.113861  1.100000  1.118056  1.109083 
dram[9]:  1.199277  1.205128  1.185373  1.153424  1.174300  1.176686  1.146533  1.149495  1.127115  1.122322  1.154626  1.143772  1.106732  1.123998  1.143885  1.124530 
dram[10]:  1.180549  1.187587  1.159575  1.177069  1.170786  1.196051  1.155235  1.169973  1.130776  1.122178  1.153579  1.137194  1.096502  1.108804  1.122807  1.119535 
dram[11]:  1.167127  1.162605  1.157553  1.171193  1.199343  1.189352  1.163320  1.167825  1.128137  1.120945  1.115897  1.123249  1.113012  1.126352  1.151206  1.140525 
average row locality = 495129/430643 = 1.149744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2581      2438      2572      2474      2572      2490      2516      2452      2526      2468      2527      2438      2429      2434      2349      2320 
dram[1]:      2603      2646      2545      2604      2587      2674      2695      2719      2657      2672      2617      2690      2621      2603      2500      2413 
dram[2]:      2587      2565      2529      2538      2598      2594      2613      2593      2611      2646      2580      2454      2485      2501      2446      2439 
dram[3]:      2576      2566      2524      2555      2538      2626      2581      2613      2556      2586      2529      2548      2489      2520      2356      2428 
dram[4]:      2722      2572      2752      2646      2764      2652      2717      2542      2677      2629      2547      2612      2741      2606      2637      2535 
dram[5]:      2443      2442      2474      2444      2568      2464      2439      2452      2498      2489      2519      2460      2502      2441      2400      2348 
dram[6]:      2817      2807      2945      2780      2976      2911      2814      2791      2939      2887      2856      2736      2948      2753      2785      2710 
dram[7]:      2511      2403      2621      2461      2546      2475      2526      2504      2528      2418      2521      2426      2430      2402      2396      2402 
dram[8]:      2748      2646      2663      2611      2627      2600      2803      2590      2709      2659      2767      2652      2698      2539      2574      2430 
dram[9]:      2654      2858      2577      2729      2641      2897      2629      2845      2598      2881      2621      2856      2497      2662      2540      2689 
dram[10]:      2537      2562      2507      2546      2605      2544      2560      2595      2594      2535      2659      2553      2598      2452      2432      2403 
dram[11]:      2534      2481      2498      2415      2557      2368      2607      2352      2562      2419      2513      2406      2468      2289      2480      2305 
total dram reads = 494987
bank skew: 2976/2289 = 1.30
chip skew: 45455/39254 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         4 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        12        18         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         4         8        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        16         0 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         8        12        16         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16        16         0        16 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 556
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       4351      4501      2211      2412      2189      2326      2407      2403      2340      2554      2436      2573      6865      6695     11723     11945
dram[1]:       4484      4217      2432      2410      2348      2217      2123      2169      2437      2415      2439      2308      6601      6489     10996     10875
dram[2]:       4185      4475      2415      2368      2320      2324      2368      2303      2413      2165      2373      2543      6956      6689     10919     11295
dram[3]:       4317      4409      2420      2500      2308      2155      2388      2403      2334      2408      2384      2406      6804      6818     11918     11499
dram[4]:       4302      4288      2404      2478      2151      2159      2273      2415      2276      2325      2444      2456      6004      6539     10532     11268
dram[5]:       4615      4350      2431      2411      2237      2431      2462      2312      2473      2476      2438      2434      6832      6942     11421     11571
dram[6]:       3496      3589      2149      2226      2111      2248      1990      2119      2186      2303      2161      2371      5850      6415      9882     10359
dram[7]:       4346      4472      2303      2343      2468      2381      2382      2300      2620      2562      2558      2480      7043      7318     11184     10953
dram[8]:       3790      3985      2154      2310      2292      2350      2184      2547      2177      2412      2273      2417      6778      6971     10885     11278
dram[9]:       3992      3678      2341      2076      2337      2140      2411      2146      2547      2321      2388      2272      7049      6727     10177      9925
dram[10]:       4132      4221      2205      2119      2300      2270      2289      2223      2559      2597      2482      2509      6907      6917     10947     11007
dram[11]:       3998      4108      2172      2294      2351      2440      2342      2518      2640      2598      2532      2475      7127      7437     10795     11646
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2525      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2376      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6474309 n_act=34524 n_pre=34508 n_ref_event=4572360550251980812 n_req=39595 n_rd=39586 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02409
n_activity=1025027 dram_eff=0.1546
bk0: 2581a 6436252i bk1: 2438a 6444680i bk2: 2572a 6439231i bk3: 2474a 6443835i bk4: 2572a 6439545i bk5: 2490a 6445133i bk6: 2516a 6439390i bk7: 2452a 6442027i bk8: 2526a 6433686i bk9: 2468a 6438827i bk10: 2527a 6436814i bk11: 2438a 6440951i bk12: 2429a 6439613i bk13: 2434a 6442788i bk14: 2349a 6444833i bk15: 2320a 6446428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128324
Row_Buffer_Locality_read = 0.128353
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.584299
Bank_Level_Parallism_Col = 1.530360
Bank_Level_Parallism_Ready = 1.084859
write_to_read_ratio_blp_rw_average = 0.000414
GrpLevelPara = 1.319337 

BW Util details:
bwutil = 0.024087 
total_CMD = 6579372 
util_bw = 158476 
Wasted_Col = 512707 
Wasted_Row = 208033 
Idle = 5700156 

BW Util Bottlenecks: 
RCDc_limit = 687819 
RCDWRc_limit = 95 
WTRc_limit = 372 
RTWc_limit = 213 
CCDLc_limit = 18015 
rwq = 0 
CCDLc_limit_alone = 17993 
WTRc_limit_alone = 354 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6579372 
n_nop = 6474309 
Read = 39586 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 34524 
n_pre = 34508 
n_ref = 4572360550251980812 
n_req = 39595 
total_req = 39619 

Dual Bus Interface Util: 
issued_total_row = 69032 
issued_total_col = 39619 
Row_Bus_Util =  0.010492 
CoL_Bus_Util = 0.006022 
Either_Row_CoL_Bus_Util = 0.015969 
Issued_on_Two_Bus_Simul_Util = 0.000545 
issued_two_Eff = 0.034151 
queue_avg = 0.233398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6469063 n_act=36428 n_pre=36412 n_ref_event=3908412411465448049 n_req=41857 n_rd=41846 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02547
n_activity=1030007 dram_eff=0.1627
bk0: 2603a 6436000i bk1: 2646a 6430289i bk2: 2545a 6434313i bk3: 2604a 6431830i bk4: 2587a 6434666i bk5: 2674a 6426208i bk6: 2695a 6426855i bk7: 2719a 6424516i bk8: 2657a 6423895i bk9: 2672a 6419587i bk10: 2617a 6429180i bk11: 2690a 6421343i bk12: 2621a 6427479i bk13: 2603a 6426504i bk14: 2500a 6432172i bk15: 2413a 6437411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130014
Row_Buffer_Locality_read = 0.130048
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.790800
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.073199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025466 
total_CMD = 6579372 
util_bw = 167552 
Wasted_Col = 517230 
Wasted_Row = 199510 
Idle = 5695080 

BW Util Bottlenecks: 
RCDc_limit = 711365 
RCDWRc_limit = 88 
WTRc_limit = 999 
RTWc_limit = 2815 
CCDLc_limit = 20418 
rwq = 0 
CCDLc_limit_alone = 20227 
WTRc_limit_alone = 971 
RTWc_limit_alone = 2652 

Commands details: 
total_CMD = 6579372 
n_nop = 6469063 
Read = 41846 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36428 
n_pre = 36412 
n_ref = 3908412411465448049 
n_req = 41857 
total_req = 41888 

Dual Bus Interface Util: 
issued_total_row = 72840 
issued_total_col = 41888 
Row_Bus_Util =  0.011071 
CoL_Bus_Util = 0.006367 
Either_Row_CoL_Bus_Util = 0.016766 
Issued_on_Two_Bus_Simul_Util = 0.000672 
issued_two_Eff = 0.040060 
queue_avg = 0.257611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6471363 n_act=35638 n_pre=35622 n_ref_event=3908412411465448049 n_req=40794 n_rd=40779 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02483
n_activity=1021713 dram_eff=0.1599
bk0: 2587a 6435418i bk1: 2565a 6432589i bk2: 2529a 6438563i bk3: 2538a 6436444i bk4: 2598a 6434867i bk5: 2594a 6435909i bk6: 2613a 6432065i bk7: 2593a 6435130i bk8: 2611a 6424499i bk9: 2646a 6424691i bk10: 2580a 6430998i bk11: 2454a 6439670i bk12: 2485a 6433290i bk13: 2501a 6433206i bk14: 2446a 6437056i bk15: 2439a 6438753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126685
Row_Buffer_Locality_read = 0.126732
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.719751
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.078766
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024829 
total_CMD = 6579372 
util_bw = 163356 
Wasted_Col = 513643 
Wasted_Row = 199736 
Idle = 5702637 

BW Util Bottlenecks: 
RCDc_limit = 700915 
RCDWRc_limit = 136 
WTRc_limit = 1013 
RTWc_limit = 981 
CCDLc_limit = 18857 
rwq = 0 
CCDLc_limit_alone = 18753 
WTRc_limit_alone = 960 
RTWc_limit_alone = 930 

Commands details: 
total_CMD = 6579372 
n_nop = 6471363 
Read = 40779 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35638 
n_pre = 35622 
n_ref = 3908412411465448049 
n_req = 40794 
total_req = 40839 

Dual Bus Interface Util: 
issued_total_row = 71260 
issued_total_col = 40839 
Row_Bus_Util =  0.010831 
CoL_Bus_Util = 0.006207 
Either_Row_CoL_Bus_Util = 0.016416 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.037867 
queue_avg = 0.251456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6472198 n_act=35258 n_pre=35242 n_ref_event=2891422515659624736 n_req=40600 n_rd=40591 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0247
n_activity=1021722 dram_eff=0.1591
bk0: 2576a 6437153i bk1: 2566a 6435707i bk2: 2524a 6440475i bk3: 2555a 6436060i bk4: 2538a 6440631i bk5: 2626a 6435264i bk6: 2581a 6432355i bk7: 2613a 6432233i bk8: 2556a 6429061i bk9: 2586a 6427746i bk10: 2529a 6432509i bk11: 2548a 6431998i bk12: 2489a 6434855i bk13: 2520a 6436789i bk14: 2356a 6442779i bk15: 2428a 6437819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131872
Row_Buffer_Locality_read = 0.131877
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.708061
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024700 
total_CMD = 6579372 
util_bw = 162508 
Wasted_Col = 510529 
Wasted_Row = 200397 
Idle = 5705938 

BW Util Bottlenecks: 
RCDc_limit = 694073 
RCDWRc_limit = 92 
WTRc_limit = 629 
RTWc_limit = 431 
CCDLc_limit = 18790 
rwq = 0 
CCDLc_limit_alone = 18750 
WTRc_limit_alone = 601 
RTWc_limit_alone = 419 

Commands details: 
total_CMD = 6579372 
n_nop = 6472198 
Read = 40591 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 35258 
n_pre = 35242 
n_ref = 2891422515659624736 
n_req = 40600 
total_req = 40627 

Dual Bus Interface Util: 
issued_total_row = 70500 
issued_total_col = 40627 
Row_Bus_Util =  0.010715 
CoL_Bus_Util = 0.006175 
Either_Row_CoL_Bus_Util = 0.016289 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.036884 
queue_avg = 0.253230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6468163 n_act=36744 n_pre=36728 n_ref_event=2891422515659624736 n_req=42367 n_rd=42351 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02579
n_activity=1021479 dram_eff=0.1661
bk0: 2722a 6428779i bk1: 2572a 6435078i bk2: 2752a 6421333i bk3: 2646a 6430162i bk4: 2764a 6425503i bk5: 2652a 6432666i bk6: 2717a 6423740i bk7: 2542a 6435712i bk8: 2677a 6421363i bk9: 2629a 6425426i bk10: 2547a 6431750i bk11: 2612a 6428098i bk12: 2741a 6418316i bk13: 2606a 6430250i bk14: 2637a 6422762i bk15: 2535a 6426784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132981
Row_Buffer_Locality_read = 0.133031
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.837171
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025785 
total_CMD = 6579372 
util_bw = 169652 
Wasted_Col = 515734 
Wasted_Row = 193015 
Idle = 5700971 

BW Util Bottlenecks: 
RCDc_limit = 714003 
RCDWRc_limit = 144 
WTRc_limit = 1324 
RTWc_limit = 751 
CCDLc_limit = 21134 
rwq = 0 
CCDLc_limit_alone = 21046 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 719 

Commands details: 
total_CMD = 6579372 
n_nop = 6468163 
Read = 42351 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36744 
n_pre = 36728 
n_ref = 2891422515659624736 
n_req = 42367 
total_req = 42413 

Dual Bus Interface Util: 
issued_total_row = 73472 
issued_total_col = 42413 
Row_Bus_Util =  0.011167 
CoL_Bus_Util = 0.006446 
Either_Row_CoL_Bus_Util = 0.016903 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.042047 
queue_avg = 0.260863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6475213 n_act=34327 n_pre=34311 n_ref_event=2891422515659624736 n_req=39386 n_rd=39383 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02395
n_activity=1025244 dram_eff=0.1537
bk0: 2443a 6443872i bk1: 2442a 6443231i bk2: 2474a 6441424i bk3: 2444a 6442917i bk4: 2568a 6438381i bk5: 2464a 6442080i bk6: 2439a 6442601i bk7: 2452a 6444118i bk8: 2498a 6435255i bk9: 2489a 6434867i bk10: 2519a 6436430i bk11: 2460a 6438371i bk12: 2502a 6436079i bk13: 2441a 6437058i bk14: 2400a 6439223i bk15: 2348a 6443435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128777
Row_Buffer_Locality_read = 0.128761
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 2.619425
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023949 
total_CMD = 6579372 
util_bw = 157568 
Wasted_Col = 507257 
Wasted_Row = 208654 
Idle = 5705893 

BW Util Bottlenecks: 
RCDc_limit = 681895 
RCDWRc_limit = 21 
WTRc_limit = 160 
RTWc_limit = 83 
CCDLc_limit = 18027 
rwq = 0 
CCDLc_limit_alone = 18013 
WTRc_limit_alone = 150 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 6579372 
n_nop = 6475213 
Read = 39383 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34327 
n_pre = 34311 
n_ref = 2891422515659624736 
n_req = 39386 
total_req = 39392 

Dual Bus Interface Util: 
issued_total_row = 68638 
issued_total_col = 39392 
Row_Bus_Util =  0.010432 
CoL_Bus_Util = 0.005987 
Either_Row_CoL_Bus_Util = 0.015831 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.037164 
queue_avg = 0.253260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25326
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6461864 n_act=39421 n_pre=39405 n_ref_event=2891422515659624736 n_req=45468 n_rd=45455 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.02767
n_activity=1025970 dram_eff=0.1774
bk0: 2817a 6410182i bk1: 2807a 6408397i bk2: 2945a 6396375i bk3: 2780a 6409249i bk4: 2976a 6392652i bk5: 2911a 6398351i bk6: 2814a 6408444i bk7: 2791a 6406796i bk8: 2939a 6388494i bk9: 2887a 6391918i bk10: 2856a 6397054i bk11: 2736a 6408630i bk12: 2948a 6388575i bk13: 2753a 6401269i bk14: 2785a 6401910i bk15: 2710a 6407990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133259
Row_Buffer_Locality_read = 0.133297
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.308305
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027666 
total_CMD = 6579372 
util_bw = 182028 
Wasted_Col = 519370 
Wasted_Row = 182054 
Idle = 5695920 

BW Util Bottlenecks: 
RCDc_limit = 743798 
RCDWRc_limit = 89 
WTRc_limit = 1232 
RTWc_limit = 3335 
CCDLc_limit = 25710 
rwq = 0 
CCDLc_limit_alone = 25427 
WTRc_limit_alone = 1162 
RTWc_limit_alone = 3122 

Commands details: 
total_CMD = 6579372 
n_nop = 6461864 
Read = 45455 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 39421 
n_pre = 39405 
n_ref = 2891422515659624736 
n_req = 45468 
total_req = 45507 

Dual Bus Interface Util: 
issued_total_row = 78826 
issued_total_col = 45507 
Row_Bus_Util =  0.011981 
CoL_Bus_Util = 0.006917 
Either_Row_CoL_Bus_Util = 0.017860 
Issued_on_Two_Bus_Simul_Util = 0.001037 
issued_two_Eff = 0.058081 
queue_avg = 0.382588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382588
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6474225 n_act=34580 n_pre=34564 n_ref_event=2891422515659624736 n_req=39582 n_rd=39570 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02409
n_activity=1014524 dram_eff=0.1562
bk0: 2511a 6443445i bk1: 2403a 6446062i bk2: 2621a 6436884i bk3: 2461a 6446713i bk4: 2546a 6439502i bk5: 2475a 6442575i bk6: 2526a 6440097i bk7: 2504a 6441028i bk8: 2528a 6434684i bk9: 2418a 6440398i bk10: 2521a 6437956i bk11: 2426a 6445132i bk12: 2430a 6439859i bk13: 2402a 6442172i bk14: 2396a 6444875i bk15: 2402a 6441533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126648
Row_Buffer_Locality_read = 0.126687
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.602889
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024086 
total_CMD = 6579372 
util_bw = 158468 
Wasted_Col = 508171 
Wasted_Row = 202789 
Idle = 5709944 

BW Util Bottlenecks: 
RCDc_limit = 687029 
RCDWRc_limit = 107 
WTRc_limit = 647 
RTWc_limit = 355 
CCDLc_limit = 17703 
rwq = 0 
CCDLc_limit_alone = 17671 
WTRc_limit_alone = 629 
RTWc_limit_alone = 341 

Commands details: 
total_CMD = 6579372 
n_nop = 6474225 
Read = 39570 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 34580 
n_pre = 34564 
n_ref = 2891422515659624736 
n_req = 39582 
total_req = 39617 

Dual Bus Interface Util: 
issued_total_row = 69144 
issued_total_col = 39617 
Row_Bus_Util =  0.010509 
CoL_Bus_Util = 0.006021 
Either_Row_CoL_Bus_Util = 0.015981 
Issued_on_Two_Bus_Simul_Util = 0.000549 
issued_two_Eff = 0.034371 
queue_avg = 0.210297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6468467 n_act=36749 n_pre=36733 n_ref_event=2891422515659624736 n_req=42327 n_rd=42316 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02575
n_activity=1010345 dram_eff=0.1677
bk0: 2748a 6422481i bk1: 2646a 6429094i bk2: 2663a 6430090i bk3: 2611a 6431255i bk4: 2627a 6431035i bk5: 2600a 6431301i bk6: 2803a 6420652i bk7: 2590a 6431060i bk8: 2709a 6418223i bk9: 2659a 6422595i bk10: 2767a 6417995i bk11: 2652a 6426502i bk12: 2698a 6415658i bk13: 2539a 6429489i bk14: 2574a 6424024i bk15: 2430a 6434994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132091
Row_Buffer_Locality_read = 0.132101
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.876459
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025753 
total_CMD = 6579372 
util_bw = 169436 
Wasted_Col = 514697 
Wasted_Row = 189664 
Idle = 5705575 

BW Util Bottlenecks: 
RCDc_limit = 713745 
RCDWRc_limit = 80 
WTRc_limit = 967 
RTWc_limit = 3245 
CCDLc_limit = 21477 
rwq = 0 
CCDLc_limit_alone = 21170 
WTRc_limit_alone = 907 
RTWc_limit_alone = 2998 

Commands details: 
total_CMD = 6579372 
n_nop = 6468467 
Read = 42316 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36749 
n_pre = 36733 
n_ref = 2891422515659624736 
n_req = 42327 
total_req = 42359 

Dual Bus Interface Util: 
issued_total_row = 73482 
issued_total_col = 42359 
Row_Bus_Util =  0.011169 
CoL_Bus_Util = 0.006438 
Either_Row_CoL_Bus_Util = 0.016856 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.044507 
queue_avg = 0.293707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6467312 n_act=37506 n_pre=37490 n_ref_event=3544670595274797939 n_req=43194 n_rd=43174 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0263
n_activity=1003811 dram_eff=0.1724
bk0: 2654a 6423358i bk1: 2858a 6408939i bk2: 2577a 6428620i bk3: 2729a 6420312i bk4: 2641a 6422310i bk5: 2897a 6404378i bk6: 2629a 6419023i bk7: 2845a 6402510i bk8: 2598a 6418791i bk9: 2881a 6397706i bk10: 2621a 6420142i bk11: 2856a 6403209i bk12: 2497a 6422981i bk13: 2662a 6412880i bk14: 2540a 6420517i bk15: 2689a 6413690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131916
Row_Buffer_Locality_read = 0.131931
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 3.119758
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026297 
total_CMD = 6579372 
util_bw = 173016 
Wasted_Col = 507518 
Wasted_Row = 183694 
Idle = 5715144 

BW Util Bottlenecks: 
RCDc_limit = 715711 
RCDWRc_limit = 127 
WTRc_limit = 1725 
RTWc_limit = 1107 
CCDLc_limit = 23205 
rwq = 0 
CCDLc_limit_alone = 23077 
WTRc_limit_alone = 1665 
RTWc_limit_alone = 1039 

Commands details: 
total_CMD = 6579372 
n_nop = 6467312 
Read = 43174 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 37506 
n_pre = 37490 
n_ref = 3544670595274797939 
n_req = 43194 
total_req = 43254 

Dual Bus Interface Util: 
issued_total_row = 74996 
issued_total_col = 43254 
Row_Bus_Util =  0.011399 
CoL_Bus_Util = 0.006574 
Either_Row_CoL_Bus_Util = 0.017032 
Issued_on_Two_Bus_Simul_Util = 0.000941 
issued_two_Eff = 0.055238 
queue_avg = 0.323459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6471578 n_act=35438 n_pre=35422 n_ref_event=3544670595274797939 n_req=40696 n_rd=40682 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02477
n_activity=1013644 dram_eff=0.1608
bk0: 2537a 6438189i bk1: 2562a 6438867i bk2: 2507a 6438810i bk3: 2546a 6441612i bk4: 2605a 6435011i bk5: 2544a 6439659i bk6: 2560a 6434942i bk7: 2595a 6433087i bk8: 2594a 6429050i bk9: 2535a 6430674i bk10: 2659a 6429113i bk11: 2553a 6434313i bk12: 2598a 6426888i bk13: 2452a 6435870i bk14: 2432a 6440506i bk15: 2403a 6441082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129497
Row_Buffer_Locality_read = 0.129492
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.696485
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024767 
total_CMD = 6579372 
util_bw = 162952 
Wasted_Col = 513054 
Wasted_Row = 198677 
Idle = 5704689 

BW Util Bottlenecks: 
RCDc_limit = 698797 
RCDWRc_limit = 125 
WTRc_limit = 934 
RTWc_limit = 563 
CCDLc_limit = 18884 
rwq = 0 
CCDLc_limit_alone = 18828 
WTRc_limit_alone = 902 
RTWc_limit_alone = 539 

Commands details: 
total_CMD = 6579372 
n_nop = 6471578 
Read = 40682 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35438 
n_pre = 35422 
n_ref = 3544670595274797939 
n_req = 40696 
total_req = 40738 

Dual Bus Interface Util: 
issued_total_row = 70860 
issued_total_col = 40738 
Row_Bus_Util =  0.010770 
CoL_Bus_Util = 0.006192 
Either_Row_CoL_Bus_Util = 0.016384 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.035290 
queue_avg = 0.241728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241728
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6579372 n_nop=6475038 n_act=34168 n_pre=34152 n_ref_event=3544670595274797939 n_req=39263 n_rd=39254 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02389
n_activity=1028374 dram_eff=0.1528
bk0: 2534a 6442004i bk1: 2481a 6444387i bk2: 2498a 6442364i bk3: 2415a 6448840i bk4: 2557a 6442796i bk5: 2368a 6451155i bk6: 2607a 6433986i bk7: 2352a 6448627i bk8: 2562a 6433012i bk9: 2419a 6440401i bk10: 2513a 6435594i bk11: 2406a 6443729i bk12: 2468a 6439291i bk13: 2289a 6448594i bk14: 2480a 6440605i bk15: 2305a 6451831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129995
Row_Buffer_Locality_read = 0.130025
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.548282
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023887 
total_CMD = 6579372 
util_bw = 157160 
Wasted_Col = 510919 
Wasted_Row = 210432 
Idle = 5700861 

BW Util Bottlenecks: 
RCDc_limit = 681715 
RCDWRc_limit = 102 
WTRc_limit = 419 
RTWc_limit = 384 
CCDLc_limit = 17350 
rwq = 0 
CCDLc_limit_alone = 17310 
WTRc_limit_alone = 399 
RTWc_limit_alone = 364 

Commands details: 
total_CMD = 6579372 
n_nop = 6475038 
Read = 39254 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34168 
n_pre = 34152 
n_ref = 3544670595274797939 
n_req = 39263 
total_req = 39290 

Dual Bus Interface Util: 
issued_total_row = 68320 
issued_total_col = 39290 
Row_Bus_Util =  0.010384 
CoL_Bus_Util = 0.005972 
Either_Row_CoL_Bus_Util = 0.015858 
Issued_on_Two_Bus_Simul_Util = 0.000498 
issued_two_Eff = 0.031399 
queue_avg = 0.227758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190542, Miss = 20072, Miss_rate = 0.105, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 192221, Miss = 19517, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 196007, Miss = 20828, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 190906, Miss = 21023, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 190779, Miss = 20449, Miss_rate = 0.107, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 191961, Miss = 20332, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 193949, Miss = 20149, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 195582, Miss = 20445, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 194551, Miss = 21565, Miss_rate = 0.111, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[9]: Access = 195900, Miss = 20794, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 192464, Miss = 19843, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 189023, Miss = 19540, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 188882, Miss = 23082, Miss_rate = 0.122, Pending_hits = 6, Reservation_fails = 86
L2_cache_bank[13]: Access = 193575, Miss = 22379, Miss_rate = 0.116, Pending_hits = 14, Reservation_fails = 232
L2_cache_bank[14]: Access = 193823, Miss = 20085, Miss_rate = 0.104, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 191150, Miss = 19492, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 193579, Miss = 21592, Miss_rate = 0.112, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 193877, Miss = 20727, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 191962, Miss = 20761, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 192712, Miss = 22424, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 192454, Miss = 20492, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 190392, Miss = 20192, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 191203, Miss = 20219, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 189215, Miss = 19035, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4616709
L2_total_cache_misses = 495037
L2_total_cache_miss_rate = 0.1072
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 318
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4102903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4598062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 210
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4616709
icnt_total_pkts_simt_to_mem=4616709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4616709
Req_Network_cycles = 2565592
Req_Network_injected_packets_per_cycle =       1.7995 
Req_Network_conflicts_per_cycle =       1.3647
Req_Network_conflicts_per_cycle_util =       8.3158
Req_Bank_Level_Parallism =      10.9654
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.4696
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1166

Reply_Network_injected_packets_num = 4616709
Reply_Network_cycles = 2565592
Reply_Network_injected_packets_per_cycle =        1.7995
Reply_Network_conflicts_per_cycle =        0.7986
Reply_Network_conflicts_per_cycle_util =       4.8715
Reply_Bank_Level_Parallism =      10.9766
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2102
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0600
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 11 sec (7271 sec)
gpgpu_simulation_rate = 5398 (inst/sec)
gpgpu_simulation_rate = 352 (cycle/sec)
gpgpu_silicon_slowdown = 3877840x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d38..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dbecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1035078
gpu_sim_insn = 12861985
gpu_ipc =      12.4261
gpu_tot_sim_cycle = 3600670
gpu_tot_sim_insn = 52116572
gpu_tot_ipc =      14.4741
gpu_tot_issued_cta = 450
gpu_occupancy = 41.5670% 
gpu_tot_occupancy = 40.6104% 
max_total_param_size = 0
gpu_stall_dramfull = 60786
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1331
partiton_level_parallism_total  =       1.8954
partiton_level_parallism_util =      11.2150
partiton_level_parallism_util_total  =      11.0470
L2_BW  =      93.1759 GB/Sec
L2_BW_total  =      82.7908 GB/Sec
gpu_total_sim_rate=5110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 391815, Miss = 244119, Miss_rate = 0.623, Pending_hits = 7318, Reservation_fails = 480742
	L1D_cache_core[1]: Access = 346512, Miss = 220642, Miss_rate = 0.637, Pending_hits = 7289, Reservation_fails = 420895
	L1D_cache_core[2]: Access = 345611, Miss = 218546, Miss_rate = 0.632, Pending_hits = 7270, Reservation_fails = 414532
	L1D_cache_core[3]: Access = 383069, Miss = 240205, Miss_rate = 0.627, Pending_hits = 8128, Reservation_fails = 472828
	L1D_cache_core[4]: Access = 349548, Miss = 220076, Miss_rate = 0.630, Pending_hits = 7616, Reservation_fails = 407682
	L1D_cache_core[5]: Access = 363045, Miss = 229793, Miss_rate = 0.633, Pending_hits = 7746, Reservation_fails = 467339
	L1D_cache_core[6]: Access = 361961, Miss = 228446, Miss_rate = 0.631, Pending_hits = 7891, Reservation_fails = 451021
	L1D_cache_core[7]: Access = 351819, Miss = 218764, Miss_rate = 0.622, Pending_hits = 7176, Reservation_fails = 418946
	L1D_cache_core[8]: Access = 376293, Miss = 237376, Miss_rate = 0.631, Pending_hits = 8144, Reservation_fails = 477126
	L1D_cache_core[9]: Access = 336808, Miss = 210734, Miss_rate = 0.626, Pending_hits = 7190, Reservation_fails = 415441
	L1D_cache_core[10]: Access = 376155, Miss = 228067, Miss_rate = 0.606, Pending_hits = 7670, Reservation_fails = 434419
	L1D_cache_core[11]: Access = 383208, Miss = 242533, Miss_rate = 0.633, Pending_hits = 8074, Reservation_fails = 493121
	L1D_cache_core[12]: Access = 360539, Miss = 221461, Miss_rate = 0.614, Pending_hits = 7219, Reservation_fails = 428849
	L1D_cache_core[13]: Access = 351652, Miss = 221893, Miss_rate = 0.631, Pending_hits = 7427, Reservation_fails = 456770
	L1D_cache_core[14]: Access = 383723, Miss = 243162, Miss_rate = 0.634, Pending_hits = 8280, Reservation_fails = 517336
	L1D_cache_core[15]: Access = 361145, Miss = 223207, Miss_rate = 0.618, Pending_hits = 7539, Reservation_fails = 438072
	L1D_cache_core[16]: Access = 375294, Miss = 231328, Miss_rate = 0.616, Pending_hits = 8041, Reservation_fails = 464781
	L1D_cache_core[17]: Access = 361186, Miss = 224018, Miss_rate = 0.620, Pending_hits = 7523, Reservation_fails = 453528
	L1D_cache_core[18]: Access = 392198, Miss = 248026, Miss_rate = 0.632, Pending_hits = 8203, Reservation_fails = 526080
	L1D_cache_core[19]: Access = 379166, Miss = 237331, Miss_rate = 0.626, Pending_hits = 7776, Reservation_fails = 490098
	L1D_cache_core[20]: Access = 365007, Miss = 227465, Miss_rate = 0.623, Pending_hits = 7669, Reservation_fails = 460719
	L1D_cache_core[21]: Access = 353410, Miss = 221639, Miss_rate = 0.627, Pending_hits = 7902, Reservation_fails = 460250
	L1D_cache_core[22]: Access = 369467, Miss = 229585, Miss_rate = 0.621, Pending_hits = 7584, Reservation_fails = 457935
	L1D_cache_core[23]: Access = 343789, Miss = 214323, Miss_rate = 0.623, Pending_hits = 7439, Reservation_fails = 455026
	L1D_cache_core[24]: Access = 356555, Miss = 218681, Miss_rate = 0.613, Pending_hits = 7530, Reservation_fails = 440361
	L1D_cache_core[25]: Access = 367827, Miss = 226795, Miss_rate = 0.617, Pending_hits = 7578, Reservation_fails = 442545
	L1D_cache_core[26]: Access = 384623, Miss = 233048, Miss_rate = 0.606, Pending_hits = 8163, Reservation_fails = 473728
	L1D_cache_core[27]: Access = 386857, Miss = 234334, Miss_rate = 0.606, Pending_hits = 7816, Reservation_fails = 475569
	L1D_cache_core[28]: Access = 384630, Miss = 230861, Miss_rate = 0.600, Pending_hits = 7948, Reservation_fails = 452339
	L1D_cache_core[29]: Access = 299124, Miss = 179647, Miss_rate = 0.601, Pending_hits = 6293, Reservation_fails = 287022
	L1D_total_cache_accesses = 10942036
	L1D_total_cache_misses = 6806105
	L1D_total_cache_miss_rate = 0.6220
	L1D_total_cache_pending_hits = 229442
	L1D_total_cache_reservation_fails = 13535100
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3887910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 229442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5394286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13534716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1411751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 229442
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10923389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 484653
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13050063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8539, 15451, 8120, 11941, 5049, 10676, 22080, 4256, 10698, 8974, 18477, 9541, 11676, 7465, 14535, 11901, 15842, 6290, 36088, 9408, 12727, 7111, 7230, 8118, 
gpgpu_n_tot_thrd_icount = 231948288
gpgpu_n_tot_w_icount = 7248384
gpgpu_n_stall_shd_mem = 7366826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6806037
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12351283
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7068959
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 297867
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:176226	W0_Idle:34700446	W0_Scoreboard:89213384	W1:2387902	W2:840162	W3:516454	W4:368766	W5:290660	W6:225865	W7:206354	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84149	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:113292
single_issue_nums: WS0:1883801	WS1:1797347	WS2:1803366	WS3:1763870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54448296 {8:6806037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 272241480 {40:6806037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3557 
max_icnt2mem_latency = 1582 
maxmrqlatency = 2937 
max_icnt2sh_latency = 77 
averagemflatency = 452 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:576796 	8502 	16735 	35324 	38519 	21354 	17309 	21222 	14037 	792 	78 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1090902 	3663277 	2038524 	27998 	3983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1446119 	337879 	1530759 	3443593 	65785 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3501061 	2212329 	944868 	158161 	8161 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1501 	1877 	198 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         7         6        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         7         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         7         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        50        47         6         4        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         8         7         6 
maximum service time to same row:
dram[0]:     89098     90658     42006     47498    156074    165557    102783    109336     54291     50655    108985    113178    101081     99727     60299     17256 
dram[1]:     91745     93775     50991     54484    167180    198422    114343    130863     48539     44848    116947    119787    104663    105170     15061     17098 
dram[2]:    154334    150625     64674     61090    199035    199791    135522    139629     16638     20786    123177    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    148415    151079     23846     23866    176496    176902    102880     99834     90760    102041 
dram[4]:    170993    167909     67431     54367    203533    204528    155956    163874     32767     41211    176457    175645     97805    137490     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    169813    175023     39500     37736    175037    175551    136132    151602     90150     90557 
dram[6]:    162718    164470    132747     54046     35306     77635    180233    186661     47643     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     49134     55165     78892     82296    192407    198077     32110     32712    175046    177076    159210    181940     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    204301    210527     35764     25952    180169    180981    214696    214153     18237     19497 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     61349     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     25202     47405    149481    152308     80295     85020     33232     31360    187275    113157    172253    170285     86486     60383 
dram[11]:     85373     86583     47406     47812    154044    152655     90957     96970     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.173117  1.172283  1.168823  1.172338  1.190009  1.190898  1.153221  1.149769  1.107029  1.129557  1.132680  1.125948  1.114520  1.138419  1.126889  1.108074 
dram[1]:  1.165299  1.158321  1.165563  1.174858  1.180313  1.166522  1.154302  1.168520  1.128098  1.126713  1.129529  1.140699  1.139468  1.134427  1.127088  1.127660 
dram[2]:  1.163642  1.154783  1.174778  1.173794  1.181491  1.175732  1.172912  1.162915  1.093941  1.108678  1.113791  1.141116  1.110850  1.119425  1.134739  1.125642 
dram[3]:  1.181873  1.189090  1.197744  1.187711  1.201000  1.196855  1.171838  1.184242  1.095844  1.107345  1.125876  1.125987  1.111503  1.141872  1.121231  1.119376 
dram[4]:  1.206114  1.198605  1.174438  1.180246  1.187748  1.194824  1.173826  1.176506  1.103308  1.107876  1.134057  1.137350  1.135091  1.135306  1.116131  1.104568 
dram[5]:  1.171954  1.163934  1.178987  1.186898  1.199131  1.180925  1.163516  1.168938  1.105324  1.103549  1.136889  1.124508  1.125074  1.116552  1.118425  1.127221 
dram[6]:  1.160501  1.170792  1.182375  1.174107  1.172810  1.182159  1.180636  1.170395  1.133419  1.113021  1.136795  1.161155  1.134294  1.127573  1.153467  1.136200 
dram[7]:  1.167744  1.169388  1.188544  1.177679  1.179018  1.164702  1.159610  1.165644  1.107174  1.102812  1.133196  1.133929  1.107378  1.107813  1.124537  1.131530 
dram[8]:  1.180642  1.171829  1.175719  1.173512  1.177253  1.175119  1.203227  1.175060  1.109615  1.143101  1.156603  1.146341  1.119695  1.102240  1.123496  1.105184 
dram[9]:  1.198567  1.200275  1.188926  1.152448  1.179175  1.180917  1.148825  1.146199  1.121896  1.117933  1.158125  1.145387  1.109256  1.138220  1.146211  1.124725 
dram[10]:  1.183246  1.180686  1.161379  1.175182  1.169861  1.197710  1.151390  1.169446  1.124677  1.120619  1.151222  1.136191  1.096927  1.107527  1.127523  1.124847 
dram[11]:  1.164695  1.161952  1.160895  1.168108  1.195826  1.188966  1.160339  1.161750  1.128146  1.126730  1.114294  1.123044  1.108373  1.130689  1.159300  1.144685 
average row locality = 750690/652898 = 1.149781
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3906      3719      3884      3755      3883      3768      3831      3731      3827      3749      3816      3710      3667      3696      3579      3525 
dram[1]:      3972      3998      3872      3944      3921      4042      4092      4098      4051      4028      3959      4078      3984      3939      3775      3653 
dram[2]:      3906      3885      3838      3843      3945      3934      3975      3926      3936      3999      3925      3744      3775      3809      3712      3724 
dram[3]:      3909      3875      3822      3866      3842      3958      3928      3953      3876      3920      3855      3852      3776      3805      3570      3657 
dram[4]:      4139      3947      4181      4027      4188      4017      4126      3866      4069      3995      3866      3983      4170      3951      4021      3845 
dram[5]:      3693      3692      3748      3696      3866      3727      3693      3688      3799      3762      3837      3712      3786      3717      3636      3551 
dram[6]:      4263      4254      4441      4208      4486      4413      4268      4238      4426      4402      4313      4143      4482      4160      4205      4091 
dram[7]:      3794      3652      3984      3725      3866      3755      3807      3800      3843      3647      3837      3683      3684      3653      3634      3639 
dram[8]:      4190      4010      4048      3943      3985      3939      4251      3920      4120      4018      4195      3995      4113      3835      3918      3687 
dram[9]:      4014      4352      3908      4120      3975      4406      3960      4312      3930      4370      3977      4333      3784      4063      3850      4083 
dram[10]:      3842      3886      3807      3864      3967      3871      3894      3927      3915      3837      4050      3896      3921      3702      3686      3662 
dram[11]:      3838      3738      3788      3648      3896      3599      3973      3584      3900      3663      3812      3660      3727      3476      3775      3489 
total dram reads = 750479
bank skew: 4486/3476 = 1.29
chip skew: 68793/59566 = 1.15
number of total write accesses:
dram[0]:        14         9         0         0         0         0         0         0         0         0         0         0         8        14         0         8 
dram[1]:        15        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:        12        17         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[4]:        13        19         0         0         0         0         0         0         0         0         0         0        20         4        18         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         8 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         9        13        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         0 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0        12        18        23         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        20        20         4        18 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 732
min_bank_accesses = 0!
chip skew: 100/13 = 7.69
average mf latency per bank:
dram[0]:       4286      4394      2200      2381      2182      2310      2368      2372      2319      2529      2419      2544      6764      6593     11515     11759
dram[1]:       4372      4165      2403      2391      2326      2207      2097      2156      2408      2403      2418      2286      6516      6440     10905     10749
dram[2]:       4133      4414      2395      2346      2294      2306      2336      2289      2403      2154      2339      2504      6860      6637     10768     11093
dram[3]:       4252      4358      2398      2480      2284      2147      2346      2386      2308      2386      2353      2387      6671      6789     11712     11389
dram[4]:       4227      4184      2383      2457      2136      2137      2249      2387      2251      2301      2422      2423      5956      6480     10318     11125
dram[5]:       4423      4288      2407      2387      2230      2418      2437      2304      2447      2463      2407      2418      6802      6846     11274     11469
dram[6]:       3442      3540      2143      2216      2101      2235      1957      2100      2173      2271      2143      2353      5761      6361      9808     10291
dram[7]:       4303      4396      2277      2328      2440      2357      2374      2270      2594      2549      2529      2452      6993      7123     11044     10799
dram[8]:       3701      3914      2119      2301      2261      2333      2154      2534      2150      2393      2249      2410      6640      6833     10670     11134
dram[9]:       3936      3625      2327      2062      2336      2116      2406      2119      2535      2301      2370      2251      6937      6612     10039      9800
dram[10]:       4074      4153      2177      2106      2273      2242      2263      2206      2551      2577      2445      2465      6869      6885     10807     10854
dram[11]:       3935      4063      2151      2277      2317      2418      2308      2481      2608      2573      2509      2440      7118      7324     10614     11485
maximum mf latency per bank:
dram[0]:       2664      2423      2512      2489      2572      2428      2368      2275      2619      2390      2438      2389      2700      2763      2145      2473
dram[1]:       2513      2884      2499      2614      2504      2689      2528      2567      2788      2707      2659      2716      2803      2752      2677      2342
dram[2]:       2825      2583      2598      2364      2746      2468      2530      2455      2708      2891      2899      2735      2709      2532      2735      2529
dram[3]:       2706      2730      2533      2719      2850      2880      2906      2629      2663      2655      2888      2736      2720      2690      2770      2671
dram[4]:       3506      2689      2635      2767      2616      2753      2553      2790      2589      2746      2683      2676      2650      2929      2633      2714
dram[5]:       2502      2307      2481      2370      2847      2785      2761      2286      2589      2568      2710      2513      2787      2726      2517      3244
dram[6]:       2746      2939      2487      2615      2717      2834      2522      2854      2913      2951      2587      3019      2718      3096      2915      2729
dram[7]:       2274      2561      2275      2322      2525      2543      2535      2540      2325      2400      2352      2375      2414      2394      3049      2571
dram[8]:       2583      2715      2569      2503      2733      2693      2587      2553      2864      2618      2648      2499      2661      2444      2781      2565
dram[9]:       2488      2525      2004      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      3557      2376      2515
dram[10]:       2315      2807      2180      2496      2193      2631      2649      2525      2704      2457      2493      2783      2215      2538      2058      2491
dram[11]:       2801      2342      2638      2401      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2741      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9074748 n_act=52380 n_pre=52364 n_ref_event=4572360550251980812 n_req=60062 n_rd=60046 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.02603
n_activity=1512177 dram_eff=0.159
bk0: 3906a 9015146i bk1: 3719a 9026974i bk2: 3884a 9019598i bk3: 3755a 9025493i bk4: 3883a 9020334i bk5: 3768a 9028679i bk6: 3831a 9018429i bk7: 3731a 9021822i bk8: 3827a 9010902i bk9: 3749a 9016777i bk10: 3816a 9015456i bk11: 3710a 9020557i bk12: 3667a 9020699i bk13: 3696a 9022437i bk14: 3579a 9029267i bk15: 3525a 9030741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128068
Row_Buffer_Locality_read = 0.128102
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.671334
Bank_Level_Parallism_Col = 1.507068
Bank_Level_Parallism_Ready = 1.084213
write_to_read_ratio_blp_rw_average = 0.000427
GrpLevelPara = 1.333847 

BW Util details:
bwutil = 0.026034 
total_CMD = 9233795 
util_bw = 240396 
Wasted_Col = 763685 
Wasted_Row = 299384 
Idle = 7930330 

BW Util Bottlenecks: 
RCDc_limit = 1036041 
RCDWRc_limit = 160 
WTRc_limit = 787 
RTWc_limit = 380 
CCDLc_limit = 27784 
rwq = 0 
CCDLc_limit_alone = 27736 
WTRc_limit_alone = 749 
RTWc_limit_alone = 370 

Commands details: 
total_CMD = 9233795 
n_nop = 9074748 
Read = 60046 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 52380 
n_pre = 52364 
n_ref = 4572360550251980812 
n_req = 60062 
total_req = 60099 

Dual Bus Interface Util: 
issued_total_row = 104744 
issued_total_col = 60099 
Row_Bus_Util =  0.011344 
CoL_Bus_Util = 0.006509 
Either_Row_CoL_Bus_Util = 0.017224 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.036442 
queue_avg = 0.261065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9067048 n_act=55212 n_pre=55196 n_ref_event=3908412411465448049 n_req=63426 n_rd=63406 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.0275
n_activity=1519358 dram_eff=0.1671
bk0: 3972a 9012460i bk1: 3998a 9006662i bk2: 3872a 9010688i bk3: 3944a 9008285i bk4: 3921a 9011592i bk5: 4042a 9000146i bk6: 4092a 8997854i bk7: 4098a 8996134i bk8: 4051a 8992917i bk9: 4028a 8990435i bk10: 3959a 9002822i bk11: 4078a 8991956i bk12: 3984a 9001115i bk13: 3939a 8998873i bk14: 3775a 9012235i bk15: 3653a 9018495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129710
Row_Buffer_Locality_read = 0.129751
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.875952
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077728
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027497 
total_CMD = 9233795 
util_bw = 253904 
Wasted_Col = 772216 
Wasted_Row = 287366 
Idle = 7920309 

BW Util Bottlenecks: 
RCDc_limit = 1071671 
RCDWRc_limit = 170 
WTRc_limit = 1625 
RTWc_limit = 3390 
CCDLc_limit = 31588 
rwq = 0 
CCDLc_limit_alone = 31339 
WTRc_limit_alone = 1575 
RTWc_limit_alone = 3191 

Commands details: 
total_CMD = 9233795 
n_nop = 9067048 
Read = 63406 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 55212 
n_pre = 55196 
n_ref = 3908412411465448049 
n_req = 63426 
total_req = 63476 

Dual Bus Interface Util: 
issued_total_row = 110408 
issued_total_col = 63476 
Row_Bus_Util =  0.011957 
CoL_Bus_Util = 0.006874 
Either_Row_CoL_Bus_Util = 0.018058 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.042801 
queue_avg = 0.284126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9070126 n_act=54133 n_pre=54117 n_ref_event=3908412411465448049 n_req=61897 n_rd=61876 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02684
n_activity=1507611 dram_eff=0.1644
bk0: 3906a 9012711i bk1: 3885a 9008920i bk2: 3838a 9016886i bk3: 3843a 9014042i bk4: 3945a 9010179i bk5: 3934a 9012587i bk6: 3975a 9005584i bk7: 3926a 9011243i bk8: 3936a 8997772i bk9: 3999a 8996649i bk10: 3925a 9005104i bk11: 3744a 9015646i bk12: 3775a 9007929i bk13: 3809a 9009779i bk14: 3712a 9015790i bk15: 3724a 9015446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125628
Row_Buffer_Locality_read = 0.125671
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.817883
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.081254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026837 
total_CMD = 9233795 
util_bw = 247808 
Wasted_Col = 768183 
Wasted_Row = 286703 
Idle = 7931101 

BW Util Bottlenecks: 
RCDc_limit = 1058840 
RCDWRc_limit = 189 
WTRc_limit = 1468 
RTWc_limit = 1133 
CCDLc_limit = 29297 
rwq = 0 
CCDLc_limit_alone = 29167 
WTRc_limit_alone = 1393 
RTWc_limit_alone = 1078 

Commands details: 
total_CMD = 9233795 
n_nop = 9070126 
Read = 61876 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54133 
n_pre = 54117 
n_ref = 3908412411465448049 
n_req = 61897 
total_req = 61952 

Dual Bus Interface Util: 
issued_total_row = 108250 
issued_total_col = 61952 
Row_Bus_Util =  0.011723 
CoL_Bus_Util = 0.006709 
Either_Row_CoL_Bus_Util = 0.017725 
Issued_on_Two_Bus_Simul_Util = 0.000708 
issued_two_Eff = 0.039916 
queue_avg = 0.282431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9072064 n_act=53333 n_pre=53317 n_ref_event=2891422515659624736 n_req=61476 n_rd=61464 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02665
n_activity=1507482 dram_eff=0.1632
bk0: 3909a 9016029i bk1: 3875a 9015913i bk2: 3822a 9020475i bk3: 3866a 9015488i bk4: 3842a 9022212i bk5: 3958a 9013433i bk6: 3928a 9008058i bk7: 3953a 9009186i bk8: 3876a 9003260i bk9: 3920a 9001743i bk10: 3855a 9007844i bk11: 3852a 9008682i bk12: 3776a 9013304i bk13: 3805a 9014711i bk14: 3570a 9025457i bk15: 3657a 9017408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132653
Row_Buffer_Locality_read = 0.132663
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.786849
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.089481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026645 
total_CMD = 9233795 
util_bw = 246036 
Wasted_Col = 761323 
Wasted_Row = 289852 
Idle = 7936584 

BW Util Bottlenecks: 
RCDc_limit = 1044192 
RCDWRc_limit = 123 
WTRc_limit = 701 
RTWc_limit = 1180 
CCDLc_limit = 29258 
rwq = 0 
CCDLc_limit_alone = 29164 
WTRc_limit_alone = 665 
RTWc_limit_alone = 1122 

Commands details: 
total_CMD = 9233795 
n_nop = 9072064 
Read = 61464 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 53333 
n_pre = 53317 
n_ref = 2891422515659624736 
n_req = 61476 
total_req = 61509 

Dual Bus Interface Util: 
issued_total_row = 106650 
issued_total_col = 61509 
Row_Bus_Util =  0.011550 
CoL_Bus_Util = 0.006661 
Either_Row_CoL_Bus_Util = 0.017515 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.039745 
queue_avg = 0.283377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9065354 n_act=55859 n_pre=55843 n_ref_event=2891422515659624736 n_req=64414 n_rd=64391 n_rd_L2_A=0 n_write=0 n_wr_bk=74 bw_util=0.02793
n_activity=1508262 dram_eff=0.171
bk0: 4139a 8999766i bk1: 3947a 9008543i bk2: 4181a 8988744i bk3: 4027a 9002289i bk4: 4188a 8996698i bk5: 4017a 9005997i bk6: 4126a 8993246i bk7: 3866a 9010420i bk8: 4069a 8989050i bk9: 3995a 8994848i bk10: 3866a 9006415i bk11: 3983a 8999028i bk12: 4170a 8985597i bk13: 3951a 9003386i bk14: 4021a 8990077i bk15: 3845a 8999819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132984
Row_Buffer_Locality_read = 0.133031
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.957342
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.087276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027926 
total_CMD = 9233795 
util_bw = 257860 
Wasted_Col = 769780 
Wasted_Row = 276826 
Idle = 7929329 

BW Util Bottlenecks: 
RCDc_limit = 1077774 
RCDWRc_limit = 219 
WTRc_limit = 1560 
RTWc_limit = 1917 
CCDLc_limit = 33448 
rwq = 0 
CCDLc_limit_alone = 33284 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 1819 

Commands details: 
total_CMD = 9233795 
n_nop = 9065354 
Read = 64391 
Write = 0 
L2_Alloc = 0 
L2_WB = 74 
n_act = 55859 
n_pre = 55843 
n_ref = 2891422515659624736 
n_req = 64414 
total_req = 64465 

Dual Bus Interface Util: 
issued_total_row = 111702 
issued_total_col = 64465 
Row_Bus_Util =  0.012097 
CoL_Bus_Util = 0.006981 
Either_Row_CoL_Bus_Util = 0.018242 
Issued_on_Two_Bus_Simul_Util = 0.000837 
issued_two_Eff = 0.045868 
queue_avg = 0.303999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9076504 n_act=51959 n_pre=51943 n_ref_event=2891422515659624736 n_req=59607 n_rd=59603 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02583
n_activity=1518286 dram_eff=0.1571
bk0: 3693a 9027433i bk1: 3692a 9025330i bk2: 3748a 9023944i bk3: 3696a 9026996i bk4: 3866a 9018119i bk5: 3727a 9025320i bk6: 3693a 9025027i bk7: 3688a 9028929i bk8: 3799a 9011282i bk9: 3762a 9012349i bk10: 3837a 9013285i bk11: 3712a 9018699i bk12: 3786a 9014075i bk13: 3717a 9015016i bk14: 3636a 9018405i bk15: 3551a 9025240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128525
Row_Buffer_Locality_read = 0.128517
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.689235
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025825 
total_CMD = 9233795 
util_bw = 238464 
Wasted_Col = 759484 
Wasted_Row = 302365 
Idle = 7933482 

BW Util Bottlenecks: 
RCDc_limit = 1027698 
RCDWRc_limit = 30 
WTRc_limit = 242 
RTWc_limit = 1333 
CCDLc_limit = 27982 
rwq = 0 
CCDLc_limit_alone = 27904 
WTRc_limit_alone = 230 
RTWc_limit_alone = 1267 

Commands details: 
total_CMD = 9233795 
n_nop = 9076504 
Read = 59603 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 51959 
n_pre = 51943 
n_ref = 2891422515659624736 
n_req = 59607 
total_req = 59616 

Dual Bus Interface Util: 
issued_total_row = 103902 
issued_total_col = 59616 
Row_Bus_Util =  0.011252 
CoL_Bus_Util = 0.006456 
Either_Row_CoL_Bus_Util = 0.017034 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.039589 
queue_avg = 0.289801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9056477 n_act=59580 n_pre=59564 n_ref_event=2891422515659624736 n_req=68814 n_rd=68793 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.02983
n_activity=1516542 dram_eff=0.1816
bk0: 4263a 8975310i bk1: 4254a 8971839i bk2: 4441a 8952195i bk3: 4208a 8974643i bk4: 4486a 8948645i bk5: 4413a 8955124i bk6: 4268a 8971884i bk7: 4238a 8969088i bk8: 4426a 8944021i bk9: 4402a 8944143i bk10: 4313a 8954884i bk11: 4143a 8972898i bk12: 4482a 8939267i bk13: 4160a 8961541i bk14: 4205a 8961835i bk15: 4091a 8970464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134362
Row_Buffer_Locality_read = 0.134389
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.411694
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029831 
total_CMD = 9233795 
util_bw = 275452 
Wasted_Col = 773573 
Wasted_Row = 263305 
Idle = 7921465 

BW Util Bottlenecks: 
RCDc_limit = 1117017 
RCDWRc_limit = 149 
WTRc_limit = 1719 
RTWc_limit = 5928 
CCDLc_limit = 39621 
rwq = 0 
CCDLc_limit_alone = 39163 
WTRc_limit_alone = 1623 
RTWc_limit_alone = 5566 

Commands details: 
total_CMD = 9233795 
n_nop = 9056477 
Read = 68793 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 59580 
n_pre = 59564 
n_ref = 2891422515659624736 
n_req = 68814 
total_req = 68863 

Dual Bus Interface Util: 
issued_total_row = 119144 
issued_total_col = 68863 
Row_Bus_Util =  0.012903 
CoL_Bus_Util = 0.007458 
Either_Row_CoL_Bus_Util = 0.019203 
Issued_on_Two_Bus_Simul_Util = 0.001158 
issued_two_Eff = 0.060282 
queue_avg = 0.429849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9074733 n_act=52444 n_pre=52428 n_ref_event=2891422515659624736 n_req=60021 n_rd=60003 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.02602
n_activity=1498934 dram_eff=0.1603
bk0: 3794a 9026533i bk1: 3652a 9031923i bk2: 3984a 9016023i bk3: 3725a 9030456i bk4: 3866a 9019775i bk5: 3755a 9024729i bk6: 3807a 9021889i bk7: 3800a 9021187i bk8: 3843a 9010962i bk9: 3647a 9021972i bk10: 3837a 9015430i bk11: 3683a 9026622i bk12: 3684a 9019275i bk13: 3653a 9022466i bk14: 3634a 9025967i bk15: 3639a 9023899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126422
Row_Buffer_Locality_read = 0.126460
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.677440
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.082685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026019 
total_CMD = 9233795 
util_bw = 240256 
Wasted_Col = 760816 
Wasted_Row = 292872 
Idle = 7939851 

BW Util Bottlenecks: 
RCDc_limit = 1036445 
RCDWRc_limit = 166 
WTRc_limit = 992 
RTWc_limit = 1478 
CCDLc_limit = 27800 
rwq = 0 
CCDLc_limit_alone = 27671 
WTRc_limit_alone = 952 
RTWc_limit_alone = 1389 

Commands details: 
total_CMD = 9233795 
n_nop = 9074733 
Read = 60003 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52444 
n_pre = 52428 
n_ref = 2891422515659624736 
n_req = 60021 
total_req = 60064 

Dual Bus Interface Util: 
issued_total_row = 104872 
issued_total_col = 60064 
Row_Bus_Util =  0.011357 
CoL_Bus_Util = 0.006505 
Either_Row_CoL_Bus_Util = 0.017226 
Issued_on_Two_Bus_Simul_Util = 0.000636 
issued_two_Eff = 0.036929 
queue_avg = 0.240555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9066024 n_act=55723 n_pre=55707 n_ref_event=2891422515659624736 n_req=64183 n_rd=64167 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02782
n_activity=1491618 dram_eff=0.1722
bk0: 4190a 8991820i bk1: 4010a 9000465i bk2: 4048a 9003030i bk3: 3943a 9005781i bk4: 3985a 9005543i bk5: 3939a 9004943i bk6: 4251a 8989449i bk7: 3920a 9004396i bk8: 4120a 8981635i bk9: 4018a 8993628i bk10: 4195a 8984116i bk11: 3995a 9001383i bk12: 4113a 8981897i bk13: 3835a 9003190i bk14: 3918a 8994092i bk15: 3687a 9011190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132013
Row_Buffer_Locality_read = 0.132030
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.985551
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.087309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027822 
total_CMD = 9233795 
util_bw = 256900 
Wasted_Col = 768160 
Wasted_Row = 272606 
Idle = 7936129 

BW Util Bottlenecks: 
RCDc_limit = 1075345 
RCDWRc_limit = 123 
WTRc_limit = 1323 
RTWc_limit = 3363 
CCDLc_limit = 33117 
rwq = 0 
CCDLc_limit_alone = 32792 
WTRc_limit_alone = 1249 
RTWc_limit_alone = 3112 

Commands details: 
total_CMD = 9233795 
n_nop = 9066024 
Read = 64167 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55723 
n_pre = 55707 
n_ref = 2891422515659624736 
n_req = 64183 
total_req = 64225 

Dual Bus Interface Util: 
issued_total_row = 111430 
issued_total_col = 64225 
Row_Bus_Util =  0.012068 
CoL_Bus_Util = 0.006955 
Either_Row_CoL_Bus_Util = 0.018169 
Issued_on_Two_Bus_Simul_Util = 0.000854 
issued_two_Eff = 0.046993 
queue_avg = 0.343595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343595
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9064379 n_act=56781 n_pre=56765 n_ref_event=3544670595274797939 n_req=65465 n_rd=65437 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.02839
n_activity=1482553 dram_eff=0.1768
bk0: 4014a 8992967i bk1: 4352a 8968506i bk2: 3908a 8999686i bk3: 4120a 8987961i bk4: 3975a 8992125i bk5: 4406a 8962860i bk6: 3960a 8989180i bk7: 4312a 8958818i bk8: 3930a 8984274i bk9: 4370a 8951715i bk10: 3977a 8987342i bk11: 4333a 8960695i bk12: 3784a 8990690i bk13: 4063a 8971209i bk14: 3850a 8988381i bk15: 4083a 8977151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132804
Row_Buffer_Locality_read = 0.132830
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 3.253471
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028390 
total_CMD = 9233795 
util_bw = 262148 
Wasted_Col = 756365 
Wasted_Row = 265211 
Idle = 7950071 

BW Util Bottlenecks: 
RCDc_limit = 1076331 
RCDWRc_limit = 178 
WTRc_limit = 2300 
RTWc_limit = 6474 
CCDLc_limit = 36318 
rwq = 0 
CCDLc_limit_alone = 35799 
WTRc_limit_alone = 2216 
RTWc_limit_alone = 6039 

Commands details: 
total_CMD = 9233795 
n_nop = 9064379 
Read = 65437 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 56781 
n_pre = 56765 
n_ref = 3544670595274797939 
n_req = 65465 
total_req = 65537 

Dual Bus Interface Util: 
issued_total_row = 113546 
issued_total_col = 65537 
Row_Bus_Util =  0.012297 
CoL_Bus_Util = 0.007098 
Either_Row_CoL_Bus_Util = 0.018347 
Issued_on_Two_Bus_Simul_Util = 0.001047 
issued_two_Eff = 0.057061 
queue_avg = 0.406347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406347
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9070879 n_act=53791 n_pre=53775 n_ref_event=3544670595274797939 n_req=61747 n_rd=61727 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.02677
n_activity=1497812 dram_eff=0.165
bk0: 3842a 9016663i bk1: 3886a 9016750i bk2: 3807a 9018495i bk3: 3864a 9021753i bk4: 3967a 9010803i bk5: 3871a 9020051i bk6: 3894a 9010265i bk7: 3927a 9009595i bk8: 3915a 9003503i bk9: 3837a 9004640i bk10: 4050a 9001220i bk11: 3896a 9009078i bk12: 3921a 9001042i bk13: 3702a 9014728i bk14: 3686a 9020914i bk15: 3662a 9020870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129043
Row_Buffer_Locality_read = 0.129052
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 2.788757
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080562
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026770 
total_CMD = 9233795 
util_bw = 247188 
Wasted_Col = 765662 
Wasted_Row = 287039 
Idle = 7933906 

BW Util Bottlenecks: 
RCDc_limit = 1053461 
RCDWRc_limit = 185 
WTRc_limit = 1205 
RTWc_limit = 751 
CCDLc_limit = 29715 
rwq = 0 
CCDLc_limit_alone = 29637 
WTRc_limit_alone = 1161 
RTWc_limit_alone = 717 

Commands details: 
total_CMD = 9233795 
n_nop = 9070879 
Read = 61727 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 53791 
n_pre = 53775 
n_ref = 3544670595274797939 
n_req = 61747 
total_req = 61797 

Dual Bus Interface Util: 
issued_total_row = 107566 
issued_total_col = 61797 
Row_Bus_Util =  0.011649 
CoL_Bus_Util = 0.006692 
Either_Row_CoL_Bus_Util = 0.017643 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.039573 
queue_avg = 0.274993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274993
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9233795 n_nop=9075855 n_act=51841 n_pre=51825 n_ref_event=3544670595274797939 n_req=59578 n_rd=59566 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02582
n_activity=1518507 dram_eff=0.157
bk0: 3838a 9022974i bk1: 3738a 9027238i bk2: 3788a 9022826i bk3: 3648a 9033686i bk4: 3896a 9022770i bk5: 3599a 9038060i bk6: 3973a 9008807i bk7: 3584a 9030858i bk8: 3900a 9009097i bk9: 3663a 9022582i bk10: 3812a 9014202i bk11: 3660a 9024691i bk12: 3727a 9018677i bk13: 3476a 9034313i bk14: 3775a 9021678i bk15: 3489a 9036998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130014
Row_Buffer_Locality_read = 0.130041
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.632240
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025822 
total_CMD = 9233795 
util_bw = 238432 
Wasted_Col = 762431 
Wasted_Row = 304120 
Idle = 7928812 

BW Util Bottlenecks: 
RCDc_limit = 1027742 
RCDWRc_limit = 131 
WTRc_limit = 530 
RTWc_limit = 467 
CCDLc_limit = 27085 
rwq = 0 
CCDLc_limit_alone = 27037 
WTRc_limit_alone = 504 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 9233795 
n_nop = 9075855 
Read = 59566 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 51841 
n_pre = 51825 
n_ref = 3544670595274797939 
n_req = 59578 
total_req = 59608 

Dual Bus Interface Util: 
issued_total_row = 103666 
issued_total_col = 59608 
Row_Bus_Util =  0.011227 
CoL_Bus_Util = 0.006455 
Either_Row_CoL_Bus_Util = 0.017105 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.033772 
queue_avg = 0.257127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 281450, Miss = 30393, Miss_rate = 0.108, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[1]: Access = 284217, Miss = 29656, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 788
L2_cache_bank[2]: Access = 289804, Miss = 31629, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 282538, Miss = 31782, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 282029, Miss = 31012, Miss_rate = 0.110, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 284690, Miss = 30866, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 285806, Miss = 30578, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 289071, Miss = 30889, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 287555, Miss = 32768, Miss_rate = 0.114, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[9]: Access = 290029, Miss = 31631, Miss_rate = 0.109, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 283471, Miss = 30058, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280003, Miss = 29545, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 279245, Miss = 34886, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 86
L2_cache_bank[13]: Access = 286832, Miss = 33913, Miss_rate = 0.118, Pending_hits = 15, Reservation_fails = 236
L2_cache_bank[14]: Access = 286774, Miss = 30455, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 281715, Miss = 29555, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 285343, Miss = 32823, Miss_rate = 0.115, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[17]: Access = 286448, Miss = 31347, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 283274, Miss = 31402, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 285131, Miss = 34046, Miss_rate = 0.119, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[20]: Access = 284703, Miss = 31082, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[21]: Access = 281923, Miss = 30647, Miss_rate = 0.109, Pending_hits = 6, Reservation_fails = 32
L2_cache_bank[22]: Access = 283062, Miss = 30709, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 279571, Miss = 28857, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6824684
L2_total_cache_misses = 750529
L2_total_cache_miss_rate = 0.1100
L2_total_cache_pending_hits = 262
L2_total_cache_reservation_fails = 1143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6055297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 271371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 261
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6806037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 933
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 210
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6824684
icnt_total_pkts_simt_to_mem=6824684
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6824684
Req_Network_cycles = 3600670
Req_Network_injected_packets_per_cycle =       1.8954 
Req_Network_conflicts_per_cycle =       1.4379
Req_Network_conflicts_per_cycle_util =       8.3780
Req_Bank_Level_Parallism =      11.0439
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1495
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1237

Reply_Network_injected_packets_num = 6824684
Reply_Network_cycles = 3600670
Reply_Network_injected_packets_per_cycle =        1.8954
Reply_Network_conflicts_per_cycle =        0.8401
Reply_Network_conflicts_per_cycle_util =       4.8998
Reply_Bank_Level_Parallism =      11.0540
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2191
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 57 sec (10197 sec)
gpgpu_simulation_rate = 5110 (inst/sec)
gpgpu_simulation_rate = 353 (cycle/sec)
gpgpu_silicon_slowdown = 3866855x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc535c3d8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc535c3d80..

GPGPU-Sim PTX: cudaLaunch for 0x0x556ee99dc04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5742
gpu_sim_insn = 390700
gpu_ipc =      68.0425
gpu_tot_sim_cycle = 3606412
gpu_tot_sim_insn = 52507272
gpu_tot_ipc =      14.5594
gpu_tot_issued_cta = 540
gpu_occupancy = 72.8725% 
gpu_tot_occupancy = 40.6298% 
max_total_param_size = 0
gpu_stall_dramfull = 60786
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5037
partiton_level_parallism_total  =       1.8932
partiton_level_parallism_util =      12.7401
partiton_level_parallism_util_total  =      11.0476
L2_BW  =      21.9997 GB/Sec
L2_BW_total  =      82.6940 GB/Sec
gpu_total_sim_rate=5143

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 391935, Miss = 244215, Miss_rate = 0.623, Pending_hits = 7318, Reservation_fails = 480850
	L1D_cache_core[1]: Access = 346632, Miss = 220739, Miss_rate = 0.637, Pending_hits = 7312, Reservation_fails = 420998
	L1D_cache_core[2]: Access = 345731, Miss = 218643, Miss_rate = 0.632, Pending_hits = 7293, Reservation_fails = 414635
	L1D_cache_core[3]: Access = 383189, Miss = 240302, Miss_rate = 0.627, Pending_hits = 8151, Reservation_fails = 472936
	L1D_cache_core[4]: Access = 349668, Miss = 220173, Miss_rate = 0.630, Pending_hits = 7639, Reservation_fails = 407790
	L1D_cache_core[5]: Access = 363165, Miss = 229890, Miss_rate = 0.633, Pending_hits = 7769, Reservation_fails = 467447
	L1D_cache_core[6]: Access = 362081, Miss = 228543, Miss_rate = 0.631, Pending_hits = 7914, Reservation_fails = 451130
	L1D_cache_core[7]: Access = 351939, Miss = 218861, Miss_rate = 0.622, Pending_hits = 7199, Reservation_fails = 419051
	L1D_cache_core[8]: Access = 376413, Miss = 237473, Miss_rate = 0.631, Pending_hits = 8167, Reservation_fails = 477234
	L1D_cache_core[9]: Access = 336928, Miss = 210831, Miss_rate = 0.626, Pending_hits = 7213, Reservation_fails = 415546
	L1D_cache_core[10]: Access = 376275, Miss = 228164, Miss_rate = 0.606, Pending_hits = 7693, Reservation_fails = 434516
	L1D_cache_core[11]: Access = 383328, Miss = 242630, Miss_rate = 0.633, Pending_hits = 8097, Reservation_fails = 493230
	L1D_cache_core[12]: Access = 360659, Miss = 221558, Miss_rate = 0.614, Pending_hits = 7242, Reservation_fails = 428946
	L1D_cache_core[13]: Access = 351772, Miss = 221990, Miss_rate = 0.631, Pending_hits = 7450, Reservation_fails = 456879
	L1D_cache_core[14]: Access = 383843, Miss = 243259, Miss_rate = 0.634, Pending_hits = 8303, Reservation_fails = 517441
	L1D_cache_core[15]: Access = 361265, Miss = 223304, Miss_rate = 0.618, Pending_hits = 7562, Reservation_fails = 438177
	L1D_cache_core[16]: Access = 375414, Miss = 231425, Miss_rate = 0.616, Pending_hits = 8064, Reservation_fails = 464886
	L1D_cache_core[17]: Access = 361306, Miss = 224115, Miss_rate = 0.620, Pending_hits = 7546, Reservation_fails = 453637
	L1D_cache_core[18]: Access = 392318, Miss = 248123, Miss_rate = 0.632, Pending_hits = 8226, Reservation_fails = 526189
	L1D_cache_core[19]: Access = 379286, Miss = 237428, Miss_rate = 0.626, Pending_hits = 7799, Reservation_fails = 490207
	L1D_cache_core[20]: Access = 365127, Miss = 227562, Miss_rate = 0.623, Pending_hits = 7692, Reservation_fails = 460827
	L1D_cache_core[21]: Access = 353530, Miss = 221736, Miss_rate = 0.627, Pending_hits = 7925, Reservation_fails = 460355
	L1D_cache_core[22]: Access = 369587, Miss = 229682, Miss_rate = 0.621, Pending_hits = 7607, Reservation_fails = 458043
	L1D_cache_core[23]: Access = 343909, Miss = 214420, Miss_rate = 0.623, Pending_hits = 7462, Reservation_fails = 455135
	L1D_cache_core[24]: Access = 356675, Miss = 218778, Miss_rate = 0.613, Pending_hits = 7553, Reservation_fails = 440469
	L1D_cache_core[25]: Access = 367947, Miss = 226892, Miss_rate = 0.617, Pending_hits = 7601, Reservation_fails = 442650
	L1D_cache_core[26]: Access = 384743, Miss = 233145, Miss_rate = 0.606, Pending_hits = 8186, Reservation_fails = 473837
	L1D_cache_core[27]: Access = 386977, Miss = 234431, Miss_rate = 0.606, Pending_hits = 7839, Reservation_fails = 475678
	L1D_cache_core[28]: Access = 384750, Miss = 230958, Miss_rate = 0.600, Pending_hits = 7971, Reservation_fails = 452444
	L1D_cache_core[29]: Access = 299223, Miss = 179727, Miss_rate = 0.601, Pending_hits = 6312, Reservation_fails = 287106
	L1D_total_cache_accesses = 10945615
	L1D_total_cache_misses = 6808997
	L1D_total_cache_miss_rate = 0.6221
	L1D_total_cache_pending_hits = 230105
	L1D_total_cache_reservation_fails = 13538269
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3887934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 230105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5395031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13537885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1413898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 230105
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10926968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 487822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13050063
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8557, 15469, 8138, 11959, 5067, 10694, 22098, 4274, 10716, 8992, 18495, 9559, 11694, 7483, 14553, 11919, 15860, 6308, 36106, 9426, 12745, 7129, 7248, 8136, 
gpgpu_n_tot_thrd_icount = 232361984
gpgpu_n_tot_w_icount = 7261312
gpgpu_n_stall_shd_mem = 7366826
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6808929
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12397083
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7068959
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 297867
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180552	W0_Idle:34701739	W0_Scoreboard:89273981	W1:2387902	W2:840162	W3:516454	W4:368766	W5:290660	W6:225865	W7:206354	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84157	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:126212
single_issue_nums: WS0:1887033	WS1:1800579	WS2:1806598	WS3:1767102	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54471432 {8:6808929,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 272357160 {40:6808929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3557 
max_icnt2mem_latency = 1582 
maxmrqlatency = 2937 
max_icnt2sh_latency = 77 
averagemflatency = 452 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:576821 	8502 	16735 	35338 	38557 	21354 	17309 	21222 	14037 	792 	78 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1091197 	3665874 	2038524 	27998 	3983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1446579 	339088 	1531982 	3443593 	65785 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3502432 	2213054 	945405 	158406 	8175 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1502 	1877 	198 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         7         6        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         6        12        12         7         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         7         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        50        47         6         4        12        12         6         8         8         8 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         6         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         8         7         6 
maximum service time to same row:
dram[0]:     89098     90658     42006     47498    156074    165557    102783    109336     54291     50655    108985    113178    101081     99727     60299     17256 
dram[1]:     91745     93775     50991     54484    167180    198422    114343    130863     48539     44848    116947    119787    104663    105170     15061     17098 
dram[2]:    154334    150625     64674     61090    199035    199791    135522    139629     16638     20786    123177    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    148415    151079     23846     23866    176496    176902    102880     99834     90760    102041 
dram[4]:    170993    167909     67431     54367    203533    204528    155956    163874     32767     41211    176457    175645     97805    137490     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    169813    175023     39500     37736    175037    175551    136132    151602     90150     90557 
dram[6]:    162718    164470    132747     54046     35306     77635    180233    186661     47643     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     49134     55165     78892     82296    192407    198077     32110     32712    175046    177076    159210    181940     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    204301    210527     35764     25952    180169    180981    214696    214153     18237     19497 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     61349     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     25202     47405    149481    152308     80295     85020     33232     31360    187275    113157    172253    170285     86486     60383 
dram[11]:     85373     86583     47406     47812    154044    152655     90957     96970     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.173117  1.172283  1.168823  1.172338  1.190009  1.190898  1.153221  1.149769  1.107029  1.129557  1.132680  1.125948  1.115396  1.139606  1.126889  1.108074 
dram[1]:  1.165299  1.158321  1.165563  1.174858  1.180313  1.166522  1.154302  1.168520  1.128098  1.126713  1.129529  1.140699  1.140286  1.135252  1.127088  1.127660 
dram[2]:  1.163642  1.154783  1.174778  1.173794  1.181491  1.175732  1.172912  1.162915  1.093941  1.108678  1.113791  1.141116  1.112287  1.119390  1.134739  1.125642 
dram[3]:  1.181873  1.189090  1.197744  1.187711  1.201000  1.196855  1.171838  1.184242  1.095844  1.107345  1.125876  1.125987  1.112353  1.141872  1.121231  1.119376 
dram[4]:  1.206114  1.198605  1.174438  1.180246  1.187748  1.194824  1.173826  1.176506  1.103308  1.107876  1.134057  1.137350  1.135054  1.135267  1.116131  1.104568 
dram[5]:  1.171954  1.163934  1.178987  1.186898  1.199131  1.180925  1.163516  1.168938  1.105324  1.103549  1.136889  1.124508  1.125037  1.116552  1.118425  1.127221 
dram[6]:  1.160501  1.170792  1.182375  1.174107  1.172810  1.182159  1.180636  1.170395  1.133419  1.113021  1.136795  1.161155  1.134294  1.127573  1.153467  1.136200 
dram[7]:  1.167744  1.169388  1.188544  1.177679  1.179018  1.164702  1.159610  1.165644  1.107174  1.102812  1.133196  1.133929  1.108546  1.108689  1.124537  1.131530 
dram[8]:  1.180642  1.171829  1.175719  1.173512  1.177253  1.175119  1.203227  1.175060  1.109615  1.143101  1.156603  1.146341  1.121023  1.103072  1.123496  1.105184 
dram[9]:  1.198567  1.200275  1.188926  1.152448  1.179175  1.180917  1.148825  1.146199  1.121896  1.117933  1.158125  1.145387  1.110103  1.139021  1.146211  1.124725 
dram[10]:  1.183246  1.180686  1.161379  1.175182  1.169861  1.197710  1.151390  1.169446  1.124677  1.120619  1.151222  1.136191  1.098017  1.108689  1.127523  1.124847 
dram[11]:  1.164695  1.161952  1.160895  1.168108  1.195826  1.188966  1.160339  1.161750  1.128146  1.126730  1.114294  1.123044  1.109528  1.131622  1.159300  1.144685 
average row locality = 750767/652918 = 1.149864
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3906      3719      3884      3755      3883      3768      3831      3731      3827      3749      3816      3710      3671      3701      3579      3525 
dram[1]:      3972      3998      3872      3944      3921      4042      4092      4098      4051      4028      3959      4078      3988      3943      3775      3653 
dram[2]:      3906      3885      3838      3843      3945      3934      3975      3926      3936      3999      3925      3744      3781      3810      3712      3724 
dram[3]:      3909      3875      3822      3866      3842      3958      3928      3953      3876      3920      3855      3852      3780      3805      3570      3657 
dram[4]:      4139      3947      4181      4027      4188      4017      4126      3866      4069      3995      3866      3983      4171      3952      4021      3845 
dram[5]:      3693      3692      3748      3696      3866      3727      3693      3688      3799      3762      3837      3712      3787      3717      3636      3551 
dram[6]:      4263      4254      4441      4208      4486      4413      4268      4238      4426      4402      4313      4143      4482      4160      4205      4091 
dram[7]:      3794      3652      3984      3725      3866      3755      3807      3800      3843      3647      3837      3683      3689      3657      3634      3639 
dram[8]:      4190      4010      4048      3943      3985      3939      4251      3920      4120      4018      4195      3995      4119      3839      3918      3687 
dram[9]:      4014      4352      3908      4120      3975      4406      3960      4312      3930      4370      3977      4333      3788      4067      3850      4083 
dram[10]:      3842      3886      3807      3864      3967      3871      3894      3927      3915      3837      4050      3896      3926      3707      3686      3662 
dram[11]:      3838      3738      3788      3648      3896      3599      3973      3584      3900      3663      3812      3660      3732      3480      3775      3489 
total dram reads = 750556
bank skew: 4486/3480 = 1.29
chip skew: 68793/59575 = 1.15
number of total write accesses:
dram[0]:        14         9         0         0         0         0         0         0         0         0         0         0         8        14         0         8 
dram[1]:        15        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:        12        17         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[4]:        13        19         0         0         0         0         0         0         0         0         0         0        20         4        18         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         8 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         9        13        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         0 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0        12        18        23         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        20        20         4        18 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 732
min_bank_accesses = 0!
chip skew: 100/13 = 7.69
average mf latency per bank:
dram[0]:       4288      4396      2200      2381      2182      2310      2368      2372      2319      2529      2419      2544      6759      6587     11521     11764
dram[1]:       4374      4167      2403      2391      2326      2207      2097      2156      2408      2403      2418      2286      6511      6436     10910     10754
dram[2]:       4135      4416      2395      2346      2294      2306      2336      2289      2403      2154      2339      2504      6852      6638     10774     11099
dram[3]:       4254      4360      2398      2480      2284      2147      2346      2386      2308      2386      2353      2387      6666      6791     11718     11395
dram[4]:       4229      4186      2383      2457      2136      2137      2249      2387      2251      2301      2422      2423      5956      6481     10323     11130
dram[5]:       4424      4290      2407      2387      2230      2418      2437      2304      2447      2463      2407      2418      6802      6848     11279     11475
dram[6]:       3444      3541      2143      2216      2101      2235      1957      2100      2173      2271      2143      2353      5763      6364      9813     10296
dram[7]:       4305      4398      2277      2328      2440      2357      2374      2270      2594      2549      2529      2452      6988      7118     11050     10805
dram[8]:       3703      3915      2119      2301      2261      2333      2154      2534      2150      2393      2249      2410      6633      6829     10675     11139
dram[9]:       3938      3627      2327      2062      2336      2116      2406      2119      2535      2301      2370      2251      6932      6608     10044      9805
dram[10]:       4076      4154      2177      2106      2273      2242      2263      2206      2551      2577      2445      2465      6863      6879     10813     10860
dram[11]:       3936      4064      2151      2277      2317      2418      2308      2481      2608      2573      2509      2440      7111      7319     10619     11491
maximum mf latency per bank:
dram[0]:       2664      2423      2512      2489      2572      2428      2368      2275      2619      2390      2438      2389      2700      2763      2145      2473
dram[1]:       2513      2884      2499      2614      2504      2689      2528      2567      2788      2707      2659      2716      2803      2752      2677      2342
dram[2]:       2825      2583      2598      2364      2746      2468      2530      2455      2708      2891      2899      2735      2709      2532      2735      2529
dram[3]:       2706      2730      2533      2719      2850      2880      2906      2629      2663      2655      2888      2736      2720      2690      2770      2671
dram[4]:       3506      2689      2635      2767      2616      2753      2553      2790      2589      2746      2683      2676      2650      2929      2633      2714
dram[5]:       2502      2307      2481      2370      2847      2785      2761      2286      2589      2568      2710      2513      2787      2726      2517      3244
dram[6]:       2746      2939      2487      2615      2717      2834      2522      2854      2913      2951      2587      3019      2718      3096      2915      2729
dram[7]:       2274      2561      2275      2322      2525      2543      2535      2540      2325      2400      2352      2375      2414      2394      3049      2571
dram[8]:       2583      2715      2569      2503      2733      2693      2587      2553      2864      2618      2648      2499      2661      2444      2781      2565
dram[9]:       2488      2525      2004      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      3557      2376      2515
dram[10]:       2315      2807      2180      2496      2193      2631      2649      2525      2704      2457      2493      2783      2215      2538      2058      2491
dram[11]:       2801      2342      2638      2401      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2741      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9089458 n_act=52382 n_pre=52366 n_ref_event=4572360550251980812 n_req=60071 n_rd=60055 n_rd_L2_A=0 n_write=0 n_wr_bk=53 bw_util=0.026
n_activity=1512297 dram_eff=0.159
bk0: 3906a 9029868i bk1: 3719a 9041697i bk2: 3884a 9034321i bk3: 3755a 9040216i bk4: 3883a 9035057i bk5: 3768a 9043402i bk6: 3831a 9033152i bk7: 3731a 9036545i bk8: 3827a 9025625i bk9: 3749a 9031501i bk10: 3816a 9030180i bk11: 3710a 9035281i bk12: 3671a 9035359i bk13: 3701a 9037087i bk14: 3579a 9043988i bk15: 3525a 9045463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128165
Row_Buffer_Locality_read = 0.128199
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.671248
Bank_Level_Parallism_Col = 1.507056
Bank_Level_Parallism_Ready = 1.084217
write_to_read_ratio_blp_rw_average = 0.000427
GrpLevelPara = 1.333847 

BW Util details:
bwutil = 0.025997 
total_CMD = 9248518 
util_bw = 240432 
Wasted_Col = 763723 
Wasted_Row = 299408 
Idle = 7944955 

BW Util Bottlenecks: 
RCDc_limit = 1036077 
RCDWRc_limit = 160 
WTRc_limit = 787 
RTWc_limit = 380 
CCDLc_limit = 27798 
rwq = 0 
CCDLc_limit_alone = 27750 
WTRc_limit_alone = 749 
RTWc_limit_alone = 370 

Commands details: 
total_CMD = 9248518 
n_nop = 9089458 
Read = 60055 
Write = 0 
L2_Alloc = 0 
L2_WB = 53 
n_act = 52382 
n_pre = 52366 
n_ref = 4572360550251980812 
n_req = 60071 
total_req = 60108 

Dual Bus Interface Util: 
issued_total_row = 104748 
issued_total_col = 60108 
Row_Bus_Util =  0.011326 
CoL_Bus_Util = 0.006499 
Either_Row_CoL_Bus_Util = 0.017198 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.036439 
queue_avg = 0.260685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9081759 n_act=55214 n_pre=55198 n_ref_event=3908412411465448049 n_req=63434 n_rd=63414 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.02746
n_activity=1519497 dram_eff=0.1671
bk0: 3972a 9027182i bk1: 3998a 9021384i bk2: 3872a 9025411i bk3: 3944a 9023008i bk4: 3921a 9026315i bk5: 4042a 9014869i bk6: 4092a 9012577i bk7: 4098a 9010857i bk8: 4051a 9007641i bk9: 4028a 9005159i bk10: 3959a 9017546i bk11: 4078a 9006680i bk12: 3988a 9015773i bk13: 3943a 9013534i bk14: 3775a 9026956i bk15: 3653a 9033217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129788
Row_Buffer_Locality_read = 0.129829
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.875878
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027457 
total_CMD = 9248518 
util_bw = 253936 
Wasted_Col = 772246 
Wasted_Row = 287390 
Idle = 7934946 

BW Util Bottlenecks: 
RCDc_limit = 1071708 
RCDWRc_limit = 170 
WTRc_limit = 1625 
RTWc_limit = 3390 
CCDLc_limit = 31594 
rwq = 0 
CCDLc_limit_alone = 31345 
WTRc_limit_alone = 1575 
RTWc_limit_alone = 3191 

Commands details: 
total_CMD = 9248518 
n_nop = 9081759 
Read = 63414 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 55214 
n_pre = 55198 
n_ref = 3908412411465448049 
n_req = 63434 
total_req = 63484 

Dual Bus Interface Util: 
issued_total_row = 110412 
issued_total_col = 63484 
Row_Bus_Util =  0.011938 
CoL_Bus_Util = 0.006864 
Either_Row_CoL_Bus_Util = 0.018031 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.042798 
queue_avg = 0.283699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9084838 n_act=54135 n_pre=54119 n_ref_event=3908412411465448049 n_req=61904 n_rd=61883 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.0268
n_activity=1507815 dram_eff=0.1644
bk0: 3906a 9027432i bk1: 3885a 9023641i bk2: 3838a 9031608i bk3: 3843a 9028765i bk4: 3945a 9024902i bk5: 3934a 9027310i bk6: 3975a 9020307i bk7: 3926a 9025966i bk8: 3936a 9012496i bk9: 3999a 9011374i bk10: 3925a 9019829i bk11: 3744a 9030371i bk12: 3781a 9022580i bk13: 3810a 9024453i bk14: 3712a 9030511i bk15: 3724a 9030167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125695
Row_Buffer_Locality_read = 0.125737
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.817701
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.081246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026797 
total_CMD = 9248518 
util_bw = 247836 
Wasted_Col = 768241 
Wasted_Row = 286751 
Idle = 7945690 

BW Util Bottlenecks: 
RCDc_limit = 1058888 
RCDWRc_limit = 189 
WTRc_limit = 1468 
RTWc_limit = 1133 
CCDLc_limit = 29307 
rwq = 0 
CCDLc_limit_alone = 29177 
WTRc_limit_alone = 1393 
RTWc_limit_alone = 1078 

Commands details: 
total_CMD = 9248518 
n_nop = 9084838 
Read = 61883 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54135 
n_pre = 54119 
n_ref = 3908412411465448049 
n_req = 61904 
total_req = 61959 

Dual Bus Interface Util: 
issued_total_row = 108254 
issued_total_col = 61959 
Row_Bus_Util =  0.011705 
CoL_Bus_Util = 0.006699 
Either_Row_CoL_Bus_Util = 0.017698 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.039913 
queue_avg = 0.282004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9086781 n_act=53334 n_pre=53318 n_ref_event=2891422515659624736 n_req=61480 n_rd=61468 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.0266
n_activity=1507584 dram_eff=0.1632
bk0: 3909a 9030751i bk1: 3875a 9030635i bk2: 3822a 9035198i bk3: 3866a 9030211i bk4: 3842a 9036935i bk5: 3958a 9028156i bk6: 3928a 9022781i bk7: 3953a 9023909i bk8: 3876a 9017984i bk9: 3920a 9016467i bk10: 3855a 9022568i bk11: 3852a 9023406i bk12: 3780a 9027964i bk13: 3805a 9029433i bk14: 3570a 9040179i bk15: 3657a 9032130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132694
Row_Buffer_Locality_read = 0.132703
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.786755
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.089476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026604 
total_CMD = 9248518 
util_bw = 246052 
Wasted_Col = 761353 
Wasted_Row = 289876 
Idle = 7951237 

BW Util Bottlenecks: 
RCDc_limit = 1044216 
RCDWRc_limit = 123 
WTRc_limit = 701 
RTWc_limit = 1180 
CCDLc_limit = 29264 
rwq = 0 
CCDLc_limit_alone = 29170 
WTRc_limit_alone = 665 
RTWc_limit_alone = 1122 

Commands details: 
total_CMD = 9248518 
n_nop = 9086781 
Read = 61468 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 53334 
n_pre = 53318 
n_ref = 2891422515659624736 
n_req = 61480 
total_req = 61513 

Dual Bus Interface Util: 
issued_total_row = 106652 
issued_total_col = 61513 
Row_Bus_Util =  0.011532 
CoL_Bus_Util = 0.006651 
Either_Row_CoL_Bus_Util = 0.017488 
Issued_on_Two_Bus_Simul_Util = 0.000695 
issued_two_Eff = 0.039744 
queue_avg = 0.282942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9080071 n_act=55861 n_pre=55845 n_ref_event=2891422515659624736 n_req=64416 n_rd=64393 n_rd_L2_A=0 n_write=0 n_wr_bk=74 bw_util=0.02788
n_activity=1508443 dram_eff=0.1709
bk0: 4139a 9014488i bk1: 3947a 9023265i bk2: 4181a 9003467i bk3: 4027a 9017012i bk4: 4188a 9011421i bk5: 4017a 9020720i bk6: 4126a 9007969i bk7: 3866a 9025143i bk8: 4069a 9003774i bk9: 3995a 9009572i bk10: 3866a 9021139i bk11: 3983a 9013752i bk12: 4171a 9000272i bk13: 3952a 9018060i bk14: 4021a 9004799i bk15: 3845a 9014541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132979
Row_Buffer_Locality_read = 0.133027
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.957192
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.087274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027882 
total_CMD = 9248518 
util_bw = 257868 
Wasted_Col = 769828 
Wasted_Row = 276874 
Idle = 7943948 

BW Util Bottlenecks: 
RCDc_limit = 1077822 
RCDWRc_limit = 219 
WTRc_limit = 1560 
RTWc_limit = 1917 
CCDLc_limit = 33448 
rwq = 0 
CCDLc_limit_alone = 33284 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 1819 

Commands details: 
total_CMD = 9248518 
n_nop = 9080071 
Read = 64393 
Write = 0 
L2_Alloc = 0 
L2_WB = 74 
n_act = 55861 
n_pre = 55845 
n_ref = 2891422515659624736 
n_req = 64416 
total_req = 64467 

Dual Bus Interface Util: 
issued_total_row = 111706 
issued_total_col = 64467 
Row_Bus_Util =  0.012078 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.018213 
Issued_on_Two_Bus_Simul_Util = 0.000835 
issued_two_Eff = 0.045866 
queue_avg = 0.303515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9091224 n_act=51960 n_pre=51944 n_ref_event=2891422515659624736 n_req=59608 n_rd=59604 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.02578
n_activity=1518388 dram_eff=0.1571
bk0: 3693a 9042155i bk1: 3692a 9040052i bk2: 3748a 9038666i bk3: 3696a 9041718i bk4: 3866a 9032841i bk5: 3727a 9040044i bk6: 3693a 9039751i bk7: 3688a 9043653i bk8: 3799a 9026006i bk9: 3762a 9027073i bk10: 3837a 9028009i bk11: 3712a 9033423i bk12: 3787a 9028750i bk13: 3717a 9029738i bk14: 3636a 9033127i bk15: 3551a 9039962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128523
Row_Buffer_Locality_read = 0.128515
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.689170
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025784 
total_CMD = 9248518 
util_bw = 238468 
Wasted_Col = 759508 
Wasted_Row = 302389 
Idle = 7948153 

BW Util Bottlenecks: 
RCDc_limit = 1027722 
RCDWRc_limit = 30 
WTRc_limit = 242 
RTWc_limit = 1333 
CCDLc_limit = 27982 
rwq = 0 
CCDLc_limit_alone = 27904 
WTRc_limit_alone = 230 
RTWc_limit_alone = 1267 

Commands details: 
total_CMD = 9248518 
n_nop = 9091224 
Read = 59604 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 51960 
n_pre = 51944 
n_ref = 2891422515659624736 
n_req = 59608 
total_req = 59617 

Dual Bus Interface Util: 
issued_total_row = 103904 
issued_total_col = 59617 
Row_Bus_Util =  0.011235 
CoL_Bus_Util = 0.006446 
Either_Row_CoL_Bus_Util = 0.017007 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.039588 
queue_avg = 0.289339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289339
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9071200 n_act=59580 n_pre=59564 n_ref_event=2891422515659624736 n_req=68814 n_rd=68793 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.02978
n_activity=1516542 dram_eff=0.1816
bk0: 4263a 8990033i bk1: 4254a 8986562i bk2: 4441a 8966918i bk3: 4208a 8989366i bk4: 4486a 8963368i bk5: 4413a 8969847i bk6: 4268a 8986607i bk7: 4238a 8983811i bk8: 4426a 8958744i bk9: 4402a 8958866i bk10: 4313a 8969607i bk11: 4143a 8987621i bk12: 4482a 8953990i bk13: 4160a 8976264i bk14: 4205a 8976558i bk15: 4091a 8985187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134362
Row_Buffer_Locality_read = 0.134389
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.411694
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029783 
total_CMD = 9248518 
util_bw = 275452 
Wasted_Col = 773573 
Wasted_Row = 263305 
Idle = 7936188 

BW Util Bottlenecks: 
RCDc_limit = 1117017 
RCDWRc_limit = 149 
WTRc_limit = 1719 
RTWc_limit = 5928 
CCDLc_limit = 39621 
rwq = 0 
CCDLc_limit_alone = 39163 
WTRc_limit_alone = 1623 
RTWc_limit_alone = 5566 

Commands details: 
total_CMD = 9248518 
n_nop = 9071200 
Read = 68793 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 59580 
n_pre = 59564 
n_ref = 2891422515659624736 
n_req = 68814 
total_req = 68863 

Dual Bus Interface Util: 
issued_total_row = 119144 
issued_total_col = 68863 
Row_Bus_Util =  0.012882 
CoL_Bus_Util = 0.007446 
Either_Row_CoL_Bus_Util = 0.019173 
Issued_on_Two_Bus_Simul_Util = 0.001156 
issued_two_Eff = 0.060282 
queue_avg = 0.429165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429165
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9089443 n_act=52446 n_pre=52430 n_ref_event=2891422515659624736 n_req=60030 n_rd=60012 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.02598
n_activity=1499059 dram_eff=0.1603
bk0: 3794a 9041256i bk1: 3652a 9046646i bk2: 3984a 9030746i bk3: 3725a 9045179i bk4: 3866a 9034498i bk5: 3755a 9039452i bk6: 3807a 9036612i bk7: 3800a 9035910i bk8: 3843a 9025685i bk9: 3647a 9036695i bk10: 3837a 9030154i bk11: 3683a 9041346i bk12: 3689a 9033934i bk13: 3657a 9037123i bk14: 3634a 9040688i bk15: 3639a 9038621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126520
Row_Buffer_Locality_read = 0.126558
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.677355
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.082673
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025982 
total_CMD = 9248518 
util_bw = 240292 
Wasted_Col = 760851 
Wasted_Row = 292896 
Idle = 7954479 

BW Util Bottlenecks: 
RCDc_limit = 1036477 
RCDWRc_limit = 166 
WTRc_limit = 992 
RTWc_limit = 1478 
CCDLc_limit = 27810 
rwq = 0 
CCDLc_limit_alone = 27681 
WTRc_limit_alone = 952 
RTWc_limit_alone = 1389 

Commands details: 
total_CMD = 9248518 
n_nop = 9089443 
Read = 60012 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52446 
n_pre = 52430 
n_ref = 2891422515659624736 
n_req = 60030 
total_req = 60073 

Dual Bus Interface Util: 
issued_total_row = 104876 
issued_total_col = 60073 
Row_Bus_Util =  0.011340 
CoL_Bus_Util = 0.006495 
Either_Row_CoL_Bus_Util = 0.017200 
Issued_on_Two_Bus_Simul_Util = 0.000635 
issued_two_Eff = 0.036926 
queue_avg = 0.240198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240198
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9080733 n_act=55725 n_pre=55709 n_ref_event=2891422515659624736 n_req=64193 n_rd=64177 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02778
n_activity=1491751 dram_eff=0.1722
bk0: 4190a 9006543i bk1: 4010a 9015188i bk2: 4048a 9017753i bk3: 3943a 9020504i bk4: 3985a 9020266i bk5: 3939a 9019666i bk6: 4251a 9004172i bk7: 3920a 9019119i bk8: 4120a 8996358i bk9: 4018a 9008351i bk10: 4195a 8998839i bk11: 3995a 9016106i bk12: 4119a 8996547i bk13: 3839a 9017846i bk14: 3918a 9008814i bk15: 3687a 9025912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132117
Row_Buffer_Locality_read = 0.132135
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.985431
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.087297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027782 
total_CMD = 9248518 
util_bw = 256940 
Wasted_Col = 768200 
Wasted_Row = 272630 
Idle = 7950748 

BW Util Bottlenecks: 
RCDc_limit = 1075377 
RCDWRc_limit = 123 
WTRc_limit = 1323 
RTWc_limit = 3363 
CCDLc_limit = 33133 
rwq = 0 
CCDLc_limit_alone = 32808 
WTRc_limit_alone = 1249 
RTWc_limit_alone = 3112 

Commands details: 
total_CMD = 9248518 
n_nop = 9080733 
Read = 64177 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55725 
n_pre = 55709 
n_ref = 2891422515659624736 
n_req = 64193 
total_req = 64235 

Dual Bus Interface Util: 
issued_total_row = 111434 
issued_total_col = 64235 
Row_Bus_Util =  0.012049 
CoL_Bus_Util = 0.006945 
Either_Row_CoL_Bus_Util = 0.018142 
Issued_on_Two_Bus_Simul_Util = 0.000852 
issued_two_Eff = 0.046989 
queue_avg = 0.343084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9079090 n_act=56783 n_pre=56767 n_ref_event=3544670595274797939 n_req=65473 n_rd=65445 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.02835
n_activity=1482715 dram_eff=0.1768
bk0: 4014a 9007689i bk1: 4352a 8983228i bk2: 3908a 9014409i bk3: 4120a 9002684i bk4: 3975a 9006848i bk5: 4406a 8977583i bk6: 3960a 9003903i bk7: 4312a 8973541i bk8: 3930a 8998998i bk9: 4370a 8966439i bk10: 3977a 9002066i bk11: 4333a 8975419i bk12: 3788a 9005355i bk13: 4067a 8985860i bk14: 3850a 9003102i bk15: 4083a 8991873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132879
Row_Buffer_Locality_read = 0.132905
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 3.253381
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028348 
total_CMD = 9248518 
util_bw = 262180 
Wasted_Col = 756395 
Wasted_Row = 265235 
Idle = 7964708 

BW Util Bottlenecks: 
RCDc_limit = 1076371 
RCDWRc_limit = 178 
WTRc_limit = 2300 
RTWc_limit = 6474 
CCDLc_limit = 36324 
rwq = 0 
CCDLc_limit_alone = 35805 
WTRc_limit_alone = 2216 
RTWc_limit_alone = 6039 

Commands details: 
total_CMD = 9248518 
n_nop = 9079090 
Read = 65445 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 56783 
n_pre = 56767 
n_ref = 3544670595274797939 
n_req = 65473 
total_req = 65545 

Dual Bus Interface Util: 
issued_total_row = 113550 
issued_total_col = 65545 
Row_Bus_Util =  0.012278 
CoL_Bus_Util = 0.007087 
Either_Row_CoL_Bus_Util = 0.018319 
Issued_on_Two_Bus_Simul_Util = 0.001045 
issued_two_Eff = 0.057057 
queue_avg = 0.405711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.405711
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9085588 n_act=53793 n_pre=53777 n_ref_event=3544670595274797939 n_req=61757 n_rd=61737 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.02673
n_activity=1497943 dram_eff=0.165
bk0: 3842a 9031385i bk1: 3886a 9031473i bk2: 3807a 9033218i bk3: 3864a 9036476i bk4: 3967a 9025526i bk5: 3871a 9034774i bk6: 3894a 9024988i bk7: 3927a 9024318i bk8: 3915a 9018226i bk9: 3837a 9019363i bk10: 4050a 9015943i bk11: 3896a 9023803i bk12: 3926a 9015698i bk13: 3707a 9029383i bk14: 3686a 9035635i bk15: 3662a 9035592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129151
Row_Buffer_Locality_read = 0.129161
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 2.788648
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.080550
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026732 
total_CMD = 9248518 
util_bw = 247228 
Wasted_Col = 765703 
Wasted_Row = 287063 
Idle = 7948524 

BW Util Bottlenecks: 
RCDc_limit = 1053493 
RCDWRc_limit = 185 
WTRc_limit = 1205 
RTWc_limit = 751 
CCDLc_limit = 29731 
rwq = 0 
CCDLc_limit_alone = 29653 
WTRc_limit_alone = 1161 
RTWc_limit_alone = 717 

Commands details: 
total_CMD = 9248518 
n_nop = 9085588 
Read = 61737 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 53793 
n_pre = 53777 
n_ref = 3544670595274797939 
n_req = 61757 
total_req = 61807 

Dual Bus Interface Util: 
issued_total_row = 107570 
issued_total_col = 61807 
Row_Bus_Util =  0.011631 
CoL_Bus_Util = 0.006683 
Either_Row_CoL_Bus_Util = 0.017617 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.039569 
queue_avg = 0.274585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274585
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9248518 n_nop=9090565 n_act=51843 n_pre=51827 n_ref_event=3544670595274797939 n_req=59587 n_rd=59575 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02578
n_activity=1518622 dram_eff=0.157
bk0: 3838a 9037697i bk1: 3738a 9041961i bk2: 3788a 9037549i bk3: 3648a 9048409i bk4: 3896a 9037493i bk5: 3599a 9052783i bk6: 3973a 9023530i bk7: 3584a 9045581i bk8: 3900a 9023820i bk9: 3663a 9037305i bk10: 3812a 9028926i bk11: 3660a 9039415i bk12: 3732a 9033328i bk13: 3480a 9048965i bk14: 3775a 9036399i bk15: 3489a 9051720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130112
Row_Buffer_Locality_read = 0.130138
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.632179
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025784 
total_CMD = 9248518 
util_bw = 238468 
Wasted_Col = 762461 
Wasted_Row = 304144 
Idle = 7943445 

BW Util Bottlenecks: 
RCDc_limit = 1027781 
RCDWRc_limit = 131 
WTRc_limit = 530 
RTWc_limit = 467 
CCDLc_limit = 27091 
rwq = 0 
CCDLc_limit_alone = 27043 
WTRc_limit_alone = 504 
RTWc_limit_alone = 445 

Commands details: 
total_CMD = 9248518 
n_nop = 9090565 
Read = 59575 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 51843 
n_pre = 51827 
n_ref = 3544670595274797939 
n_req = 59587 
total_req = 59617 

Dual Bus Interface Util: 
issued_total_row = 103670 
issued_total_col = 59617 
Row_Bus_Util =  0.011209 
CoL_Bus_Util = 0.006446 
Either_Row_CoL_Bus_Util = 0.017079 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.033770 
queue_avg = 0.256754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 281570, Miss = 30397, Miss_rate = 0.108, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[1]: Access = 284337, Miss = 29661, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 788
L2_cache_bank[2]: Access = 289924, Miss = 31633, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 282658, Miss = 31786, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 282149, Miss = 31018, Miss_rate = 0.110, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 284810, Miss = 30867, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 285926, Miss = 30582, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 289191, Miss = 30889, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 287675, Miss = 32769, Miss_rate = 0.114, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[9]: Access = 290148, Miss = 31632, Miss_rate = 0.109, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 283587, Miss = 30059, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280119, Miss = 29545, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 279361, Miss = 34886, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 86
L2_cache_bank[13]: Access = 286948, Miss = 33913, Miss_rate = 0.118, Pending_hits = 15, Reservation_fails = 236
L2_cache_bank[14]: Access = 286923, Miss = 30460, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 281835, Miss = 29559, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 285463, Miss = 32829, Miss_rate = 0.115, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[17]: Access = 286568, Miss = 31351, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 283394, Miss = 31406, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 285251, Miss = 34050, Miss_rate = 0.119, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[20]: Access = 284823, Miss = 31087, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[21]: Access = 282043, Miss = 30652, Miss_rate = 0.109, Pending_hits = 6, Reservation_fails = 32
L2_cache_bank[22]: Access = 283182, Miss = 30714, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 279691, Miss = 28861, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6827576
L2_total_cache_misses = 750606
L2_total_cache_miss_rate = 0.1099
L2_total_cache_pending_hits = 262
L2_total_cache_reservation_fails = 1143
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6058112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 271387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 261
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6808929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 933
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 210
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6827576
icnt_total_pkts_simt_to_mem=6827576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6827576
Req_Network_cycles = 3606412
Req_Network_injected_packets_per_cycle =       1.8932 
Req_Network_conflicts_per_cycle =       1.4364
Req_Network_conflicts_per_cycle_util =       8.3796
Req_Bank_Level_Parallism =      11.0446
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1348
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1235

Reply_Network_injected_packets_num = 6827576
Reply_Network_cycles = 3606412
Reply_Network_injected_packets_per_cycle =        1.8932
Reply_Network_conflicts_per_cycle =        0.8392
Reply_Network_conflicts_per_cycle_util =       4.9003
Reply_Bank_Level_Parallism =      11.0543
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2189
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0631
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 9 sec (10209 sec)
gpgpu_simulation_rate = 5143 (inst/sec)
gpgpu_simulation_rate = 353 (cycle/sec)
gpgpu_silicon_slowdown = 3866855x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 10206246.701000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 9.991000 ms.
Correct
GPGPU-Sim: *** exit detected ***
