// Seed: 1835655680
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output id_7,
    output id_8,
    output wire id_9
    , id_10
);
  always @(posedge id_1 or posedge id_4) begin
    id_9[1'b0] = id_4 | id_10;
  end
  logic id_11;
endmodule
