// Seed: 1936695201
module module_0 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wand id_8,
    output tri id_9,
    output logic id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    output wire id_14
);
  assign id_4 = id_8;
  always $signed(49);
  ;
  always id_10 <= -1'b0;
  assign id_3 = id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd93,
    parameter id_3  = 32'd85
) (
    output wor id_0,
    output tri0 id_1,
    output logic id_2,
    output wand _id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11
);
  wire id_13;
  always $signed(86);
  ;
  assign id_13 = 1 - id_11;
  logic _id_14[id_3 : (  -1 'd0 )];
  assign id_14 = id_13;
  assign id_7  = id_11;
  wire id_15;
  assign id_3 = id_6;
  always begin : LABEL_0
    if (1) id_2 = -1;
    id_2 = 1'b0;
  end
  always id_15 += id_10;
  assign id_2 = id_4;
  task id_16;
    input [id_14 : -1 'b0] id_17;
  endtask
  assign id_13 = id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_1,
      id_0,
      id_1,
      id_5,
      id_8,
      id_1,
      id_8,
      id_7,
      id_17,
      id_9,
      id_0,
      id_6,
      id_1
  );
endmodule
