<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>single_heap_sort</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <heap_sort_procedure>
                <Slack>7.30</Slack>
                <TripCount>2500000</TripCount>
                <Latency>
                    <range>
                        <min>27500000</min>
                        <max>62500015000000</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>275000000</min>
                        <max>625000150000000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>11</min>
                        <max>25000006</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </heap_sort_procedure>
            <VITIS_LOOP_79_1>
                <Slack>7.30</Slack>
                <TripCount>5000000</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_79_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>851</FF>
            <LUT>1387</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>single_heap_sort</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>23</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_we0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_d0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>23</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_we1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_d1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>23</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>single_heap_sort</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94</InstName>
                    <ModuleName>single_heap_sort_Pipeline_VITIS_LOOP_44_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <BindInstances>loop_iter_2_fu_133_p2 right_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_single_heap_sort_Pipeline_output_data_fu_101</InstName>
                    <ModuleName>single_heap_sort_Pipeline_output_data</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>101</ID>
                    <BindInstances>add_ln88_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109</InstName>
                    <ModuleName>single_heap_sort_Pipeline_VITIS_LOOP_44_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>109</ID>
                    <BindInstances>add_ln44_fu_155_p2 right_fu_173_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>i_fu_138_p2 add_ln79_fu_179_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>single_heap_sort_Pipeline_VITIS_LOOP_44_1</Name>
            <Loops>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.582</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>12500004</Average-caseLatency>
                    <Worst-caseLatency>25000004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.125 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 25000004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>5000000</max>
                            </range>
                        </TripCount>
                        <Latency>7 ~ 25000002</Latency>
                        <AbsoluteTimeLatency>70.000 ns ~ 0.250 sec</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>323</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>492</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="loop_iter_2_fu_133_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:44" URAM="0" VARIABLE="loop_iter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="right_fu_164_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:47" URAM="0" VARIABLE="right"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>single_heap_sort_Pipeline_VITIS_LOOP_44_11</Name>
            <Loops>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>319</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>489</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_155_p2" SOURCE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="right_fu_173_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:47" URAM="0" VARIABLE="right"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>single_heap_sort_Pipeline_output_data</Name>
            <Loops>
                <output_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5000002</Best-caseLatency>
                    <Average-caseLatency>5000002</Average-caseLatency>
                    <Worst-caseLatency>5000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_data>
                        <Name>output_data</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5000000</TripCount>
                        <Latency>5000000</Latency>
                        <AbsoluteTimeLatency>50.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_data>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_79_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:88" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>single_heap_sort</Name>
            <Loops>
                <heap_sort_procedure/>
                <VITIS_LOOP_79_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <heap_sort_procedure>
                        <Name>heap_sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2500000</TripCount>
                        <Latency>27500000 ~ 62500015000000</Latency>
                        <AbsoluteTimeLatency>0.275 sec ~ 6.3e+05 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>11</min>
                                <max>25000006</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>11 ~ 25000006</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_single_heap_sort_Pipeline_VITIS_LOOP_44_1_fu_94</Instance>
                        </InstanceList>
                    </heap_sort_procedure>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5000000</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_single_heap_sort_Pipeline_VITIS_LOOP_44_11_fu_109</Instance>
                        </InstanceList>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>851</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1387</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="heap_sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_138_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:75" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_179_p2" SOURCE="sort_seperate_bucket/single_heap_sort.c:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_we0" name="input_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_d0" name="input_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_address1" name="input_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce1" name="input_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_we1" name="input_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_d1" name="input_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_r_q1" name="input_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="23">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="23">
            <portMaps>
                <portMap portMapName="input_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="23">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">23, , </column>
                    <column name="input_r_address1">23, , </column>
                    <column name="input_r_d0">32, , </column>
                    <column name="input_r_d1">32, , </column>
                    <column name="input_r_q0">32, , </column>
                    <column name="input_r_q1">32, , </column>
                    <column name="output_r_address0">23, , </column>
                    <column name="output_r_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">inout, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset, </column>
                    <column name="input">input_r_ce0, port, , </column>
                    <column name="input">input_r_we0, port, , </column>
                    <column name="input">input_r_d0, port, , </column>
                    <column name="input">input_r_q0, port, , </column>
                    <column name="input">input_r_address1, port, offset, </column>
                    <column name="input">input_r_ce1, port, , </column>
                    <column name="input">input_r_we1, port, , </column>
                    <column name="input">input_r_d1, port, , </column>
                    <column name="input">input_r_q1, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:49" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:69" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:18" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:55" status="valid" parentFunction="merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:82" status="warning" parentFunction="merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:85" status="valid" parentFunction="merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:91" status="valid" parentFunction="merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:106" status="valid" parentFunction="merge_sort_batch0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:134" status="valid" parentFunction="merge_sort_batch1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:162" status="valid" parentFunction="merge_sort_batch2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:190" status="valid" parentFunction="merge_sort_batch3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:218" status="valid" parentFunction="merge_sort_batch4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:246" status="valid" parentFunction="merge_sort_batch5" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:280" status="valid" parentFunction="loser_tree_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:281" status="valid" parentFunction="loser_tree_64" variable="loser_tree" isDirective="0" options="variable=loser_tree type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:282" status="valid" parentFunction="loser_tree_64" variable="current_indices" isDirective="0" options="variable=current_indices type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:283" status="valid" parentFunction="loser_tree_64" variable="winner_index_stage0" isDirective="0" options="variable=winner_index_stage0 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:284" status="valid" parentFunction="loser_tree_64" variable="winner_index_stage1" isDirective="0" options="variable=winner_index_stage1 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:285" status="valid" parentFunction="loser_tree_64" variable="winner_index_stage2" isDirective="0" options="variable=winner_index_stage2 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:286" status="valid" parentFunction="loser_tree_64" variable="winner_index_stage3" isDirective="0" options="variable=winner_index_stage3 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:287" status="valid" parentFunction="loser_tree_64" variable="winner_index_stage4" isDirective="0" options="variable=winner_index_stage4 type=complete"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:293" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:298" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:306" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:311" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:316" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:321" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:326" status="valid" parentFunction="loser_tree_64" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:355" status="valid" parentFunction="loser_tree_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:356" status="valid" parentFunction="loser_tree_32" variable="loser_tree" isDirective="0" options="variable=loser_tree type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:357" status="valid" parentFunction="loser_tree_32" variable="current_indices" isDirective="0" options="variable=current_indices type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:358" status="valid" parentFunction="loser_tree_32" variable="winner_index_stage0" isDirective="0" options="variable=winner_index_stage0 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:359" status="valid" parentFunction="loser_tree_32" variable="winner_index_stage1" isDirective="0" options="variable=winner_index_stage1 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:360" status="valid" parentFunction="loser_tree_32" variable="winner_index_stage2" isDirective="0" options="variable=winner_index_stage2 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:361" status="valid" parentFunction="loser_tree_32" variable="winner_index_stage3" isDirective="0" options="variable=winner_index_stage3 type=complete"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:367" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:372" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:380" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:385" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:390" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:395" status="valid" parentFunction="loser_tree_32" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:423" status="valid" parentFunction="loser_tree_16" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:424" status="valid" parentFunction="loser_tree_16" variable="loser_tree" isDirective="0" options="variable=loser_tree type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:425" status="valid" parentFunction="loser_tree_16" variable="current_indices" isDirective="0" options="variable=current_indices type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:426" status="valid" parentFunction="loser_tree_16" variable="winner_index_stage0" isDirective="0" options="variable=winner_index_stage0 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:427" status="valid" parentFunction="loser_tree_16" variable="winner_index_stage1" isDirective="0" options="variable=winner_index_stage1 type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:428" status="valid" parentFunction="loser_tree_16" variable="winner_index_stage2" isDirective="0" options="variable=winner_index_stage2 type=complete"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:434" status="valid" parentFunction="loser_tree_16" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:439" status="valid" parentFunction="loser_tree_16" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:447" status="valid" parentFunction="loser_tree_16" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:452" status="valid" parentFunction="loser_tree_16" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:457" status="valid" parentFunction="loser_tree_16" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:14" status="valid" parentFunction="radix_sort_bin_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:15" status="valid" parentFunction="radix_sort_bin_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:29" status="valid" parentFunction="radix_sort_bin_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:30" status="warning" parentFunction="radix_sort_bin_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:68" status="valid" parentFunction="multi_radix_bin_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:69" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:70" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:71" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:72" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:73" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:74" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:77" status="warning" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:80" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:85" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:90" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:95" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:100" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:105" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_loser.c:9" status="valid" parentFunction="multi_radix_bin_loser_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_loser.c:10" status="valid" parentFunction="multi_radix_bin_loser_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_bin_loser.c:13" status="warning" parentFunction="multi_radix_bin_loser_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_loser.c:16" status="valid" parentFunction="multi_radix_bin_loser_64" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:14" status="valid" parentFunction="radix_sort_hex_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:15" status="valid" parentFunction="radix_sort_hex_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:29" status="valid" parentFunction="radix_sort_hex_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:30" status="warning" parentFunction="radix_sort_hex_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" status="valid" parentFunction="multi_radix_hex_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:68" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:69" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:70" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:72" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:73" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:76" status="warning" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:79" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:84" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:89" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:94" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:104" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:9" status="valid" parentFunction="multi_radix_hex_loser_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:10" status="valid" parentFunction="multi_radix_hex_loser_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_loser.c:13" status="warning" parentFunction="multi_radix_hex_loser_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_loser.c:16" status="valid" parentFunction="multi_radix_hex_loser_64" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:27" status="valid" parentFunction="multi_radix_hex_loser_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:28" status="valid" parentFunction="multi_radix_hex_loser_32" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_loser.c:31" status="warning" parentFunction="multi_radix_hex_loser_32" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_loser.c:34" status="valid" parentFunction="multi_radix_hex_loser_32" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:45" status="valid" parentFunction="multi_radix_hex_loser_16" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_loser.c:46" status="valid" parentFunction="multi_radix_hex_loser_16" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_loser.c:49" status="warning" parentFunction="multi_radix_hex_loser_16" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_loser.c:52" status="valid" parentFunction="multi_radix_hex_loser_16" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:14" status="valid" parentFunction="radix_sort_oct_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:15" status="valid" parentFunction="radix_sort_oct_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:29" status="valid" parentFunction="radix_sort_oct_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:30" status="warning" parentFunction="radix_sort_oct_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:67" status="valid" parentFunction="multi_radix_oct_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:68" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:69" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:70" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:71" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:72" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:73" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:76" status="warning" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:79" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:84" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:89" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:94" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:99" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:104" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_loser.c:9" status="valid" parentFunction="multi_radix_oct_loser_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_loser.c:10" status="valid" parentFunction="multi_radix_oct_loser_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_oct_loser.c:13" status="warning" parentFunction="multi_radix_oct_loser_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_loser.c:16" status="valid" parentFunction="multi_radix_oct_loser_64" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:15" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:16" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:28" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:30" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:65" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:66" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:80" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:81" status="warning" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:123" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:124" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:137" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=5000000/64 -1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:27" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket" isDirective="0" options="variable=bucket type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete dim=1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=5000000/64/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:49" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=5000000/64/2-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=5000000/64/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=5000000/64/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=5000000/64/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=5000000/64/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:163" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=5000000/64/5-1"/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_heap_sort.c:89" status="valid" parentFunction="single_heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_merge_sort.c:17" status="valid" parentFunction="single_merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/single_merge_sort.c:44" status="warning" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_merge_sort.c:47" status="valid" parentFunction="single_merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/single_merge_sort.c:53" status="valid" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_bin.c:24" status="valid" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_bin.c:26" status="warning" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:16" status="valid" parentFunction="single_radix_hex" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:17" status="valid" parentFunction="single_radix_hex" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_hex.c:31" status="valid" parentFunction="single_radix_hex" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_hex.c:32" status="warning" parentFunction="single_radix_hex" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_oct.c:13" status="valid" parentFunction="single_radix_sort_oct" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_oct.c:14" status="valid" parentFunction="single_radix_sort_oct" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_oct.c:28" status="valid" parentFunction="single_radix_sort_oct" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_oct.c:29" status="warning" parentFunction="single_radix_sort_oct" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:27" status="valid" parentFunction="sort_top_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:28" status="valid" parentFunction="sort_top_32" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:29" status="valid" parentFunction="sort_top_32" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:30" status="valid" parentFunction="sort_top_32" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:31" status="valid" parentFunction="sort_top_32" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:32" status="valid" parentFunction="sort_top_32" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:35" status="warning" parentFunction="sort_top_32" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 5 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:38" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:43" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:48" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:53" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:58" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:74" status="valid" parentFunction="sort_top_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:75" status="valid" parentFunction="sort_top_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:76" status="valid" parentFunction="sort_top_64" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:77" status="valid" parentFunction="sort_top_64" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:78" status="valid" parentFunction="sort_top_64" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:79" status="valid" parentFunction="sort_top_64" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:80" status="valid" parentFunction="sort_top_64" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:83" status="warning" parentFunction="sort_top_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:86" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:91" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:96" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:101" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:106" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:111" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

