|Integracion
pin_name1 <= Graphiker:graph.PIXEL_VALUE
pin_name4 => Graphiker:graph.pin_name1
pin_name4 => Graphiker:graph.VGA_CLK
pin_name4 => freqs_display:freq_display_.clk
pin_name4 => PowerCalculator:PowerComputeBlock1.PowerCompute_CLK
pin_name4 => FilterBank:FilterBank1.FILTER_CLK
pin_name4 => FilterBank:FilterBank1.FILTER_RST
pin_name4 => adc_logic:inst.clk
pin_name5 => Graphiker:graph.ONE
pin_name5 => PowerCalculator:PowerComputeBlock1.PowerCompute_CLK_ENB
pin_name5 => FilterBank:FilterBank1.FILTER_CLK_ENB
presacaler[0] => ScalerBlock:inst12.PRESCALER[0]
presacaler[0] => freqs_display:freq_display_.prescaler[0]
presacaler[1] => ScalerBlock:inst12.PRESCALER[1]
presacaler[1] => freqs_display:freq_display_.prescaler[1]
presacaler[2] => ScalerBlock:inst12.PRESCALER[2]
presacaler[2] => freqs_display:freq_display_.prescaler[2]
presacaler[3] => ScalerBlock:inst12.PRESCALER[3]
presacaler[3] => freqs_display:freq_display_.prescaler[3]
presacaler[4] => ScalerBlock:inst12.PRESCALER[4]
presacaler[4] => freqs_display:freq_display_.prescaler[4]
presacaler[5] => ScalerBlock:inst12.PRESCALER[5]
presacaler[5] => freqs_display:freq_display_.prescaler[5]
presacaler[6] => ScalerBlock:inst12.PRESCALER[6]
presacaler[6] => freqs_display:freq_display_.prescaler[6]
presacaler[7] => ScalerBlock:inst12.PRESCALER[7]
presacaler[7] => freqs_display:freq_display_.prescaler[7]
presacaler[8] => ScalerBlock:inst12.PRESCALER[8]
presacaler[8] => freqs_display:freq_display_.prescaler[8]
presacaler[9] => ScalerBlock:inst12.PRESCALER[9]
presacaler[9] => freqs_display:freq_display_.prescaler[9]
presacaler[10] => ScalerBlock:inst12.PRESCALER[10]
presacaler[10] => freqs_display:freq_display_.prescaler[10]
presacaler[11] => ScalerBlock:inst12.PRESCALER[11]
presacaler[11] => freqs_display:freq_display_.prescaler[11]
presacaler[12] => ScalerBlock:inst12.PRESCALER[12]
presacaler[12] => freqs_display:freq_display_.prescaler[12]
presacaler[13] => ScalerBlock:inst12.PRESCALER[13]
presacaler[13] => freqs_display:freq_display_.prescaler[13]
presacaler[14] => ScalerBlock:inst12.PRESCALER[14]
presacaler[14] => freqs_display:freq_display_.prescaler[14]
presacaler[15] => ScalerBlock:inst12.PRESCALER[15]
presacaler[15] => freqs_display:freq_display_.prescaler[15]
gvjhbjnklml => adc_logic:inst.cs_adc
xdfchgvjkl => adc_logic:inst.dout_adc
posx[0] => freqs_display:freq_display_.posx[0]
posx[1] => freqs_display:freq_display_.posx[1]
posx[2] => freqs_display:freq_display_.posx[2]
posx[3] => freqs_display:freq_display_.posx[3]
posx[4] => freqs_display:freq_display_.posx[4]
posx[5] => freqs_display:freq_display_.posx[5]
posx[6] => freqs_display:freq_display_.posx[6]
posx[7] => freqs_display:freq_display_.posx[7]
posx[8] => freqs_display:freq_display_.posx[8]
posx[9] => freqs_display:freq_display_.posx[9]
pin_name2 <= Graphiker:graph.H_SYNC
pin_name3 <= Graphiker:graph.V_SYNC


|Integracion|Graphiker:graph
PIXEL_VALUE <= pixel_discriminator:PIX_DISCR.out_pixel
VGA_CLK => vga_sync:VGA_SYNC.clock
VGA_CLK => GraphMemory:GRAPH_MEMORY.r_clk
pin_name1 => GraphMemory:GRAPH_MEMORY.w_clk
ONE => GraphMemory:GRAPH_MEMORY.MEM_EN
value[0] => GraphMemory:GRAPH_MEMORY.w_value[0]
value[1] => GraphMemory:GRAPH_MEMORY.w_value[1]
value[2] => GraphMemory:GRAPH_MEMORY.w_value[2]
value[3] => GraphMemory:GRAPH_MEMORY.w_value[3]
value[4] => GraphMemory:GRAPH_MEMORY.w_value[4]
value[5] => GraphMemory:GRAPH_MEMORY.w_value[5]
value[6] => GraphMemory:GRAPH_MEMORY.w_value[6]
value[7] => GraphMemory:GRAPH_MEMORY.w_value[7]
value[8] => GraphMemory:GRAPH_MEMORY.w_value[8]
value[9] => GraphMemory:GRAPH_MEMORY.w_value[9]
value[10] => GraphMemory:GRAPH_MEMORY.w_value[10]
value[11] => GraphMemory:GRAPH_MEMORY.w_value[11]
V_SYNC <= vga_sync:VGA_SYNC.vsync
H_SYNC <= vga_sync:VGA_SYNC.hsync


|Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR
value[0] => Div0.IN14
value[1] => Div0.IN13
value[2] => Div0.IN12
value[3] => Div0.IN11
value[4] => Div0.IN10
value[5] => Div0.IN9
value[6] => Div0.IN8
value[7] => Div0.IN7
value[8] => Div0.IN6
value[9] => Div0.IN5
value[10] => Div0.IN4
value[11] => Div0.IN3
pixel_y[0] => Add0.IN10
pixel_y[1] => Add0.IN9
pixel_y[2] => Add0.IN8
pixel_y[3] => Add0.IN4
pixel_y[4] => Add0.IN3
pixel_y[5] => Add0.IN7
pixel_y[6] => Add0.IN2
pixel_y[7] => Add0.IN6
pixel_y[8] => Add0.IN5
pixel_y[9] => Add0.IN1
out_pixel <= always0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|Graphiker:graph|vga_sync:VGA_SYNC
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => y[7]~reg0.CLK
clock => y[8]~reg0.CLK
clock => y[9]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => x[8]~reg0.CLK
clock => x[9]~reg0.CLK
clock => VE~reg0.CLK
clock => vsync~reg0.CLK
clock => HE~reg0.CLK
clock => hsync~reg0.CLK
clock => v_pos[0].CLK
clock => v_pos[1].CLK
clock => v_pos[2].CLK
clock => v_pos[3].CLK
clock => v_pos[4].CLK
clock => v_pos[5].CLK
clock => v_pos[6].CLK
clock => v_pos[7].CLK
clock => v_pos[8].CLK
clock => v_pos[9].CLK
clock => v_pos[10].CLK
clock => v_pos[11].CLK
clock => v_pos[12].CLK
clock => v_pos[13].CLK
clock => v_pos[14].CLK
clock => v_pos[15].CLK
clock => v_pos[16].CLK
clock => v_pos[17].CLK
clock => v_pos[18].CLK
clock => v_pos[19].CLK
clock => v_pos[20].CLK
clock => v_pos[21].CLK
clock => v_pos[22].CLK
clock => v_pos[23].CLK
clock => v_pos[24].CLK
clock => v_pos[25].CLK
clock => v_pos[26].CLK
clock => v_pos[27].CLK
clock => v_pos[28].CLK
clock => v_pos[29].CLK
clock => v_pos[30].CLK
clock => v_pos[31].CLK
clock => h_pos[0].CLK
clock => h_pos[1].CLK
clock => h_pos[2].CLK
clock => h_pos[3].CLK
clock => h_pos[4].CLK
clock => h_pos[5].CLK
clock => h_pos[6].CLK
clock => h_pos[7].CLK
clock => h_pos[8].CLK
clock => h_pos[9].CLK
clock => h_pos[10].CLK
clock => h_pos[11].CLK
clock => h_pos[12].CLK
clock => h_pos[13].CLK
clock => h_pos[14].CLK
clock => h_pos[15].CLK
clock => h_pos[16].CLK
clock => h_pos[17].CLK
clock => h_pos[18].CLK
clock => h_pos[19].CLK
clock => h_pos[20].CLK
clock => h_pos[21].CLK
clock => h_pos[22].CLK
clock => h_pos[23].CLK
clock => h_pos[24].CLK
clock => h_pos[25].CLK
clock => h_pos[26].CLK
clock => h_pos[27].CLK
clock => h_pos[28].CLK
clock => h_pos[29].CLK
clock => h_pos[30].CLK
clock => h_pos[31].CLK
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
HE <= HE~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
VE <= VE~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY
mem_out[0] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[0]
mem_out[1] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[1]
mem_out[2] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[2]
mem_out[3] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[3]
mem_out[4] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[4]
mem_out[5] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[5]
mem_out[6] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[6]
mem_out[7] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[7]
mem_out[8] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[8]
mem_out[9] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[9]
mem_out[10] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[10]
mem_out[11] <= LPM_RAM_DP:RAM_CIRCULAR_BUFFER.q[11]
MEM_EN => LPM_RAM_DP:RAM_CIRCULAR_BUFFER.rden
MEM_EN => LPM_RAM_DP:RAM_CIRCULAR_BUFFER.rdclken
MEM_EN => LPM_RAM_DP:RAM_CIRCULAR_BUFFER.wren
MEM_EN => LPM_RAM_DP:RAM_CIRCULAR_BUFFER.wrclken
r_clk => inst3.IN0
r_clk => circular_buffer_mem:CIRCULAR_BUFFER.r_clk
w_clk => circular_buffer_mem:CIRCULAR_BUFFER.w_clk
r_relative_addr[0] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[0]
r_relative_addr[1] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[1]
r_relative_addr[2] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[2]
r_relative_addr[3] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[3]
r_relative_addr[4] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[4]
r_relative_addr[5] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[5]
r_relative_addr[6] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[6]
r_relative_addr[7] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[7]
r_relative_addr[8] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[8]
r_relative_addr[9] => circular_buffer_mem:CIRCULAR_BUFFER.relative_addr[9]
w_value[0] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[0]
w_value[1] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[1]
w_value[2] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[2]
w_value[3] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[3]
w_value[4] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[4]
w_value[5] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[5]
w_value[6] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[6]
w_value[7] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[7]
w_value[8] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[8]
w_value[9] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[9]
w_value[10] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[10]
w_value[11] => circular_buffer_mem:CIRCULAR_BUFFER.w_val[11]


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER
data[0] => altdpram:sram.data[0]
data[1] => altdpram:sram.data[1]
data[2] => altdpram:sram.data[2]
data[3] => altdpram:sram.data[3]
data[4] => altdpram:sram.data[4]
data[5] => altdpram:sram.data[5]
data[6] => altdpram:sram.data[6]
data[7] => altdpram:sram.data[7]
data[8] => altdpram:sram.data[8]
data[9] => altdpram:sram.data[9]
data[10] => altdpram:sram.data[10]
data[11] => altdpram:sram.data[11]
rdaddress[0] => altdpram:sram.rdaddress[0]
rdaddress[1] => altdpram:sram.rdaddress[1]
rdaddress[2] => altdpram:sram.rdaddress[2]
rdaddress[3] => altdpram:sram.rdaddress[3]
rdaddress[4] => altdpram:sram.rdaddress[4]
rdaddress[5] => altdpram:sram.rdaddress[5]
rdaddress[6] => altdpram:sram.rdaddress[6]
rdaddress[7] => altdpram:sram.rdaddress[7]
rdaddress[8] => altdpram:sram.rdaddress[8]
rdaddress[9] => altdpram:sram.rdaddress[9]
rdaddress[10] => altdpram:sram.rdaddress[10]
rdaddress[11] => altdpram:sram.rdaddress[11]
rdaddress[12] => altdpram:sram.rdaddress[12]
rdaddress[13] => altdpram:sram.rdaddress[13]
rdaddress[14] => altdpram:sram.rdaddress[14]
wraddress[0] => altdpram:sram.wraddress[0]
wraddress[1] => altdpram:sram.wraddress[1]
wraddress[2] => altdpram:sram.wraddress[2]
wraddress[3] => altdpram:sram.wraddress[3]
wraddress[4] => altdpram:sram.wraddress[4]
wraddress[5] => altdpram:sram.wraddress[5]
wraddress[6] => altdpram:sram.wraddress[6]
wraddress[7] => altdpram:sram.wraddress[7]
wraddress[8] => altdpram:sram.wraddress[8]
wraddress[9] => altdpram:sram.wraddress[9]
wraddress[10] => altdpram:sram.wraddress[10]
wraddress[11] => altdpram:sram.wraddress[11]
wraddress[12] => altdpram:sram.wraddress[12]
wraddress[13] => altdpram:sram.wraddress[13]
wraddress[14] => altdpram:sram.wraddress[14]
rdclock => altdpram:sram.outclock
rdclken => altdpram:sram.outclocken
wrclock => altdpram:sram.inclock
wrclken => altdpram:sram.inclocken
rden => altdpram:sram.rden
wren => altdpram:sram.wren
q[0] <= altdpram:sram.q[0]
q[1] <= altdpram:sram.q[1]
q[2] <= altdpram:sram.q[2]
q[3] <= altdpram:sram.q[3]
q[4] <= altdpram:sram.q[4]
q[5] <= altdpram:sram.q[5]
q[6] <= altdpram:sram.q[6]
q[7] <= altdpram:sram.q[7]
q[8] <= altdpram:sram.q[8]
q[9] <= altdpram:sram.q[9]
q[10] <= altdpram:sram.q[10]
q[11] <= altdpram:sram.q[11]


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
wraddress[8] => altsyncram:ram_block.address_a[8]
wraddress[9] => altsyncram:ram_block.address_a[9]
wraddress[10] => altsyncram:ram_block.address_a[10]
wraddress[11] => altsyncram:ram_block.address_a[11]
wraddress[12] => altsyncram:ram_block.address_a[12]
wraddress[13] => altsyncram:ram_block.address_a[13]
wraddress[14] => altsyncram:ram_block.address_a[14]
inclock => altsyncram:ram_block.clock0
inclocken => altsyncram:ram_block.clocken0
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
rdaddress[8] => altsyncram:ram_block.address_b[8]
rdaddress[9] => altsyncram:ram_block.address_b[9]
rdaddress[10] => altsyncram:ram_block.address_b[10]
rdaddress[11] => altsyncram:ram_block.address_b[11]
rdaddress[12] => altsyncram:ram_block.address_b[12]
rdaddress[13] => altsyncram:ram_block.address_b[13]
rdaddress[14] => altsyncram:ram_block.address_b[14]
outclock => altsyncram:ram_block.clock1
outclocken => altsyncram:ram_block.clocken1
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]
q[8] <= altsyncram:ram_block.q_b[8]
q[9] <= altsyncram:ram_block.q_b[9]
q[10] <= altsyncram:ram_block.q_b[10]
q[11] <= altsyncram:ram_block.q_b[11]


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block
wren_a => altsyncram_ugr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_ugr1:auto_generated.rden_b
data_a[0] => altsyncram_ugr1:auto_generated.data_a[0]
data_a[1] => altsyncram_ugr1:auto_generated.data_a[1]
data_a[2] => altsyncram_ugr1:auto_generated.data_a[2]
data_a[3] => altsyncram_ugr1:auto_generated.data_a[3]
data_a[4] => altsyncram_ugr1:auto_generated.data_a[4]
data_a[5] => altsyncram_ugr1:auto_generated.data_a[5]
data_a[6] => altsyncram_ugr1:auto_generated.data_a[6]
data_a[7] => altsyncram_ugr1:auto_generated.data_a[7]
data_a[8] => altsyncram_ugr1:auto_generated.data_a[8]
data_a[9] => altsyncram_ugr1:auto_generated.data_a[9]
data_a[10] => altsyncram_ugr1:auto_generated.data_a[10]
data_a[11] => altsyncram_ugr1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_ugr1:auto_generated.address_a[0]
address_a[1] => altsyncram_ugr1:auto_generated.address_a[1]
address_a[2] => altsyncram_ugr1:auto_generated.address_a[2]
address_a[3] => altsyncram_ugr1:auto_generated.address_a[3]
address_a[4] => altsyncram_ugr1:auto_generated.address_a[4]
address_a[5] => altsyncram_ugr1:auto_generated.address_a[5]
address_a[6] => altsyncram_ugr1:auto_generated.address_a[6]
address_a[7] => altsyncram_ugr1:auto_generated.address_a[7]
address_a[8] => altsyncram_ugr1:auto_generated.address_a[8]
address_a[9] => altsyncram_ugr1:auto_generated.address_a[9]
address_a[10] => altsyncram_ugr1:auto_generated.address_a[10]
address_a[11] => altsyncram_ugr1:auto_generated.address_a[11]
address_a[12] => altsyncram_ugr1:auto_generated.address_a[12]
address_a[13] => altsyncram_ugr1:auto_generated.address_a[13]
address_a[14] => altsyncram_ugr1:auto_generated.address_a[14]
address_b[0] => altsyncram_ugr1:auto_generated.address_b[0]
address_b[1] => altsyncram_ugr1:auto_generated.address_b[1]
address_b[2] => altsyncram_ugr1:auto_generated.address_b[2]
address_b[3] => altsyncram_ugr1:auto_generated.address_b[3]
address_b[4] => altsyncram_ugr1:auto_generated.address_b[4]
address_b[5] => altsyncram_ugr1:auto_generated.address_b[5]
address_b[6] => altsyncram_ugr1:auto_generated.address_b[6]
address_b[7] => altsyncram_ugr1:auto_generated.address_b[7]
address_b[8] => altsyncram_ugr1:auto_generated.address_b[8]
address_b[9] => altsyncram_ugr1:auto_generated.address_b[9]
address_b[10] => altsyncram_ugr1:auto_generated.address_b[10]
address_b[11] => altsyncram_ugr1:auto_generated.address_b[11]
address_b[12] => altsyncram_ugr1:auto_generated.address_b[12]
address_b[13] => altsyncram_ugr1:auto_generated.address_b[13]
address_b[14] => altsyncram_ugr1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ugr1:auto_generated.clock0
clock1 => altsyncram_ugr1:auto_generated.clock1
clocken0 => altsyncram_ugr1:auto_generated.clocken0
clocken1 => altsyncram_ugr1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_ugr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ugr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ugr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ugr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ugr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ugr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ugr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ugr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ugr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ugr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ugr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ugr1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => decode_msa:decode2.data[0]
address_a[14] => decode_msa:decode2.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[14] => address_reg_b[1].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken1 => address_reg_b[1].IN1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
q_b[0] <= mux_hob:mux3.result[0]
q_b[1] <= mux_hob:mux3.result[1]
q_b[2] <= mux_hob:mux3.result[2]
q_b[3] <= mux_hob:mux3.result[3]
q_b[4] <= mux_hob:mux3.result[4]
q_b[5] <= mux_hob:mux3.result[5]
q_b[6] <= mux_hob:mux3.result[6]
q_b[7] <= mux_hob:mux3.result[7]
q_b[8] <= mux_hob:mux3.result[8]
q_b[9] <= mux_hob:mux3.result[9]
q_b[10] <= mux_hob:mux3.result[10]
q_b[11] <= mux_hob:mux3.result[11]
rden_b => address_reg_b[1].IN0
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
wren_a => decode_msa:decode2.enable


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2
data[0] => w_anode412w[1].IN0
data[0] => w_anode425w[1].IN1
data[0] => w_anode433w[1].IN0
data[0] => w_anode441w[1].IN1
data[1] => w_anode412w[2].IN0
data[1] => w_anode425w[2].IN0
data[1] => w_anode433w[2].IN1
data[1] => w_anode441w[2].IN1
enable => w_anode412w[1].IN0
enable => w_anode425w[1].IN0
enable => w_anode433w[1].IN0
enable => w_anode441w[1].IN0
eq[0] <= w_anode412w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode425w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode433w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode441w[2].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|mux_hob:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER
w_val[0] => data[0]~reg0.DATAIN
w_val[1] => data[1]~reg0.DATAIN
w_val[2] => data[2]~reg0.DATAIN
w_val[3] => data[3]~reg0.DATAIN
w_val[4] => data[4]~reg0.DATAIN
w_val[5] => data[5]~reg0.DATAIN
w_val[6] => data[6]~reg0.DATAIN
w_val[7] => data[7]~reg0.DATAIN
w_val[8] => data[8]~reg0.DATAIN
w_val[9] => data[9]~reg0.DATAIN
w_val[10] => data[10]~reg0.DATAIN
w_val[11] => data[11]~reg0.DATAIN
w_clk => initial_sec.CLK
w_clk => next_available_addr[0].CLK
w_clk => next_available_addr[1].CLK
w_clk => next_available_addr[2].CLK
w_clk => next_available_addr[3].CLK
w_clk => next_available_addr[4].CLK
w_clk => next_available_addr[5].CLK
w_clk => next_available_addr[6].CLK
w_clk => next_available_addr[7].CLK
w_clk => next_available_addr[8].CLK
w_clk => next_available_addr[9].CLK
w_clk => next_available_addr[10].CLK
w_clk => next_available_addr[11].CLK
w_clk => next_available_addr[12].CLK
w_clk => next_available_addr[13].CLK
w_clk => next_available_addr[14].CLK
w_clk => relative_addr_init[0].CLK
w_clk => relative_addr_init[1].CLK
w_clk => relative_addr_init[2].CLK
w_clk => relative_addr_init[3].CLK
w_clk => relative_addr_init[4].CLK
w_clk => relative_addr_init[5].CLK
w_clk => relative_addr_init[6].CLK
w_clk => relative_addr_init[7].CLK
w_clk => relative_addr_init[8].CLK
w_clk => relative_addr_init[9].CLK
w_clk => relative_addr_init[10].CLK
w_clk => relative_addr_init[11].CLK
w_clk => relative_addr_init[12].CLK
w_clk => relative_addr_init[13].CLK
w_clk => relative_addr_init[14].CLK
w_clk => data[0]~reg0.CLK
w_clk => data[1]~reg0.CLK
w_clk => data[2]~reg0.CLK
w_clk => data[3]~reg0.CLK
w_clk => data[4]~reg0.CLK
w_clk => data[5]~reg0.CLK
w_clk => data[6]~reg0.CLK
w_clk => data[7]~reg0.CLK
w_clk => data[8]~reg0.CLK
w_clk => data[9]~reg0.CLK
w_clk => data[10]~reg0.CLK
w_clk => data[11]~reg0.CLK
w_clk => w_addr[0]~reg0.CLK
w_clk => w_addr[1]~reg0.CLK
w_clk => w_addr[2]~reg0.CLK
w_clk => w_addr[3]~reg0.CLK
w_clk => w_addr[4]~reg0.CLK
w_clk => w_addr[5]~reg0.CLK
w_clk => w_addr[6]~reg0.CLK
w_clk => w_addr[7]~reg0.CLK
w_clk => w_addr[8]~reg0.CLK
w_clk => w_addr[9]~reg0.CLK
w_clk => w_addr[10]~reg0.CLK
w_clk => w_addr[11]~reg0.CLK
w_clk => w_addr[12]~reg0.CLK
w_clk => w_addr[13]~reg0.CLK
w_clk => w_addr[14]~reg0.CLK
relative_addr[0] => Add2.IN15
relative_addr[1] => Add2.IN14
relative_addr[2] => Add2.IN13
relative_addr[3] => Add2.IN12
relative_addr[4] => Add2.IN11
relative_addr[5] => Add2.IN10
relative_addr[6] => Add2.IN9
relative_addr[7] => Add2.IN8
relative_addr[8] => Add2.IN7
relative_addr[9] => Add2.IN6
r_clk => r_addr[0]~reg0.CLK
r_clk => r_addr[1]~reg0.CLK
r_clk => r_addr[2]~reg0.CLK
r_clk => r_addr[3]~reg0.CLK
r_clk => r_addr[4]~reg0.CLK
r_clk => r_addr[5]~reg0.CLK
r_clk => r_addr[6]~reg0.CLK
r_clk => r_addr[7]~reg0.CLK
r_clk => r_addr[8]~reg0.CLK
r_clk => r_addr[9]~reg0.CLK
r_clk => r_addr[10]~reg0.CLK
r_clk => r_addr[11]~reg0.CLK
r_clk => r_addr[12]~reg0.CLK
r_clk => r_addr[13]~reg0.CLK
r_clk => r_addr[14]~reg0.CLK
r_addr[0] <= r_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= r_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[2] <= r_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[3] <= r_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[4] <= r_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[5] <= r_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[6] <= r_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[7] <= r_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[8] <= r_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[9] <= r_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[10] <= r_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[11] <= r_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[12] <= r_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[13] <= r_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_addr[14] <= r_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= w_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= w_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[2] <= w_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[3] <= w_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[4] <= w_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[5] <= w_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[6] <= w_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[7] <= w_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[8] <= w_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[9] <= w_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[10] <= w_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[11] <= w_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[12] <= w_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[13] <= w_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
w_addr[14] <= w_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|freqs_display:freq_display_
bin1_in[0] => val_out.DATAA
bin1_in[0] => val_out.DATAB
bin1_in[1] => val_out.DATAA
bin1_in[1] => val_out.DATAB
bin1_in[2] => val_out.DATAA
bin1_in[2] => val_out.DATAB
bin1_in[3] => val_out.DATAA
bin1_in[3] => val_out.DATAB
bin1_in[4] => val_out.DATAA
bin1_in[4] => val_out.DATAB
bin1_in[5] => val_out.DATAA
bin1_in[5] => val_out.DATAB
bin1_in[6] => val_out.DATAA
bin1_in[6] => val_out.DATAB
bin1_in[7] => val_out.DATAA
bin1_in[7] => val_out.DATAB
bin1_in[8] => val_out.DATAA
bin1_in[8] => val_out.DATAB
bin1_in[9] => val_out.DATAA
bin1_in[9] => val_out.DATAB
bin1_in[10] => val_out.DATAA
bin1_in[10] => val_out.DATAB
bin1_in[11] => val_out.DATAA
bin1_in[11] => val_out.DATAB
bin2_in[0] => val_out.DATAB
bin2_in[1] => val_out.DATAB
bin2_in[2] => val_out.DATAB
bin2_in[3] => val_out.DATAB
bin2_in[4] => val_out.DATAB
bin2_in[5] => val_out.DATAB
bin2_in[6] => val_out.DATAB
bin2_in[7] => val_out.DATAB
bin2_in[8] => val_out.DATAB
bin2_in[9] => val_out.DATAB
bin2_in[10] => val_out.DATAB
bin2_in[11] => val_out.DATAB
bin3_in[0] => val_out.DATAB
bin3_in[1] => val_out.DATAB
bin3_in[2] => val_out.DATAB
bin3_in[3] => val_out.DATAB
bin3_in[4] => val_out.DATAB
bin3_in[5] => val_out.DATAB
bin3_in[6] => val_out.DATAB
bin3_in[7] => val_out.DATAB
bin3_in[8] => val_out.DATAB
bin3_in[9] => val_out.DATAB
bin3_in[10] => val_out.DATAB
bin3_in[11] => val_out.DATAB
bin4_in[0] => val_out.DATAB
bin4_in[1] => val_out.DATAB
bin4_in[2] => val_out.DATAB
bin4_in[3] => val_out.DATAB
bin4_in[4] => val_out.DATAB
bin4_in[5] => val_out.DATAB
bin4_in[6] => val_out.DATAB
bin4_in[7] => val_out.DATAB
bin4_in[8] => val_out.DATAB
bin4_in[9] => val_out.DATAB
bin4_in[10] => val_out.DATAB
bin4_in[11] => val_out.DATAB
bin5_in[0] => val_out.DATAB
bin5_in[1] => val_out.DATAB
bin5_in[2] => val_out.DATAB
bin5_in[3] => val_out.DATAB
bin5_in[4] => val_out.DATAB
bin5_in[5] => val_out.DATAB
bin5_in[6] => val_out.DATAB
bin5_in[7] => val_out.DATAB
bin5_in[8] => val_out.DATAB
bin5_in[9] => val_out.DATAB
bin5_in[10] => val_out.DATAB
bin5_in[11] => val_out.DATAB
bin6_in[0] => val_out.DATAB
bin6_in[1] => val_out.DATAB
bin6_in[2] => val_out.DATAB
bin6_in[3] => val_out.DATAB
bin6_in[4] => val_out.DATAB
bin6_in[5] => val_out.DATAB
bin6_in[6] => val_out.DATAB
bin6_in[7] => val_out.DATAB
bin6_in[8] => val_out.DATAB
bin6_in[9] => val_out.DATAB
bin6_in[10] => val_out.DATAB
bin6_in[11] => val_out.DATAB
bin7_in[0] => val_out.DATAB
bin7_in[1] => val_out.DATAB
bin7_in[2] => val_out.DATAB
bin7_in[3] => val_out.DATAB
bin7_in[4] => val_out.DATAB
bin7_in[5] => val_out.DATAB
bin7_in[6] => val_out.DATAB
bin7_in[7] => val_out.DATAB
bin7_in[8] => val_out.DATAB
bin7_in[9] => val_out.DATAB
bin7_in[10] => val_out.DATAB
bin7_in[11] => val_out.DATAB
bin8_in[0] => val_out.DATAB
bin8_in[1] => val_out.DATAB
bin8_in[2] => val_out.DATAB
bin8_in[3] => val_out.DATAB
bin8_in[4] => val_out.DATAB
bin8_in[5] => val_out.DATAB
bin8_in[6] => val_out.DATAB
bin8_in[7] => val_out.DATAB
bin8_in[8] => val_out.DATAB
bin8_in[9] => val_out.DATAB
bin8_in[10] => val_out.DATAB
bin8_in[11] => val_out.DATAB
bin9_in[0] => val_out.DATAB
bin9_in[1] => val_out.DATAB
bin9_in[2] => val_out.DATAB
bin9_in[3] => val_out.DATAB
bin9_in[4] => val_out.DATAB
bin9_in[5] => val_out.DATAB
bin9_in[6] => val_out.DATAB
bin9_in[7] => val_out.DATAB
bin9_in[8] => val_out.DATAB
bin9_in[9] => val_out.DATAB
bin9_in[10] => val_out.DATAB
bin9_in[11] => val_out.DATAB
bin10_in[0] => val_out.DATAB
bin10_in[1] => val_out.DATAB
bin10_in[2] => val_out.DATAB
bin10_in[3] => val_out.DATAB
bin10_in[4] => val_out.DATAB
bin10_in[5] => val_out.DATAB
bin10_in[6] => val_out.DATAB
bin10_in[7] => val_out.DATAB
bin10_in[8] => val_out.DATAB
bin10_in[9] => val_out.DATAB
bin10_in[10] => val_out.DATAB
bin10_in[11] => val_out.DATAB
posx[0] => LessThan0.IN20
posx[0] => LessThan1.IN20
posx[0] => LessThan2.IN20
posx[0] => LessThan3.IN20
posx[0] => LessThan4.IN20
posx[0] => LessThan5.IN20
posx[0] => LessThan6.IN20
posx[0] => LessThan7.IN20
posx[0] => LessThan8.IN20
posx[0] => LessThan9.IN20
posx[1] => LessThan0.IN19
posx[1] => LessThan1.IN19
posx[1] => LessThan2.IN19
posx[1] => LessThan3.IN19
posx[1] => LessThan4.IN19
posx[1] => LessThan5.IN19
posx[1] => LessThan6.IN19
posx[1] => LessThan7.IN19
posx[1] => LessThan8.IN19
posx[1] => LessThan9.IN19
posx[2] => LessThan0.IN18
posx[2] => LessThan1.IN18
posx[2] => LessThan2.IN18
posx[2] => LessThan3.IN18
posx[2] => LessThan4.IN18
posx[2] => LessThan5.IN18
posx[2] => LessThan6.IN18
posx[2] => LessThan7.IN18
posx[2] => LessThan8.IN18
posx[2] => LessThan9.IN18
posx[3] => LessThan0.IN17
posx[3] => LessThan1.IN17
posx[3] => LessThan2.IN17
posx[3] => LessThan3.IN17
posx[3] => LessThan4.IN17
posx[3] => LessThan5.IN17
posx[3] => LessThan6.IN17
posx[3] => LessThan7.IN17
posx[3] => LessThan8.IN17
posx[3] => LessThan9.IN17
posx[4] => LessThan0.IN16
posx[4] => LessThan1.IN16
posx[4] => LessThan2.IN16
posx[4] => LessThan3.IN16
posx[4] => LessThan4.IN16
posx[4] => LessThan5.IN16
posx[4] => LessThan6.IN16
posx[4] => LessThan7.IN16
posx[4] => LessThan8.IN16
posx[4] => LessThan9.IN16
posx[5] => LessThan0.IN15
posx[5] => LessThan1.IN15
posx[5] => LessThan2.IN15
posx[5] => LessThan3.IN15
posx[5] => LessThan4.IN15
posx[5] => LessThan5.IN15
posx[5] => LessThan6.IN15
posx[5] => LessThan7.IN15
posx[5] => LessThan8.IN15
posx[5] => LessThan9.IN15
posx[6] => LessThan0.IN14
posx[6] => LessThan1.IN14
posx[6] => LessThan2.IN14
posx[6] => LessThan3.IN14
posx[6] => LessThan4.IN14
posx[6] => LessThan5.IN14
posx[6] => LessThan6.IN14
posx[6] => LessThan7.IN14
posx[6] => LessThan8.IN14
posx[6] => LessThan9.IN14
posx[7] => LessThan0.IN13
posx[7] => LessThan1.IN13
posx[7] => LessThan2.IN13
posx[7] => LessThan3.IN13
posx[7] => LessThan4.IN13
posx[7] => LessThan5.IN13
posx[7] => LessThan6.IN13
posx[7] => LessThan7.IN13
posx[7] => LessThan8.IN13
posx[7] => LessThan9.IN13
posx[8] => LessThan0.IN12
posx[8] => LessThan1.IN12
posx[8] => LessThan2.IN12
posx[8] => LessThan3.IN12
posx[8] => LessThan4.IN12
posx[8] => LessThan5.IN12
posx[8] => LessThan6.IN12
posx[8] => LessThan7.IN12
posx[8] => LessThan8.IN12
posx[8] => LessThan9.IN12
posx[9] => LessThan0.IN11
posx[9] => LessThan1.IN11
posx[9] => LessThan2.IN11
posx[9] => LessThan3.IN11
posx[9] => LessThan4.IN11
posx[9] => LessThan5.IN11
posx[9] => LessThan6.IN11
posx[9] => LessThan7.IN11
posx[9] => LessThan8.IN11
posx[9] => LessThan9.IN11
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => set_values_flag~reg0.CLK
clk => val_out[0]~reg0.CLK
clk => val_out[1]~reg0.CLK
clk => val_out[2]~reg0.CLK
clk => val_out[3]~reg0.CLK
clk => val_out[4]~reg0.CLK
clk => val_out[5]~reg0.CLK
clk => val_out[6]~reg0.CLK
clk => val_out[7]~reg0.CLK
clk => val_out[8]~reg0.CLK
clk => val_out[9]~reg0.CLK
clk => val_out[10]~reg0.CLK
clk => val_out[11]~reg0.CLK
clk => freq_pos_needed[0]~reg0.CLK
clk => freq_pos_needed[1]~reg0.CLK
clk => freq_pos_needed[2]~reg0.CLK
clk => freq_pos_needed[3]~reg0.CLK
clk => freq_pos_needed[4]~reg0.CLK
clk => freq_pos_needed[5]~reg0.CLK
clk => freq_pos_needed[6]~reg0.CLK
clk => freq_pos_needed[7]~reg0.CLK
prescaler[0] => Equal0.IN15
prescaler[1] => Equal0.IN14
prescaler[2] => Equal0.IN13
prescaler[3] => Equal0.IN12
prescaler[4] => Equal0.IN11
prescaler[5] => Equal0.IN10
prescaler[6] => Equal0.IN9
prescaler[7] => Equal0.IN8
prescaler[8] => Equal0.IN7
prescaler[9] => Equal0.IN6
prescaler[10] => Equal0.IN5
prescaler[11] => Equal0.IN4
prescaler[12] => Equal0.IN3
prescaler[13] => Equal0.IN2
prescaler[14] => Equal0.IN1
prescaler[15] => Equal0.IN0
set_values_flag <= set_values_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[0] <= val_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[0] <= freq_pos_needed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[1] <= freq_pos_needed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[2] <= freq_pos_needed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[3] <= freq_pos_needed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[4] <= freq_pos_needed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[5] <= freq_pos_needed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[6] <= freq_pos_needed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq_pos_needed[7] <= freq_pos_needed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12
SCALER_10_OUT[0] <= scaler:scaler101.val_out[0]
SCALER_10_OUT[1] <= scaler:scaler101.val_out[1]
SCALER_10_OUT[2] <= scaler:scaler101.val_out[2]
SCALER_10_OUT[3] <= scaler:scaler101.val_out[3]
SCALER_10_OUT[4] <= scaler:scaler101.val_out[4]
SCALER_10_OUT[5] <= scaler:scaler101.val_out[5]
SCALER_10_OUT[6] <= scaler:scaler101.val_out[6]
SCALER_10_OUT[7] <= scaler:scaler101.val_out[7]
SCALER_10_OUT[8] <= scaler:scaler101.val_out[8]
SCALER_10_OUT[9] <= scaler:scaler101.val_out[9]
SCALER_10_OUT[10] <= scaler:scaler101.val_out[10]
SCALER_10_OUT[11] <= scaler:scaler101.val_out[11]
PRESCALER[0] => scaler:scaler101.prescaler[0]
PRESCALER[0] => scaler:scaler1.prescaler[0]
PRESCALER[0] => scaler:scaler2.prescaler[0]
PRESCALER[0] => scaler:scaler3.prescaler[0]
PRESCALER[0] => scaler:scaler4.prescaler[0]
PRESCALER[0] => scaler:scaler5.prescaler[0]
PRESCALER[0] => scaler:scaler6.prescaler[0]
PRESCALER[0] => scaler:scaler7.prescaler[0]
PRESCALER[0] => scaler:scaler8.prescaler[0]
PRESCALER[0] => scaler:scaler99.prescaler[0]
PRESCALER[1] => scaler:scaler101.prescaler[1]
PRESCALER[1] => scaler:scaler1.prescaler[1]
PRESCALER[1] => scaler:scaler2.prescaler[1]
PRESCALER[1] => scaler:scaler3.prescaler[1]
PRESCALER[1] => scaler:scaler4.prescaler[1]
PRESCALER[1] => scaler:scaler5.prescaler[1]
PRESCALER[1] => scaler:scaler6.prescaler[1]
PRESCALER[1] => scaler:scaler7.prescaler[1]
PRESCALER[1] => scaler:scaler8.prescaler[1]
PRESCALER[1] => scaler:scaler99.prescaler[1]
PRESCALER[2] => scaler:scaler101.prescaler[2]
PRESCALER[2] => scaler:scaler1.prescaler[2]
PRESCALER[2] => scaler:scaler2.prescaler[2]
PRESCALER[2] => scaler:scaler3.prescaler[2]
PRESCALER[2] => scaler:scaler4.prescaler[2]
PRESCALER[2] => scaler:scaler5.prescaler[2]
PRESCALER[2] => scaler:scaler6.prescaler[2]
PRESCALER[2] => scaler:scaler7.prescaler[2]
PRESCALER[2] => scaler:scaler8.prescaler[2]
PRESCALER[2] => scaler:scaler99.prescaler[2]
PRESCALER[3] => scaler:scaler101.prescaler[3]
PRESCALER[3] => scaler:scaler1.prescaler[3]
PRESCALER[3] => scaler:scaler2.prescaler[3]
PRESCALER[3] => scaler:scaler3.prescaler[3]
PRESCALER[3] => scaler:scaler4.prescaler[3]
PRESCALER[3] => scaler:scaler5.prescaler[3]
PRESCALER[3] => scaler:scaler6.prescaler[3]
PRESCALER[3] => scaler:scaler7.prescaler[3]
PRESCALER[3] => scaler:scaler8.prescaler[3]
PRESCALER[3] => scaler:scaler99.prescaler[3]
PRESCALER[4] => scaler:scaler101.prescaler[4]
PRESCALER[4] => scaler:scaler1.prescaler[4]
PRESCALER[4] => scaler:scaler2.prescaler[4]
PRESCALER[4] => scaler:scaler3.prescaler[4]
PRESCALER[4] => scaler:scaler4.prescaler[4]
PRESCALER[4] => scaler:scaler5.prescaler[4]
PRESCALER[4] => scaler:scaler6.prescaler[4]
PRESCALER[4] => scaler:scaler7.prescaler[4]
PRESCALER[4] => scaler:scaler8.prescaler[4]
PRESCALER[4] => scaler:scaler99.prescaler[4]
PRESCALER[5] => scaler:scaler101.prescaler[5]
PRESCALER[5] => scaler:scaler1.prescaler[5]
PRESCALER[5] => scaler:scaler2.prescaler[5]
PRESCALER[5] => scaler:scaler3.prescaler[5]
PRESCALER[5] => scaler:scaler4.prescaler[5]
PRESCALER[5] => scaler:scaler5.prescaler[5]
PRESCALER[5] => scaler:scaler6.prescaler[5]
PRESCALER[5] => scaler:scaler7.prescaler[5]
PRESCALER[5] => scaler:scaler8.prescaler[5]
PRESCALER[5] => scaler:scaler99.prescaler[5]
PRESCALER[6] => scaler:scaler101.prescaler[6]
PRESCALER[6] => scaler:scaler1.prescaler[6]
PRESCALER[6] => scaler:scaler2.prescaler[6]
PRESCALER[6] => scaler:scaler3.prescaler[6]
PRESCALER[6] => scaler:scaler4.prescaler[6]
PRESCALER[6] => scaler:scaler5.prescaler[6]
PRESCALER[6] => scaler:scaler6.prescaler[6]
PRESCALER[6] => scaler:scaler7.prescaler[6]
PRESCALER[6] => scaler:scaler8.prescaler[6]
PRESCALER[6] => scaler:scaler99.prescaler[6]
PRESCALER[7] => scaler:scaler101.prescaler[7]
PRESCALER[7] => scaler:scaler1.prescaler[7]
PRESCALER[7] => scaler:scaler2.prescaler[7]
PRESCALER[7] => scaler:scaler3.prescaler[7]
PRESCALER[7] => scaler:scaler4.prescaler[7]
PRESCALER[7] => scaler:scaler5.prescaler[7]
PRESCALER[7] => scaler:scaler6.prescaler[7]
PRESCALER[7] => scaler:scaler7.prescaler[7]
PRESCALER[7] => scaler:scaler8.prescaler[7]
PRESCALER[7] => scaler:scaler99.prescaler[7]
PRESCALER[8] => scaler:scaler101.prescaler[8]
PRESCALER[8] => scaler:scaler1.prescaler[8]
PRESCALER[8] => scaler:scaler2.prescaler[8]
PRESCALER[8] => scaler:scaler3.prescaler[8]
PRESCALER[8] => scaler:scaler4.prescaler[8]
PRESCALER[8] => scaler:scaler5.prescaler[8]
PRESCALER[8] => scaler:scaler6.prescaler[8]
PRESCALER[8] => scaler:scaler7.prescaler[8]
PRESCALER[8] => scaler:scaler8.prescaler[8]
PRESCALER[8] => scaler:scaler99.prescaler[8]
PRESCALER[9] => scaler:scaler101.prescaler[9]
PRESCALER[9] => scaler:scaler1.prescaler[9]
PRESCALER[9] => scaler:scaler2.prescaler[9]
PRESCALER[9] => scaler:scaler3.prescaler[9]
PRESCALER[9] => scaler:scaler4.prescaler[9]
PRESCALER[9] => scaler:scaler5.prescaler[9]
PRESCALER[9] => scaler:scaler6.prescaler[9]
PRESCALER[9] => scaler:scaler7.prescaler[9]
PRESCALER[9] => scaler:scaler8.prescaler[9]
PRESCALER[9] => scaler:scaler99.prescaler[9]
PRESCALER[10] => scaler:scaler101.prescaler[10]
PRESCALER[10] => scaler:scaler1.prescaler[10]
PRESCALER[10] => scaler:scaler2.prescaler[10]
PRESCALER[10] => scaler:scaler3.prescaler[10]
PRESCALER[10] => scaler:scaler4.prescaler[10]
PRESCALER[10] => scaler:scaler5.prescaler[10]
PRESCALER[10] => scaler:scaler6.prescaler[10]
PRESCALER[10] => scaler:scaler7.prescaler[10]
PRESCALER[10] => scaler:scaler8.prescaler[10]
PRESCALER[10] => scaler:scaler99.prescaler[10]
PRESCALER[11] => scaler:scaler101.prescaler[11]
PRESCALER[11] => scaler:scaler1.prescaler[11]
PRESCALER[11] => scaler:scaler2.prescaler[11]
PRESCALER[11] => scaler:scaler3.prescaler[11]
PRESCALER[11] => scaler:scaler4.prescaler[11]
PRESCALER[11] => scaler:scaler5.prescaler[11]
PRESCALER[11] => scaler:scaler6.prescaler[11]
PRESCALER[11] => scaler:scaler7.prescaler[11]
PRESCALER[11] => scaler:scaler8.prescaler[11]
PRESCALER[11] => scaler:scaler99.prescaler[11]
PRESCALER[12] => scaler:scaler101.prescaler[12]
PRESCALER[12] => scaler:scaler1.prescaler[12]
PRESCALER[12] => scaler:scaler2.prescaler[12]
PRESCALER[12] => scaler:scaler3.prescaler[12]
PRESCALER[12] => scaler:scaler4.prescaler[12]
PRESCALER[12] => scaler:scaler5.prescaler[12]
PRESCALER[12] => scaler:scaler6.prescaler[12]
PRESCALER[12] => scaler:scaler7.prescaler[12]
PRESCALER[12] => scaler:scaler8.prescaler[12]
PRESCALER[12] => scaler:scaler99.prescaler[12]
PRESCALER[13] => scaler:scaler101.prescaler[13]
PRESCALER[13] => scaler:scaler1.prescaler[13]
PRESCALER[13] => scaler:scaler2.prescaler[13]
PRESCALER[13] => scaler:scaler3.prescaler[13]
PRESCALER[13] => scaler:scaler4.prescaler[13]
PRESCALER[13] => scaler:scaler5.prescaler[13]
PRESCALER[13] => scaler:scaler6.prescaler[13]
PRESCALER[13] => scaler:scaler7.prescaler[13]
PRESCALER[13] => scaler:scaler8.prescaler[13]
PRESCALER[13] => scaler:scaler99.prescaler[13]
PRESCALER[14] => scaler:scaler101.prescaler[14]
PRESCALER[14] => scaler:scaler1.prescaler[14]
PRESCALER[14] => scaler:scaler2.prescaler[14]
PRESCALER[14] => scaler:scaler3.prescaler[14]
PRESCALER[14] => scaler:scaler4.prescaler[14]
PRESCALER[14] => scaler:scaler5.prescaler[14]
PRESCALER[14] => scaler:scaler6.prescaler[14]
PRESCALER[14] => scaler:scaler7.prescaler[14]
PRESCALER[14] => scaler:scaler8.prescaler[14]
PRESCALER[14] => scaler:scaler99.prescaler[14]
PRESCALER[15] => scaler:scaler101.prescaler[15]
PRESCALER[15] => scaler:scaler1.prescaler[15]
PRESCALER[15] => scaler:scaler2.prescaler[15]
PRESCALER[15] => scaler:scaler3.prescaler[15]
PRESCALER[15] => scaler:scaler4.prescaler[15]
PRESCALER[15] => scaler:scaler5.prescaler[15]
PRESCALER[15] => scaler:scaler6.prescaler[15]
PRESCALER[15] => scaler:scaler7.prescaler[15]
PRESCALER[15] => scaler:scaler8.prescaler[15]
PRESCALER[15] => scaler:scaler99.prescaler[15]
SCALER_10_IN[0] => scaler:scaler101.value[0]
SCALER_10_IN[1] => scaler:scaler101.value[1]
SCALER_10_IN[2] => scaler:scaler101.value[2]
SCALER_10_IN[3] => scaler:scaler101.value[3]
SCALER_10_IN[4] => scaler:scaler101.value[4]
SCALER_10_IN[5] => scaler:scaler101.value[5]
SCALER_10_IN[6] => scaler:scaler101.value[6]
SCALER_10_IN[7] => scaler:scaler101.value[7]
SCALER_10_IN[8] => scaler:scaler101.value[8]
SCALER_10_IN[9] => scaler:scaler101.value[9]
SCALER_10_IN[10] => scaler:scaler101.value[10]
SCALER_10_IN[11] => scaler:scaler101.value[11]
SCALER_10_IN[12] => scaler:scaler101.value[12]
SCALER_10_IN[13] => scaler:scaler101.value[13]
SCALER_10_IN[14] => scaler:scaler101.value[14]
SCALER_10_IN[15] => scaler:scaler101.value[15]
SCALER_10_IN[16] => scaler:scaler101.value[16]
SCALER_10_IN[17] => scaler:scaler101.value[17]
SCALER_10_IN[18] => scaler:scaler101.value[18]
SCALER_10_IN[19] => scaler:scaler101.value[19]
SCALER_10_IN[20] => scaler:scaler101.value[20]
SCALER_10_IN[21] => scaler:scaler101.value[21]
SCALER_10_IN[22] => scaler:scaler101.value[22]
SCALER_10_IN[23] => scaler:scaler101.value[23]
SCALER_10_IN[24] => scaler:scaler101.value[24]
SCALER_10_IN[25] => scaler:scaler101.value[25]
SCALER_10_IN[26] => scaler:scaler101.value[26]
SCALER_10_IN[27] => scaler:scaler101.value[27]
SCALER_10_IN[28] => scaler:scaler101.value[28]
SCALER_10_IN[29] => scaler:scaler101.value[29]
SCALER_10_IN[30] => scaler:scaler101.value[30]
SCALER_10_IN[31] => scaler:scaler101.value[31]
SCALER_10_IN[32] => scaler:scaler101.value[32]
SCALER_10_IN[33] => scaler:scaler101.value[33]
SCALER_10_IN[34] => scaler:scaler101.value[34]
SCALER_10_IN[35] => scaler:scaler101.value[35]
SCALER_10_IN[36] => scaler:scaler101.value[36]
SCALER_10_IN[37] => scaler:scaler101.value[37]
SCALER_10_IN[38] => scaler:scaler101.value[38]
SCALER_10_IN[39] => scaler:scaler101.value[39]
SCALER_10_IN[40] => scaler:scaler101.value[40]
SCALER_10_IN[41] => scaler:scaler101.value[41]
SCALER_1_OUT[0] <= scaler:scaler1.val_out[0]
SCALER_1_OUT[1] <= scaler:scaler1.val_out[1]
SCALER_1_OUT[2] <= scaler:scaler1.val_out[2]
SCALER_1_OUT[3] <= scaler:scaler1.val_out[3]
SCALER_1_OUT[4] <= scaler:scaler1.val_out[4]
SCALER_1_OUT[5] <= scaler:scaler1.val_out[5]
SCALER_1_OUT[6] <= scaler:scaler1.val_out[6]
SCALER_1_OUT[7] <= scaler:scaler1.val_out[7]
SCALER_1_OUT[8] <= scaler:scaler1.val_out[8]
SCALER_1_OUT[9] <= scaler:scaler1.val_out[9]
SCALER_1_OUT[10] <= scaler:scaler1.val_out[10]
SCALER_1_OUT[11] <= scaler:scaler1.val_out[11]
SCALER_1_IN[0] => scaler:scaler1.value[0]
SCALER_1_IN[1] => scaler:scaler1.value[1]
SCALER_1_IN[2] => scaler:scaler1.value[2]
SCALER_1_IN[3] => scaler:scaler1.value[3]
SCALER_1_IN[4] => scaler:scaler1.value[4]
SCALER_1_IN[5] => scaler:scaler1.value[5]
SCALER_1_IN[6] => scaler:scaler1.value[6]
SCALER_1_IN[7] => scaler:scaler1.value[7]
SCALER_1_IN[8] => scaler:scaler1.value[8]
SCALER_1_IN[9] => scaler:scaler1.value[9]
SCALER_1_IN[10] => scaler:scaler1.value[10]
SCALER_1_IN[11] => scaler:scaler1.value[11]
SCALER_1_IN[12] => scaler:scaler1.value[12]
SCALER_1_IN[13] => scaler:scaler1.value[13]
SCALER_1_IN[14] => scaler:scaler1.value[14]
SCALER_1_IN[15] => scaler:scaler1.value[15]
SCALER_1_IN[16] => scaler:scaler1.value[16]
SCALER_1_IN[17] => scaler:scaler1.value[17]
SCALER_1_IN[18] => scaler:scaler1.value[18]
SCALER_1_IN[19] => scaler:scaler1.value[19]
SCALER_1_IN[20] => scaler:scaler1.value[20]
SCALER_1_IN[21] => scaler:scaler1.value[21]
SCALER_1_IN[22] => scaler:scaler1.value[22]
SCALER_1_IN[23] => scaler:scaler1.value[23]
SCALER_1_IN[24] => scaler:scaler1.value[24]
SCALER_1_IN[25] => scaler:scaler1.value[25]
SCALER_1_IN[26] => scaler:scaler1.value[26]
SCALER_1_IN[27] => scaler:scaler1.value[27]
SCALER_1_IN[28] => scaler:scaler1.value[28]
SCALER_1_IN[29] => scaler:scaler1.value[29]
SCALER_1_IN[30] => scaler:scaler1.value[30]
SCALER_1_IN[31] => scaler:scaler1.value[31]
SCALER_1_IN[32] => scaler:scaler1.value[32]
SCALER_1_IN[33] => scaler:scaler1.value[33]
SCALER_1_IN[34] => scaler:scaler1.value[34]
SCALER_1_IN[35] => scaler:scaler1.value[35]
SCALER_1_IN[36] => scaler:scaler1.value[36]
SCALER_1_IN[37] => scaler:scaler1.value[37]
SCALER_1_IN[38] => scaler:scaler1.value[38]
SCALER_1_IN[39] => scaler:scaler1.value[39]
SCALER_1_IN[40] => scaler:scaler1.value[40]
SCALER_1_IN[41] => scaler:scaler1.value[41]
SCALER_2_OUT[0] <= scaler:scaler2.val_out[0]
SCALER_2_OUT[1] <= scaler:scaler2.val_out[1]
SCALER_2_OUT[2] <= scaler:scaler2.val_out[2]
SCALER_2_OUT[3] <= scaler:scaler2.val_out[3]
SCALER_2_OUT[4] <= scaler:scaler2.val_out[4]
SCALER_2_OUT[5] <= scaler:scaler2.val_out[5]
SCALER_2_OUT[6] <= scaler:scaler2.val_out[6]
SCALER_2_OUT[7] <= scaler:scaler2.val_out[7]
SCALER_2_OUT[8] <= scaler:scaler2.val_out[8]
SCALER_2_OUT[9] <= scaler:scaler2.val_out[9]
SCALER_2_OUT[10] <= scaler:scaler2.val_out[10]
SCALER_2_OUT[11] <= scaler:scaler2.val_out[11]
SCALER_2_IN[0] => scaler:scaler2.value[0]
SCALER_2_IN[1] => scaler:scaler2.value[1]
SCALER_2_IN[2] => scaler:scaler2.value[2]
SCALER_2_IN[3] => scaler:scaler2.value[3]
SCALER_2_IN[4] => scaler:scaler2.value[4]
SCALER_2_IN[5] => scaler:scaler2.value[5]
SCALER_2_IN[6] => scaler:scaler2.value[6]
SCALER_2_IN[7] => scaler:scaler2.value[7]
SCALER_2_IN[8] => scaler:scaler2.value[8]
SCALER_2_IN[9] => scaler:scaler2.value[9]
SCALER_2_IN[10] => scaler:scaler2.value[10]
SCALER_2_IN[11] => scaler:scaler2.value[11]
SCALER_2_IN[12] => scaler:scaler2.value[12]
SCALER_2_IN[13] => scaler:scaler2.value[13]
SCALER_2_IN[14] => scaler:scaler2.value[14]
SCALER_2_IN[15] => scaler:scaler2.value[15]
SCALER_2_IN[16] => scaler:scaler2.value[16]
SCALER_2_IN[17] => scaler:scaler2.value[17]
SCALER_2_IN[18] => scaler:scaler2.value[18]
SCALER_2_IN[19] => scaler:scaler2.value[19]
SCALER_2_IN[20] => scaler:scaler2.value[20]
SCALER_2_IN[21] => scaler:scaler2.value[21]
SCALER_2_IN[22] => scaler:scaler2.value[22]
SCALER_2_IN[23] => scaler:scaler2.value[23]
SCALER_2_IN[24] => scaler:scaler2.value[24]
SCALER_2_IN[25] => scaler:scaler2.value[25]
SCALER_2_IN[26] => scaler:scaler2.value[26]
SCALER_2_IN[27] => scaler:scaler2.value[27]
SCALER_2_IN[28] => scaler:scaler2.value[28]
SCALER_2_IN[29] => scaler:scaler2.value[29]
SCALER_2_IN[30] => scaler:scaler2.value[30]
SCALER_2_IN[31] => scaler:scaler2.value[31]
SCALER_2_IN[32] => scaler:scaler2.value[32]
SCALER_2_IN[33] => scaler:scaler2.value[33]
SCALER_2_IN[34] => scaler:scaler2.value[34]
SCALER_2_IN[35] => scaler:scaler2.value[35]
SCALER_2_IN[36] => scaler:scaler2.value[36]
SCALER_2_IN[37] => scaler:scaler2.value[37]
SCALER_2_IN[38] => scaler:scaler2.value[38]
SCALER_2_IN[39] => scaler:scaler2.value[39]
SCALER_2_IN[40] => scaler:scaler2.value[40]
SCALER_2_IN[41] => scaler:scaler2.value[41]
SCALER_3_OUT[0] <= scaler:scaler3.val_out[0]
SCALER_3_OUT[1] <= scaler:scaler3.val_out[1]
SCALER_3_OUT[2] <= scaler:scaler3.val_out[2]
SCALER_3_OUT[3] <= scaler:scaler3.val_out[3]
SCALER_3_OUT[4] <= scaler:scaler3.val_out[4]
SCALER_3_OUT[5] <= scaler:scaler3.val_out[5]
SCALER_3_OUT[6] <= scaler:scaler3.val_out[6]
SCALER_3_OUT[7] <= scaler:scaler3.val_out[7]
SCALER_3_OUT[8] <= scaler:scaler3.val_out[8]
SCALER_3_OUT[9] <= scaler:scaler3.val_out[9]
SCALER_3_OUT[10] <= scaler:scaler3.val_out[10]
SCALER_3_OUT[11] <= scaler:scaler3.val_out[11]
SCALER_3_IN[0] => scaler:scaler3.value[0]
SCALER_3_IN[1] => scaler:scaler3.value[1]
SCALER_3_IN[2] => scaler:scaler3.value[2]
SCALER_3_IN[3] => scaler:scaler3.value[3]
SCALER_3_IN[4] => scaler:scaler3.value[4]
SCALER_3_IN[5] => scaler:scaler3.value[5]
SCALER_3_IN[6] => scaler:scaler3.value[6]
SCALER_3_IN[7] => scaler:scaler3.value[7]
SCALER_3_IN[8] => scaler:scaler3.value[8]
SCALER_3_IN[9] => scaler:scaler3.value[9]
SCALER_3_IN[10] => scaler:scaler3.value[10]
SCALER_3_IN[11] => scaler:scaler3.value[11]
SCALER_3_IN[12] => scaler:scaler3.value[12]
SCALER_3_IN[13] => scaler:scaler3.value[13]
SCALER_3_IN[14] => scaler:scaler3.value[14]
SCALER_3_IN[15] => scaler:scaler3.value[15]
SCALER_3_IN[16] => scaler:scaler3.value[16]
SCALER_3_IN[17] => scaler:scaler3.value[17]
SCALER_3_IN[18] => scaler:scaler3.value[18]
SCALER_3_IN[19] => scaler:scaler3.value[19]
SCALER_3_IN[20] => scaler:scaler3.value[20]
SCALER_3_IN[21] => scaler:scaler3.value[21]
SCALER_3_IN[22] => scaler:scaler3.value[22]
SCALER_3_IN[23] => scaler:scaler3.value[23]
SCALER_3_IN[24] => scaler:scaler3.value[24]
SCALER_3_IN[25] => scaler:scaler3.value[25]
SCALER_3_IN[26] => scaler:scaler3.value[26]
SCALER_3_IN[27] => scaler:scaler3.value[27]
SCALER_3_IN[28] => scaler:scaler3.value[28]
SCALER_3_IN[29] => scaler:scaler3.value[29]
SCALER_3_IN[30] => scaler:scaler3.value[30]
SCALER_3_IN[31] => scaler:scaler3.value[31]
SCALER_3_IN[32] => scaler:scaler3.value[32]
SCALER_3_IN[33] => scaler:scaler3.value[33]
SCALER_3_IN[34] => scaler:scaler3.value[34]
SCALER_3_IN[35] => scaler:scaler3.value[35]
SCALER_3_IN[36] => scaler:scaler3.value[36]
SCALER_3_IN[37] => scaler:scaler3.value[37]
SCALER_3_IN[38] => scaler:scaler3.value[38]
SCALER_3_IN[39] => scaler:scaler3.value[39]
SCALER_3_IN[40] => scaler:scaler3.value[40]
SCALER_3_IN[41] => scaler:scaler3.value[41]
SCALER_4_OUT[0] <= scaler:scaler4.val_out[0]
SCALER_4_OUT[1] <= scaler:scaler4.val_out[1]
SCALER_4_OUT[2] <= scaler:scaler4.val_out[2]
SCALER_4_OUT[3] <= scaler:scaler4.val_out[3]
SCALER_4_OUT[4] <= scaler:scaler4.val_out[4]
SCALER_4_OUT[5] <= scaler:scaler4.val_out[5]
SCALER_4_OUT[6] <= scaler:scaler4.val_out[6]
SCALER_4_OUT[7] <= scaler:scaler4.val_out[7]
SCALER_4_OUT[8] <= scaler:scaler4.val_out[8]
SCALER_4_OUT[9] <= scaler:scaler4.val_out[9]
SCALER_4_OUT[10] <= scaler:scaler4.val_out[10]
SCALER_4_OUT[11] <= scaler:scaler4.val_out[11]
SCALER_4_IN[0] => scaler:scaler4.value[0]
SCALER_4_IN[1] => scaler:scaler4.value[1]
SCALER_4_IN[2] => scaler:scaler4.value[2]
SCALER_4_IN[3] => scaler:scaler4.value[3]
SCALER_4_IN[4] => scaler:scaler4.value[4]
SCALER_4_IN[5] => scaler:scaler4.value[5]
SCALER_4_IN[6] => scaler:scaler4.value[6]
SCALER_4_IN[7] => scaler:scaler4.value[7]
SCALER_4_IN[8] => scaler:scaler4.value[8]
SCALER_4_IN[9] => scaler:scaler4.value[9]
SCALER_4_IN[10] => scaler:scaler4.value[10]
SCALER_4_IN[11] => scaler:scaler4.value[11]
SCALER_4_IN[12] => scaler:scaler4.value[12]
SCALER_4_IN[13] => scaler:scaler4.value[13]
SCALER_4_IN[14] => scaler:scaler4.value[14]
SCALER_4_IN[15] => scaler:scaler4.value[15]
SCALER_4_IN[16] => scaler:scaler4.value[16]
SCALER_4_IN[17] => scaler:scaler4.value[17]
SCALER_4_IN[18] => scaler:scaler4.value[18]
SCALER_4_IN[19] => scaler:scaler4.value[19]
SCALER_4_IN[20] => scaler:scaler4.value[20]
SCALER_4_IN[21] => scaler:scaler4.value[21]
SCALER_4_IN[22] => scaler:scaler4.value[22]
SCALER_4_IN[23] => scaler:scaler4.value[23]
SCALER_4_IN[24] => scaler:scaler4.value[24]
SCALER_4_IN[25] => scaler:scaler4.value[25]
SCALER_4_IN[26] => scaler:scaler4.value[26]
SCALER_4_IN[27] => scaler:scaler4.value[27]
SCALER_4_IN[28] => scaler:scaler4.value[28]
SCALER_4_IN[29] => scaler:scaler4.value[29]
SCALER_4_IN[30] => scaler:scaler4.value[30]
SCALER_4_IN[31] => scaler:scaler4.value[31]
SCALER_4_IN[32] => scaler:scaler4.value[32]
SCALER_4_IN[33] => scaler:scaler4.value[33]
SCALER_4_IN[34] => scaler:scaler4.value[34]
SCALER_4_IN[35] => scaler:scaler4.value[35]
SCALER_4_IN[36] => scaler:scaler4.value[36]
SCALER_4_IN[37] => scaler:scaler4.value[37]
SCALER_4_IN[38] => scaler:scaler4.value[38]
SCALER_4_IN[39] => scaler:scaler4.value[39]
SCALER_4_IN[40] => scaler:scaler4.value[40]
SCALER_4_IN[41] => scaler:scaler4.value[41]
SCALER_5_OUT[0] <= scaler:scaler5.val_out[0]
SCALER_5_OUT[1] <= scaler:scaler5.val_out[1]
SCALER_5_OUT[2] <= scaler:scaler5.val_out[2]
SCALER_5_OUT[3] <= scaler:scaler5.val_out[3]
SCALER_5_OUT[4] <= scaler:scaler5.val_out[4]
SCALER_5_OUT[5] <= scaler:scaler5.val_out[5]
SCALER_5_OUT[6] <= scaler:scaler5.val_out[6]
SCALER_5_OUT[7] <= scaler:scaler5.val_out[7]
SCALER_5_OUT[8] <= scaler:scaler5.val_out[8]
SCALER_5_OUT[9] <= scaler:scaler5.val_out[9]
SCALER_5_OUT[10] <= scaler:scaler5.val_out[10]
SCALER_5_OUT[11] <= scaler:scaler5.val_out[11]
SCALER_5_IN[0] => scaler:scaler5.value[0]
SCALER_5_IN[1] => scaler:scaler5.value[1]
SCALER_5_IN[2] => scaler:scaler5.value[2]
SCALER_5_IN[3] => scaler:scaler5.value[3]
SCALER_5_IN[4] => scaler:scaler5.value[4]
SCALER_5_IN[5] => scaler:scaler5.value[5]
SCALER_5_IN[6] => scaler:scaler5.value[6]
SCALER_5_IN[7] => scaler:scaler5.value[7]
SCALER_5_IN[8] => scaler:scaler5.value[8]
SCALER_5_IN[9] => scaler:scaler5.value[9]
SCALER_5_IN[10] => scaler:scaler5.value[10]
SCALER_5_IN[11] => scaler:scaler5.value[11]
SCALER_5_IN[12] => scaler:scaler5.value[12]
SCALER_5_IN[13] => scaler:scaler5.value[13]
SCALER_5_IN[14] => scaler:scaler5.value[14]
SCALER_5_IN[15] => scaler:scaler5.value[15]
SCALER_5_IN[16] => scaler:scaler5.value[16]
SCALER_5_IN[17] => scaler:scaler5.value[17]
SCALER_5_IN[18] => scaler:scaler5.value[18]
SCALER_5_IN[19] => scaler:scaler5.value[19]
SCALER_5_IN[20] => scaler:scaler5.value[20]
SCALER_5_IN[21] => scaler:scaler5.value[21]
SCALER_5_IN[22] => scaler:scaler5.value[22]
SCALER_5_IN[23] => scaler:scaler5.value[23]
SCALER_5_IN[24] => scaler:scaler5.value[24]
SCALER_5_IN[25] => scaler:scaler5.value[25]
SCALER_5_IN[26] => scaler:scaler5.value[26]
SCALER_5_IN[27] => scaler:scaler5.value[27]
SCALER_5_IN[28] => scaler:scaler5.value[28]
SCALER_5_IN[29] => scaler:scaler5.value[29]
SCALER_5_IN[30] => scaler:scaler5.value[30]
SCALER_5_IN[31] => scaler:scaler5.value[31]
SCALER_5_IN[32] => scaler:scaler5.value[32]
SCALER_5_IN[33] => scaler:scaler5.value[33]
SCALER_5_IN[34] => scaler:scaler5.value[34]
SCALER_5_IN[35] => scaler:scaler5.value[35]
SCALER_5_IN[36] => scaler:scaler5.value[36]
SCALER_5_IN[37] => scaler:scaler5.value[37]
SCALER_5_IN[38] => scaler:scaler5.value[38]
SCALER_5_IN[39] => scaler:scaler5.value[39]
SCALER_5_IN[40] => scaler:scaler5.value[40]
SCALER_5_IN[41] => scaler:scaler5.value[41]
SCALER_6_OUT[0] <= scaler:scaler6.val_out[0]
SCALER_6_OUT[1] <= scaler:scaler6.val_out[1]
SCALER_6_OUT[2] <= scaler:scaler6.val_out[2]
SCALER_6_OUT[3] <= scaler:scaler6.val_out[3]
SCALER_6_OUT[4] <= scaler:scaler6.val_out[4]
SCALER_6_OUT[5] <= scaler:scaler6.val_out[5]
SCALER_6_OUT[6] <= scaler:scaler6.val_out[6]
SCALER_6_OUT[7] <= scaler:scaler6.val_out[7]
SCALER_6_OUT[8] <= scaler:scaler6.val_out[8]
SCALER_6_OUT[9] <= scaler:scaler6.val_out[9]
SCALER_6_OUT[10] <= scaler:scaler6.val_out[10]
SCALER_6_OUT[11] <= scaler:scaler6.val_out[11]
SCALER_6_IN[0] => scaler:scaler6.value[0]
SCALER_6_IN[1] => scaler:scaler6.value[1]
SCALER_6_IN[2] => scaler:scaler6.value[2]
SCALER_6_IN[3] => scaler:scaler6.value[3]
SCALER_6_IN[4] => scaler:scaler6.value[4]
SCALER_6_IN[5] => scaler:scaler6.value[5]
SCALER_6_IN[6] => scaler:scaler6.value[6]
SCALER_6_IN[7] => scaler:scaler6.value[7]
SCALER_6_IN[8] => scaler:scaler6.value[8]
SCALER_6_IN[9] => scaler:scaler6.value[9]
SCALER_6_IN[10] => scaler:scaler6.value[10]
SCALER_6_IN[11] => scaler:scaler6.value[11]
SCALER_6_IN[12] => scaler:scaler6.value[12]
SCALER_6_IN[13] => scaler:scaler6.value[13]
SCALER_6_IN[14] => scaler:scaler6.value[14]
SCALER_6_IN[15] => scaler:scaler6.value[15]
SCALER_6_IN[16] => scaler:scaler6.value[16]
SCALER_6_IN[17] => scaler:scaler6.value[17]
SCALER_6_IN[18] => scaler:scaler6.value[18]
SCALER_6_IN[19] => scaler:scaler6.value[19]
SCALER_6_IN[20] => scaler:scaler6.value[20]
SCALER_6_IN[21] => scaler:scaler6.value[21]
SCALER_6_IN[22] => scaler:scaler6.value[22]
SCALER_6_IN[23] => scaler:scaler6.value[23]
SCALER_6_IN[24] => scaler:scaler6.value[24]
SCALER_6_IN[25] => scaler:scaler6.value[25]
SCALER_6_IN[26] => scaler:scaler6.value[26]
SCALER_6_IN[27] => scaler:scaler6.value[27]
SCALER_6_IN[28] => scaler:scaler6.value[28]
SCALER_6_IN[29] => scaler:scaler6.value[29]
SCALER_6_IN[30] => scaler:scaler6.value[30]
SCALER_6_IN[31] => scaler:scaler6.value[31]
SCALER_6_IN[32] => scaler:scaler6.value[32]
SCALER_6_IN[33] => scaler:scaler6.value[33]
SCALER_6_IN[34] => scaler:scaler6.value[34]
SCALER_6_IN[35] => scaler:scaler6.value[35]
SCALER_6_IN[36] => scaler:scaler6.value[36]
SCALER_6_IN[37] => scaler:scaler6.value[37]
SCALER_6_IN[38] => scaler:scaler6.value[38]
SCALER_6_IN[39] => scaler:scaler6.value[39]
SCALER_6_IN[40] => scaler:scaler6.value[40]
SCALER_6_IN[41] => scaler:scaler6.value[41]
SCALER_7_OUT[0] <= scaler:scaler7.val_out[0]
SCALER_7_OUT[1] <= scaler:scaler7.val_out[1]
SCALER_7_OUT[2] <= scaler:scaler7.val_out[2]
SCALER_7_OUT[3] <= scaler:scaler7.val_out[3]
SCALER_7_OUT[4] <= scaler:scaler7.val_out[4]
SCALER_7_OUT[5] <= scaler:scaler7.val_out[5]
SCALER_7_OUT[6] <= scaler:scaler7.val_out[6]
SCALER_7_OUT[7] <= scaler:scaler7.val_out[7]
SCALER_7_OUT[8] <= scaler:scaler7.val_out[8]
SCALER_7_OUT[9] <= scaler:scaler7.val_out[9]
SCALER_7_OUT[10] <= scaler:scaler7.val_out[10]
SCALER_7_OUT[11] <= scaler:scaler7.val_out[11]
SCALER_7_IN[0] => scaler:scaler7.value[0]
SCALER_7_IN[1] => scaler:scaler7.value[1]
SCALER_7_IN[2] => scaler:scaler7.value[2]
SCALER_7_IN[3] => scaler:scaler7.value[3]
SCALER_7_IN[4] => scaler:scaler7.value[4]
SCALER_7_IN[5] => scaler:scaler7.value[5]
SCALER_7_IN[6] => scaler:scaler7.value[6]
SCALER_7_IN[7] => scaler:scaler7.value[7]
SCALER_7_IN[8] => scaler:scaler7.value[8]
SCALER_7_IN[9] => scaler:scaler7.value[9]
SCALER_7_IN[10] => scaler:scaler7.value[10]
SCALER_7_IN[11] => scaler:scaler7.value[11]
SCALER_7_IN[12] => scaler:scaler7.value[12]
SCALER_7_IN[13] => scaler:scaler7.value[13]
SCALER_7_IN[14] => scaler:scaler7.value[14]
SCALER_7_IN[15] => scaler:scaler7.value[15]
SCALER_7_IN[16] => scaler:scaler7.value[16]
SCALER_7_IN[17] => scaler:scaler7.value[17]
SCALER_7_IN[18] => scaler:scaler7.value[18]
SCALER_7_IN[19] => scaler:scaler7.value[19]
SCALER_7_IN[20] => scaler:scaler7.value[20]
SCALER_7_IN[21] => scaler:scaler7.value[21]
SCALER_7_IN[22] => scaler:scaler7.value[22]
SCALER_7_IN[23] => scaler:scaler7.value[23]
SCALER_7_IN[24] => scaler:scaler7.value[24]
SCALER_7_IN[25] => scaler:scaler7.value[25]
SCALER_7_IN[26] => scaler:scaler7.value[26]
SCALER_7_IN[27] => scaler:scaler7.value[27]
SCALER_7_IN[28] => scaler:scaler7.value[28]
SCALER_7_IN[29] => scaler:scaler7.value[29]
SCALER_7_IN[30] => scaler:scaler7.value[30]
SCALER_7_IN[31] => scaler:scaler7.value[31]
SCALER_7_IN[32] => scaler:scaler7.value[32]
SCALER_7_IN[33] => scaler:scaler7.value[33]
SCALER_7_IN[34] => scaler:scaler7.value[34]
SCALER_7_IN[35] => scaler:scaler7.value[35]
SCALER_7_IN[36] => scaler:scaler7.value[36]
SCALER_7_IN[37] => scaler:scaler7.value[37]
SCALER_7_IN[38] => scaler:scaler7.value[38]
SCALER_7_IN[39] => scaler:scaler7.value[39]
SCALER_7_IN[40] => scaler:scaler7.value[40]
SCALER_7_IN[41] => scaler:scaler7.value[41]
SCALER_8_OUT[0] <= scaler:scaler8.val_out[0]
SCALER_8_OUT[1] <= scaler:scaler8.val_out[1]
SCALER_8_OUT[2] <= scaler:scaler8.val_out[2]
SCALER_8_OUT[3] <= scaler:scaler8.val_out[3]
SCALER_8_OUT[4] <= scaler:scaler8.val_out[4]
SCALER_8_OUT[5] <= scaler:scaler8.val_out[5]
SCALER_8_OUT[6] <= scaler:scaler8.val_out[6]
SCALER_8_OUT[7] <= scaler:scaler8.val_out[7]
SCALER_8_OUT[8] <= scaler:scaler8.val_out[8]
SCALER_8_OUT[9] <= scaler:scaler8.val_out[9]
SCALER_8_OUT[10] <= scaler:scaler8.val_out[10]
SCALER_8_OUT[11] <= scaler:scaler8.val_out[11]
SCALER_8_IN[0] => scaler:scaler8.value[0]
SCALER_8_IN[1] => scaler:scaler8.value[1]
SCALER_8_IN[2] => scaler:scaler8.value[2]
SCALER_8_IN[3] => scaler:scaler8.value[3]
SCALER_8_IN[4] => scaler:scaler8.value[4]
SCALER_8_IN[5] => scaler:scaler8.value[5]
SCALER_8_IN[6] => scaler:scaler8.value[6]
SCALER_8_IN[7] => scaler:scaler8.value[7]
SCALER_8_IN[8] => scaler:scaler8.value[8]
SCALER_8_IN[9] => scaler:scaler8.value[9]
SCALER_8_IN[10] => scaler:scaler8.value[10]
SCALER_8_IN[11] => scaler:scaler8.value[11]
SCALER_8_IN[12] => scaler:scaler8.value[12]
SCALER_8_IN[13] => scaler:scaler8.value[13]
SCALER_8_IN[14] => scaler:scaler8.value[14]
SCALER_8_IN[15] => scaler:scaler8.value[15]
SCALER_8_IN[16] => scaler:scaler8.value[16]
SCALER_8_IN[17] => scaler:scaler8.value[17]
SCALER_8_IN[18] => scaler:scaler8.value[18]
SCALER_8_IN[19] => scaler:scaler8.value[19]
SCALER_8_IN[20] => scaler:scaler8.value[20]
SCALER_8_IN[21] => scaler:scaler8.value[21]
SCALER_8_IN[22] => scaler:scaler8.value[22]
SCALER_8_IN[23] => scaler:scaler8.value[23]
SCALER_8_IN[24] => scaler:scaler8.value[24]
SCALER_8_IN[25] => scaler:scaler8.value[25]
SCALER_8_IN[26] => scaler:scaler8.value[26]
SCALER_8_IN[27] => scaler:scaler8.value[27]
SCALER_8_IN[28] => scaler:scaler8.value[28]
SCALER_8_IN[29] => scaler:scaler8.value[29]
SCALER_8_IN[30] => scaler:scaler8.value[30]
SCALER_8_IN[31] => scaler:scaler8.value[31]
SCALER_8_IN[32] => scaler:scaler8.value[32]
SCALER_8_IN[33] => scaler:scaler8.value[33]
SCALER_8_IN[34] => scaler:scaler8.value[34]
SCALER_8_IN[35] => scaler:scaler8.value[35]
SCALER_8_IN[36] => scaler:scaler8.value[36]
SCALER_8_IN[37] => scaler:scaler8.value[37]
SCALER_8_IN[38] => scaler:scaler8.value[38]
SCALER_8_IN[39] => scaler:scaler8.value[39]
SCALER_8_IN[40] => scaler:scaler8.value[40]
SCALER_8_IN[41] => scaler:scaler8.value[41]
SCALER_9_OUT[0] <= scaler:scaler99.val_out[0]
SCALER_9_OUT[1] <= scaler:scaler99.val_out[1]
SCALER_9_OUT[2] <= scaler:scaler99.val_out[2]
SCALER_9_OUT[3] <= scaler:scaler99.val_out[3]
SCALER_9_OUT[4] <= scaler:scaler99.val_out[4]
SCALER_9_OUT[5] <= scaler:scaler99.val_out[5]
SCALER_9_OUT[6] <= scaler:scaler99.val_out[6]
SCALER_9_OUT[7] <= scaler:scaler99.val_out[7]
SCALER_9_OUT[8] <= scaler:scaler99.val_out[8]
SCALER_9_OUT[9] <= scaler:scaler99.val_out[9]
SCALER_9_OUT[10] <= scaler:scaler99.val_out[10]
SCALER_9_OUT[11] <= scaler:scaler99.val_out[11]
SCALER_9_IN[0] => scaler:scaler99.value[0]
SCALER_9_IN[1] => scaler:scaler99.value[1]
SCALER_9_IN[2] => scaler:scaler99.value[2]
SCALER_9_IN[3] => scaler:scaler99.value[3]
SCALER_9_IN[4] => scaler:scaler99.value[4]
SCALER_9_IN[5] => scaler:scaler99.value[5]
SCALER_9_IN[6] => scaler:scaler99.value[6]
SCALER_9_IN[7] => scaler:scaler99.value[7]
SCALER_9_IN[8] => scaler:scaler99.value[8]
SCALER_9_IN[9] => scaler:scaler99.value[9]
SCALER_9_IN[10] => scaler:scaler99.value[10]
SCALER_9_IN[11] => scaler:scaler99.value[11]
SCALER_9_IN[12] => scaler:scaler99.value[12]
SCALER_9_IN[13] => scaler:scaler99.value[13]
SCALER_9_IN[14] => scaler:scaler99.value[14]
SCALER_9_IN[15] => scaler:scaler99.value[15]
SCALER_9_IN[16] => scaler:scaler99.value[16]
SCALER_9_IN[17] => scaler:scaler99.value[17]
SCALER_9_IN[18] => scaler:scaler99.value[18]
SCALER_9_IN[19] => scaler:scaler99.value[19]
SCALER_9_IN[20] => scaler:scaler99.value[20]
SCALER_9_IN[21] => scaler:scaler99.value[21]
SCALER_9_IN[22] => scaler:scaler99.value[22]
SCALER_9_IN[23] => scaler:scaler99.value[23]
SCALER_9_IN[24] => scaler:scaler99.value[24]
SCALER_9_IN[25] => scaler:scaler99.value[25]
SCALER_9_IN[26] => scaler:scaler99.value[26]
SCALER_9_IN[27] => scaler:scaler99.value[27]
SCALER_9_IN[28] => scaler:scaler99.value[28]
SCALER_9_IN[29] => scaler:scaler99.value[29]
SCALER_9_IN[30] => scaler:scaler99.value[30]
SCALER_9_IN[31] => scaler:scaler99.value[31]
SCALER_9_IN[32] => scaler:scaler99.value[32]
SCALER_9_IN[33] => scaler:scaler99.value[33]
SCALER_9_IN[34] => scaler:scaler99.value[34]
SCALER_9_IN[35] => scaler:scaler99.value[35]
SCALER_9_IN[36] => scaler:scaler99.value[36]
SCALER_9_IN[37] => scaler:scaler99.value[37]
SCALER_9_IN[38] => scaler:scaler99.value[38]
SCALER_9_IN[39] => scaler:scaler99.value[39]
SCALER_9_IN[40] => scaler:scaler99.value[40]
SCALER_9_IN[41] => scaler:scaler99.value[41]


|Integracion|ScalerBlock:inst12|scaler:scaler101
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler1
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler2
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler3
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler4
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler5
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler6
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler7
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler8
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|ScalerBlock:inst12|scaler:scaler99
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
value[9] => ~NO_FANOUT~
value[10] => ~NO_FANOUT~
value[11] => ~NO_FANOUT~
value[12] => ~NO_FANOUT~
value[13] => val_out.DATAB
value[14] => val_out.DATAB
value[14] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[15] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[16] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[17] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[18] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[19] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[20] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[21] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[22] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[23] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[24] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[25] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[26] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[27] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAA
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[28] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAA
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[29] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAA
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[30] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAA
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[31] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAA
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[32] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAA
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[33] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAA
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[34] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAA
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[35] => val_out.DATAB
value[36] => val_out.DATAB
value[36] => val_out.DATAA
value[36] => val_out.DATAB
value[36] => val_out.DATAB
value[37] => val_out.DATAB
value[37] => val_out.DATAA
value[37] => val_out.DATAB
value[38] => val_out.DATAB
value[38] => val_out.DATAA
value[39] => val_out.DATAA
value[40] => ~NO_FANOUT~
value[41] => ~NO_FANOUT~
prescaler[0] => LessThan0.IN32
prescaler[0] => LessThan1.IN32
prescaler[0] => LessThan2.IN32
prescaler[0] => LessThan3.IN32
prescaler[0] => LessThan4.IN32
prescaler[0] => LessThan5.IN32
prescaler[0] => LessThan6.IN32
prescaler[0] => LessThan7.IN32
prescaler[0] => LessThan8.IN32
prescaler[0] => LessThan9.IN32
prescaler[0] => LessThan10.IN32
prescaler[0] => LessThan11.IN32
prescaler[0] => LessThan12.IN32
prescaler[0] => LessThan13.IN32
prescaler[0] => LessThan14.IN32
prescaler[1] => LessThan0.IN31
prescaler[1] => LessThan1.IN31
prescaler[1] => LessThan2.IN31
prescaler[1] => LessThan3.IN31
prescaler[1] => LessThan4.IN31
prescaler[1] => LessThan5.IN31
prescaler[1] => LessThan6.IN31
prescaler[1] => LessThan7.IN31
prescaler[1] => LessThan8.IN31
prescaler[1] => LessThan9.IN31
prescaler[1] => LessThan10.IN31
prescaler[1] => LessThan11.IN31
prescaler[1] => LessThan12.IN31
prescaler[1] => LessThan13.IN31
prescaler[1] => LessThan14.IN31
prescaler[2] => LessThan0.IN30
prescaler[2] => LessThan1.IN30
prescaler[2] => LessThan2.IN30
prescaler[2] => LessThan3.IN30
prescaler[2] => LessThan4.IN30
prescaler[2] => LessThan5.IN30
prescaler[2] => LessThan6.IN30
prescaler[2] => LessThan7.IN30
prescaler[2] => LessThan8.IN30
prescaler[2] => LessThan9.IN30
prescaler[2] => LessThan10.IN30
prescaler[2] => LessThan11.IN30
prescaler[2] => LessThan12.IN30
prescaler[2] => LessThan13.IN30
prescaler[2] => LessThan14.IN30
prescaler[3] => LessThan0.IN29
prescaler[3] => LessThan1.IN29
prescaler[3] => LessThan2.IN29
prescaler[3] => LessThan3.IN29
prescaler[3] => LessThan4.IN29
prescaler[3] => LessThan5.IN29
prescaler[3] => LessThan6.IN29
prescaler[3] => LessThan7.IN29
prescaler[3] => LessThan8.IN29
prescaler[3] => LessThan9.IN29
prescaler[3] => LessThan10.IN29
prescaler[3] => LessThan11.IN29
prescaler[3] => LessThan12.IN29
prescaler[3] => LessThan13.IN29
prescaler[3] => LessThan14.IN29
prescaler[4] => LessThan0.IN28
prescaler[4] => LessThan1.IN28
prescaler[4] => LessThan2.IN28
prescaler[4] => LessThan3.IN28
prescaler[4] => LessThan4.IN28
prescaler[4] => LessThan5.IN28
prescaler[4] => LessThan6.IN28
prescaler[4] => LessThan7.IN28
prescaler[4] => LessThan8.IN28
prescaler[4] => LessThan9.IN28
prescaler[4] => LessThan10.IN28
prescaler[4] => LessThan11.IN28
prescaler[4] => LessThan12.IN28
prescaler[4] => LessThan13.IN28
prescaler[4] => LessThan14.IN28
prescaler[5] => LessThan0.IN27
prescaler[5] => LessThan1.IN27
prescaler[5] => LessThan2.IN27
prescaler[5] => LessThan3.IN27
prescaler[5] => LessThan4.IN27
prescaler[5] => LessThan5.IN27
prescaler[5] => LessThan6.IN27
prescaler[5] => LessThan7.IN27
prescaler[5] => LessThan8.IN27
prescaler[5] => LessThan9.IN27
prescaler[5] => LessThan10.IN27
prescaler[5] => LessThan11.IN27
prescaler[5] => LessThan12.IN27
prescaler[5] => LessThan13.IN27
prescaler[5] => LessThan14.IN27
prescaler[6] => LessThan0.IN26
prescaler[6] => LessThan1.IN26
prescaler[6] => LessThan2.IN26
prescaler[6] => LessThan3.IN26
prescaler[6] => LessThan4.IN26
prescaler[6] => LessThan5.IN26
prescaler[6] => LessThan6.IN26
prescaler[6] => LessThan7.IN26
prescaler[6] => LessThan8.IN26
prescaler[6] => LessThan9.IN26
prescaler[6] => LessThan10.IN26
prescaler[6] => LessThan11.IN26
prescaler[6] => LessThan12.IN26
prescaler[6] => LessThan13.IN26
prescaler[6] => LessThan14.IN26
prescaler[7] => LessThan0.IN25
prescaler[7] => LessThan1.IN25
prescaler[7] => LessThan2.IN25
prescaler[7] => LessThan3.IN25
prescaler[7] => LessThan4.IN25
prescaler[7] => LessThan5.IN25
prescaler[7] => LessThan6.IN25
prescaler[7] => LessThan7.IN25
prescaler[7] => LessThan8.IN25
prescaler[7] => LessThan9.IN25
prescaler[7] => LessThan10.IN25
prescaler[7] => LessThan11.IN25
prescaler[7] => LessThan12.IN25
prescaler[7] => LessThan13.IN25
prescaler[7] => LessThan14.IN25
prescaler[8] => LessThan0.IN24
prescaler[8] => LessThan1.IN24
prescaler[8] => LessThan2.IN24
prescaler[8] => LessThan3.IN24
prescaler[8] => LessThan4.IN24
prescaler[8] => LessThan5.IN24
prescaler[8] => LessThan6.IN24
prescaler[8] => LessThan7.IN24
prescaler[8] => LessThan8.IN24
prescaler[8] => LessThan9.IN24
prescaler[8] => LessThan10.IN24
prescaler[8] => LessThan11.IN24
prescaler[8] => LessThan12.IN24
prescaler[8] => LessThan13.IN24
prescaler[8] => LessThan14.IN24
prescaler[9] => LessThan0.IN23
prescaler[9] => LessThan1.IN23
prescaler[9] => LessThan2.IN23
prescaler[9] => LessThan3.IN23
prescaler[9] => LessThan4.IN23
prescaler[9] => LessThan5.IN23
prescaler[9] => LessThan6.IN23
prescaler[9] => LessThan7.IN23
prescaler[9] => LessThan8.IN23
prescaler[9] => LessThan9.IN23
prescaler[9] => LessThan10.IN23
prescaler[9] => LessThan11.IN23
prescaler[9] => LessThan12.IN23
prescaler[9] => LessThan13.IN23
prescaler[9] => LessThan14.IN23
prescaler[10] => LessThan0.IN22
prescaler[10] => LessThan1.IN22
prescaler[10] => LessThan2.IN22
prescaler[10] => LessThan3.IN22
prescaler[10] => LessThan4.IN22
prescaler[10] => LessThan5.IN22
prescaler[10] => LessThan6.IN22
prescaler[10] => LessThan7.IN22
prescaler[10] => LessThan8.IN22
prescaler[10] => LessThan9.IN22
prescaler[10] => LessThan10.IN22
prescaler[10] => LessThan11.IN22
prescaler[10] => LessThan12.IN22
prescaler[10] => LessThan13.IN22
prescaler[10] => LessThan14.IN22
prescaler[11] => LessThan0.IN21
prescaler[11] => LessThan1.IN21
prescaler[11] => LessThan2.IN21
prescaler[11] => LessThan3.IN21
prescaler[11] => LessThan4.IN21
prescaler[11] => LessThan5.IN21
prescaler[11] => LessThan6.IN21
prescaler[11] => LessThan7.IN21
prescaler[11] => LessThan8.IN21
prescaler[11] => LessThan9.IN21
prescaler[11] => LessThan10.IN21
prescaler[11] => LessThan11.IN21
prescaler[11] => LessThan12.IN21
prescaler[11] => LessThan13.IN21
prescaler[11] => LessThan14.IN21
prescaler[12] => LessThan0.IN20
prescaler[12] => LessThan1.IN20
prescaler[12] => LessThan2.IN20
prescaler[12] => LessThan3.IN20
prescaler[12] => LessThan4.IN20
prescaler[12] => LessThan5.IN20
prescaler[12] => LessThan6.IN20
prescaler[12] => LessThan7.IN20
prescaler[12] => LessThan8.IN20
prescaler[12] => LessThan9.IN20
prescaler[12] => LessThan10.IN20
prescaler[12] => LessThan11.IN20
prescaler[12] => LessThan12.IN20
prescaler[12] => LessThan13.IN20
prescaler[12] => LessThan14.IN20
prescaler[13] => LessThan0.IN19
prescaler[13] => LessThan1.IN19
prescaler[13] => LessThan2.IN19
prescaler[13] => LessThan3.IN19
prescaler[13] => LessThan4.IN19
prescaler[13] => LessThan5.IN19
prescaler[13] => LessThan6.IN19
prescaler[13] => LessThan7.IN19
prescaler[13] => LessThan8.IN19
prescaler[13] => LessThan9.IN19
prescaler[13] => LessThan10.IN19
prescaler[13] => LessThan11.IN19
prescaler[13] => LessThan12.IN19
prescaler[13] => LessThan13.IN19
prescaler[13] => LessThan14.IN19
prescaler[14] => LessThan0.IN18
prescaler[14] => LessThan1.IN18
prescaler[14] => LessThan2.IN18
prescaler[14] => LessThan3.IN18
prescaler[14] => LessThan4.IN18
prescaler[14] => LessThan5.IN18
prescaler[14] => LessThan6.IN18
prescaler[14] => LessThan7.IN18
prescaler[14] => LessThan8.IN18
prescaler[14] => LessThan9.IN18
prescaler[14] => LessThan10.IN18
prescaler[14] => LessThan11.IN18
prescaler[14] => LessThan12.IN18
prescaler[14] => LessThan13.IN18
prescaler[14] => LessThan14.IN18
prescaler[15] => LessThan0.IN17
prescaler[15] => LessThan1.IN17
prescaler[15] => LessThan2.IN17
prescaler[15] => LessThan3.IN17
prescaler[15] => LessThan4.IN17
prescaler[15] => LessThan5.IN17
prescaler[15] => LessThan6.IN17
prescaler[15] => LessThan7.IN17
prescaler[15] => LessThan8.IN17
prescaler[15] => LessThan9.IN17
prescaler[15] => LessThan10.IN17
prescaler[15] => LessThan11.IN17
prescaler[15] => LessThan12.IN17
prescaler[15] => LessThan13.IN17
prescaler[15] => LessThan14.IN17
val_out[0] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[1] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[2] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[3] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[4] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[5] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[6] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[7] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[8] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[9] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[10] <= val_out.DB_MAX_OUTPUT_PORT_TYPE
val_out[11] <= val_out.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1
Power10_OUT[0] <= powerCompute:powerCompute10.latched_output_power[0]
Power10_OUT[1] <= powerCompute:powerCompute10.latched_output_power[1]
Power10_OUT[2] <= powerCompute:powerCompute10.latched_output_power[2]
Power10_OUT[3] <= powerCompute:powerCompute10.latched_output_power[3]
Power10_OUT[4] <= powerCompute:powerCompute10.latched_output_power[4]
Power10_OUT[5] <= powerCompute:powerCompute10.latched_output_power[5]
Power10_OUT[6] <= powerCompute:powerCompute10.latched_output_power[6]
Power10_OUT[7] <= powerCompute:powerCompute10.latched_output_power[7]
Power10_OUT[8] <= powerCompute:powerCompute10.latched_output_power[8]
Power10_OUT[9] <= powerCompute:powerCompute10.latched_output_power[9]
Power10_OUT[10] <= powerCompute:powerCompute10.latched_output_power[10]
Power10_OUT[11] <= powerCompute:powerCompute10.latched_output_power[11]
Power10_OUT[12] <= powerCompute:powerCompute10.latched_output_power[12]
Power10_OUT[13] <= powerCompute:powerCompute10.latched_output_power[13]
Power10_OUT[14] <= powerCompute:powerCompute10.latched_output_power[14]
Power10_OUT[15] <= powerCompute:powerCompute10.latched_output_power[15]
Power10_OUT[16] <= powerCompute:powerCompute10.latched_output_power[16]
Power10_OUT[17] <= powerCompute:powerCompute10.latched_output_power[17]
Power10_OUT[18] <= powerCompute:powerCompute10.latched_output_power[18]
Power10_OUT[19] <= powerCompute:powerCompute10.latched_output_power[19]
Power10_OUT[20] <= powerCompute:powerCompute10.latched_output_power[20]
Power10_OUT[21] <= powerCompute:powerCompute10.latched_output_power[21]
Power10_OUT[22] <= powerCompute:powerCompute10.latched_output_power[22]
Power10_OUT[23] <= powerCompute:powerCompute10.latched_output_power[23]
Power10_OUT[24] <= powerCompute:powerCompute10.latched_output_power[24]
Power10_OUT[25] <= powerCompute:powerCompute10.latched_output_power[25]
Power10_OUT[26] <= powerCompute:powerCompute10.latched_output_power[26]
Power10_OUT[27] <= powerCompute:powerCompute10.latched_output_power[27]
Power10_OUT[28] <= powerCompute:powerCompute10.latched_output_power[28]
Power10_OUT[29] <= powerCompute:powerCompute10.latched_output_power[29]
Power10_OUT[30] <= powerCompute:powerCompute10.latched_output_power[30]
Power10_OUT[31] <= powerCompute:powerCompute10.latched_output_power[31]
Power10_OUT[32] <= powerCompute:powerCompute10.latched_output_power[32]
Power10_OUT[33] <= powerCompute:powerCompute10.latched_output_power[33]
Power10_OUT[34] <= powerCompute:powerCompute10.latched_output_power[34]
Power10_OUT[35] <= powerCompute:powerCompute10.latched_output_power[35]
Power10_OUT[36] <= powerCompute:powerCompute10.latched_output_power[36]
Power10_OUT[37] <= powerCompute:powerCompute10.latched_output_power[37]
Power10_OUT[38] <= powerCompute:powerCompute10.latched_output_power[38]
Power10_OUT[39] <= powerCompute:powerCompute10.latched_output_power[39]
Power10_OUT[40] <= powerCompute:powerCompute10.latched_output_power[40]
Power10_OUT[41] <= powerCompute:powerCompute10.latched_output_power[41]
PowerCompute_CLK => powerCompute:powerCompute10.clk
PowerCompute_CLK => powerCompute:powerCompute1.clk
PowerCompute_CLK => powerCompute:powerCompute2.clk
PowerCompute_CLK => powerCompute:powerCompute3.clk
PowerCompute_CLK => powerCompute:powerCompute4.clk
PowerCompute_CLK => powerCompute:powerCompute5.clk
PowerCompute_CLK => powerCompute:powerCompute6.clk
PowerCompute_CLK => powerCompute:powerCompute7.clk
PowerCompute_CLK => powerCompute:powerCompute8.clk
PowerCompute_CLK => powerCompute:powerCompute9.clk
PowerCompute_CLK_ENB => powerCompute:powerCompute10.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute1.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute2.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute3.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute4.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute5.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute6.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute7.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute8.clk_enable
PowerCompute_CLK_ENB => powerCompute:powerCompute9.clk_enable
PowerCompute_RST => powerCompute:powerCompute10.reset
PowerCompute_RST => powerCompute:powerCompute1.reset
PowerCompute_RST => powerCompute:powerCompute2.reset
PowerCompute_RST => powerCompute:powerCompute3.reset
PowerCompute_RST => powerCompute:powerCompute4.reset
PowerCompute_RST => powerCompute:powerCompute5.reset
PowerCompute_RST => powerCompute:powerCompute6.reset
PowerCompute_RST => powerCompute:powerCompute7.reset
PowerCompute_RST => powerCompute:powerCompute8.reset
PowerCompute_RST => powerCompute:powerCompute9.reset
Samples_10_IN[0] => powerCompute:powerCompute10.samples_in[0]
Samples_10_IN[1] => powerCompute:powerCompute10.samples_in[1]
Samples_10_IN[2] => powerCompute:powerCompute10.samples_in[2]
Samples_10_IN[3] => powerCompute:powerCompute10.samples_in[3]
Samples_10_IN[4] => powerCompute:powerCompute10.samples_in[4]
Samples_10_IN[5] => powerCompute:powerCompute10.samples_in[5]
Samples_10_IN[6] => powerCompute:powerCompute10.samples_in[6]
Samples_10_IN[7] => powerCompute:powerCompute10.samples_in[7]
Samples_10_IN[8] => powerCompute:powerCompute10.samples_in[8]
Samples_10_IN[9] => powerCompute:powerCompute10.samples_in[9]
Samples_10_IN[10] => powerCompute:powerCompute10.samples_in[10]
Samples_10_IN[11] => powerCompute:powerCompute10.samples_in[11]
Power1_OUT[0] <= powerCompute:powerCompute1.latched_output_power[0]
Power1_OUT[1] <= powerCompute:powerCompute1.latched_output_power[1]
Power1_OUT[2] <= powerCompute:powerCompute1.latched_output_power[2]
Power1_OUT[3] <= powerCompute:powerCompute1.latched_output_power[3]
Power1_OUT[4] <= powerCompute:powerCompute1.latched_output_power[4]
Power1_OUT[5] <= powerCompute:powerCompute1.latched_output_power[5]
Power1_OUT[6] <= powerCompute:powerCompute1.latched_output_power[6]
Power1_OUT[7] <= powerCompute:powerCompute1.latched_output_power[7]
Power1_OUT[8] <= powerCompute:powerCompute1.latched_output_power[8]
Power1_OUT[9] <= powerCompute:powerCompute1.latched_output_power[9]
Power1_OUT[10] <= powerCompute:powerCompute1.latched_output_power[10]
Power1_OUT[11] <= powerCompute:powerCompute1.latched_output_power[11]
Power1_OUT[12] <= powerCompute:powerCompute1.latched_output_power[12]
Power1_OUT[13] <= powerCompute:powerCompute1.latched_output_power[13]
Power1_OUT[14] <= powerCompute:powerCompute1.latched_output_power[14]
Power1_OUT[15] <= powerCompute:powerCompute1.latched_output_power[15]
Power1_OUT[16] <= powerCompute:powerCompute1.latched_output_power[16]
Power1_OUT[17] <= powerCompute:powerCompute1.latched_output_power[17]
Power1_OUT[18] <= powerCompute:powerCompute1.latched_output_power[18]
Power1_OUT[19] <= powerCompute:powerCompute1.latched_output_power[19]
Power1_OUT[20] <= powerCompute:powerCompute1.latched_output_power[20]
Power1_OUT[21] <= powerCompute:powerCompute1.latched_output_power[21]
Power1_OUT[22] <= powerCompute:powerCompute1.latched_output_power[22]
Power1_OUT[23] <= powerCompute:powerCompute1.latched_output_power[23]
Power1_OUT[24] <= powerCompute:powerCompute1.latched_output_power[24]
Power1_OUT[25] <= powerCompute:powerCompute1.latched_output_power[25]
Power1_OUT[26] <= powerCompute:powerCompute1.latched_output_power[26]
Power1_OUT[27] <= powerCompute:powerCompute1.latched_output_power[27]
Power1_OUT[28] <= powerCompute:powerCompute1.latched_output_power[28]
Power1_OUT[29] <= powerCompute:powerCompute1.latched_output_power[29]
Power1_OUT[30] <= powerCompute:powerCompute1.latched_output_power[30]
Power1_OUT[31] <= powerCompute:powerCompute1.latched_output_power[31]
Power1_OUT[32] <= powerCompute:powerCompute1.latched_output_power[32]
Power1_OUT[33] <= powerCompute:powerCompute1.latched_output_power[33]
Power1_OUT[34] <= powerCompute:powerCompute1.latched_output_power[34]
Power1_OUT[35] <= powerCompute:powerCompute1.latched_output_power[35]
Power1_OUT[36] <= powerCompute:powerCompute1.latched_output_power[36]
Power1_OUT[37] <= powerCompute:powerCompute1.latched_output_power[37]
Power1_OUT[38] <= powerCompute:powerCompute1.latched_output_power[38]
Power1_OUT[39] <= powerCompute:powerCompute1.latched_output_power[39]
Power1_OUT[40] <= powerCompute:powerCompute1.latched_output_power[40]
Power1_OUT[41] <= powerCompute:powerCompute1.latched_output_power[41]
Samples_1_IN[0] => powerCompute:powerCompute1.samples_in[0]
Samples_1_IN[1] => powerCompute:powerCompute1.samples_in[1]
Samples_1_IN[2] => powerCompute:powerCompute1.samples_in[2]
Samples_1_IN[3] => powerCompute:powerCompute1.samples_in[3]
Samples_1_IN[4] => powerCompute:powerCompute1.samples_in[4]
Samples_1_IN[5] => powerCompute:powerCompute1.samples_in[5]
Samples_1_IN[6] => powerCompute:powerCompute1.samples_in[6]
Samples_1_IN[7] => powerCompute:powerCompute1.samples_in[7]
Samples_1_IN[8] => powerCompute:powerCompute1.samples_in[8]
Samples_1_IN[9] => powerCompute:powerCompute1.samples_in[9]
Samples_1_IN[10] => powerCompute:powerCompute1.samples_in[10]
Samples_1_IN[11] => powerCompute:powerCompute1.samples_in[11]
Power2_OUT[0] <= powerCompute:powerCompute2.latched_output_power[0]
Power2_OUT[1] <= powerCompute:powerCompute2.latched_output_power[1]
Power2_OUT[2] <= powerCompute:powerCompute2.latched_output_power[2]
Power2_OUT[3] <= powerCompute:powerCompute2.latched_output_power[3]
Power2_OUT[4] <= powerCompute:powerCompute2.latched_output_power[4]
Power2_OUT[5] <= powerCompute:powerCompute2.latched_output_power[5]
Power2_OUT[6] <= powerCompute:powerCompute2.latched_output_power[6]
Power2_OUT[7] <= powerCompute:powerCompute2.latched_output_power[7]
Power2_OUT[8] <= powerCompute:powerCompute2.latched_output_power[8]
Power2_OUT[9] <= powerCompute:powerCompute2.latched_output_power[9]
Power2_OUT[10] <= powerCompute:powerCompute2.latched_output_power[10]
Power2_OUT[11] <= powerCompute:powerCompute2.latched_output_power[11]
Power2_OUT[12] <= powerCompute:powerCompute2.latched_output_power[12]
Power2_OUT[13] <= powerCompute:powerCompute2.latched_output_power[13]
Power2_OUT[14] <= powerCompute:powerCompute2.latched_output_power[14]
Power2_OUT[15] <= powerCompute:powerCompute2.latched_output_power[15]
Power2_OUT[16] <= powerCompute:powerCompute2.latched_output_power[16]
Power2_OUT[17] <= powerCompute:powerCompute2.latched_output_power[17]
Power2_OUT[18] <= powerCompute:powerCompute2.latched_output_power[18]
Power2_OUT[19] <= powerCompute:powerCompute2.latched_output_power[19]
Power2_OUT[20] <= powerCompute:powerCompute2.latched_output_power[20]
Power2_OUT[21] <= powerCompute:powerCompute2.latched_output_power[21]
Power2_OUT[22] <= powerCompute:powerCompute2.latched_output_power[22]
Power2_OUT[23] <= powerCompute:powerCompute2.latched_output_power[23]
Power2_OUT[24] <= powerCompute:powerCompute2.latched_output_power[24]
Power2_OUT[25] <= powerCompute:powerCompute2.latched_output_power[25]
Power2_OUT[26] <= powerCompute:powerCompute2.latched_output_power[26]
Power2_OUT[27] <= powerCompute:powerCompute2.latched_output_power[27]
Power2_OUT[28] <= powerCompute:powerCompute2.latched_output_power[28]
Power2_OUT[29] <= powerCompute:powerCompute2.latched_output_power[29]
Power2_OUT[30] <= powerCompute:powerCompute2.latched_output_power[30]
Power2_OUT[31] <= powerCompute:powerCompute2.latched_output_power[31]
Power2_OUT[32] <= powerCompute:powerCompute2.latched_output_power[32]
Power2_OUT[33] <= powerCompute:powerCompute2.latched_output_power[33]
Power2_OUT[34] <= powerCompute:powerCompute2.latched_output_power[34]
Power2_OUT[35] <= powerCompute:powerCompute2.latched_output_power[35]
Power2_OUT[36] <= powerCompute:powerCompute2.latched_output_power[36]
Power2_OUT[37] <= powerCompute:powerCompute2.latched_output_power[37]
Power2_OUT[38] <= powerCompute:powerCompute2.latched_output_power[38]
Power2_OUT[39] <= powerCompute:powerCompute2.latched_output_power[39]
Power2_OUT[40] <= powerCompute:powerCompute2.latched_output_power[40]
Power2_OUT[41] <= powerCompute:powerCompute2.latched_output_power[41]
Samples_2_IN[0] => powerCompute:powerCompute2.samples_in[0]
Samples_2_IN[1] => powerCompute:powerCompute2.samples_in[1]
Samples_2_IN[2] => powerCompute:powerCompute2.samples_in[2]
Samples_2_IN[3] => powerCompute:powerCompute2.samples_in[3]
Samples_2_IN[4] => powerCompute:powerCompute2.samples_in[4]
Samples_2_IN[5] => powerCompute:powerCompute2.samples_in[5]
Samples_2_IN[6] => powerCompute:powerCompute2.samples_in[6]
Samples_2_IN[7] => powerCompute:powerCompute2.samples_in[7]
Samples_2_IN[8] => powerCompute:powerCompute2.samples_in[8]
Samples_2_IN[9] => powerCompute:powerCompute2.samples_in[9]
Samples_2_IN[10] => powerCompute:powerCompute2.samples_in[10]
Samples_2_IN[11] => powerCompute:powerCompute2.samples_in[11]
Power3_OUT[0] <= powerCompute:powerCompute3.latched_output_power[0]
Power3_OUT[1] <= powerCompute:powerCompute3.latched_output_power[1]
Power3_OUT[2] <= powerCompute:powerCompute3.latched_output_power[2]
Power3_OUT[3] <= powerCompute:powerCompute3.latched_output_power[3]
Power3_OUT[4] <= powerCompute:powerCompute3.latched_output_power[4]
Power3_OUT[5] <= powerCompute:powerCompute3.latched_output_power[5]
Power3_OUT[6] <= powerCompute:powerCompute3.latched_output_power[6]
Power3_OUT[7] <= powerCompute:powerCompute3.latched_output_power[7]
Power3_OUT[8] <= powerCompute:powerCompute3.latched_output_power[8]
Power3_OUT[9] <= powerCompute:powerCompute3.latched_output_power[9]
Power3_OUT[10] <= powerCompute:powerCompute3.latched_output_power[10]
Power3_OUT[11] <= powerCompute:powerCompute3.latched_output_power[11]
Power3_OUT[12] <= powerCompute:powerCompute3.latched_output_power[12]
Power3_OUT[13] <= powerCompute:powerCompute3.latched_output_power[13]
Power3_OUT[14] <= powerCompute:powerCompute3.latched_output_power[14]
Power3_OUT[15] <= powerCompute:powerCompute3.latched_output_power[15]
Power3_OUT[16] <= powerCompute:powerCompute3.latched_output_power[16]
Power3_OUT[17] <= powerCompute:powerCompute3.latched_output_power[17]
Power3_OUT[18] <= powerCompute:powerCompute3.latched_output_power[18]
Power3_OUT[19] <= powerCompute:powerCompute3.latched_output_power[19]
Power3_OUT[20] <= powerCompute:powerCompute3.latched_output_power[20]
Power3_OUT[21] <= powerCompute:powerCompute3.latched_output_power[21]
Power3_OUT[22] <= powerCompute:powerCompute3.latched_output_power[22]
Power3_OUT[23] <= powerCompute:powerCompute3.latched_output_power[23]
Power3_OUT[24] <= powerCompute:powerCompute3.latched_output_power[24]
Power3_OUT[25] <= powerCompute:powerCompute3.latched_output_power[25]
Power3_OUT[26] <= powerCompute:powerCompute3.latched_output_power[26]
Power3_OUT[27] <= powerCompute:powerCompute3.latched_output_power[27]
Power3_OUT[28] <= powerCompute:powerCompute3.latched_output_power[28]
Power3_OUT[29] <= powerCompute:powerCompute3.latched_output_power[29]
Power3_OUT[30] <= powerCompute:powerCompute3.latched_output_power[30]
Power3_OUT[31] <= powerCompute:powerCompute3.latched_output_power[31]
Power3_OUT[32] <= powerCompute:powerCompute3.latched_output_power[32]
Power3_OUT[33] <= powerCompute:powerCompute3.latched_output_power[33]
Power3_OUT[34] <= powerCompute:powerCompute3.latched_output_power[34]
Power3_OUT[35] <= powerCompute:powerCompute3.latched_output_power[35]
Power3_OUT[36] <= powerCompute:powerCompute3.latched_output_power[36]
Power3_OUT[37] <= powerCompute:powerCompute3.latched_output_power[37]
Power3_OUT[38] <= powerCompute:powerCompute3.latched_output_power[38]
Power3_OUT[39] <= powerCompute:powerCompute3.latched_output_power[39]
Power3_OUT[40] <= powerCompute:powerCompute3.latched_output_power[40]
Power3_OUT[41] <= powerCompute:powerCompute3.latched_output_power[41]
Samples_3_IN[0] => powerCompute:powerCompute3.samples_in[0]
Samples_3_IN[1] => powerCompute:powerCompute3.samples_in[1]
Samples_3_IN[2] => powerCompute:powerCompute3.samples_in[2]
Samples_3_IN[3] => powerCompute:powerCompute3.samples_in[3]
Samples_3_IN[4] => powerCompute:powerCompute3.samples_in[4]
Samples_3_IN[5] => powerCompute:powerCompute3.samples_in[5]
Samples_3_IN[6] => powerCompute:powerCompute3.samples_in[6]
Samples_3_IN[7] => powerCompute:powerCompute3.samples_in[7]
Samples_3_IN[8] => powerCompute:powerCompute3.samples_in[8]
Samples_3_IN[9] => powerCompute:powerCompute3.samples_in[9]
Samples_3_IN[10] => powerCompute:powerCompute3.samples_in[10]
Samples_3_IN[11] => powerCompute:powerCompute3.samples_in[11]
Power4_OUT[0] <= powerCompute:powerCompute4.latched_output_power[0]
Power4_OUT[1] <= powerCompute:powerCompute4.latched_output_power[1]
Power4_OUT[2] <= powerCompute:powerCompute4.latched_output_power[2]
Power4_OUT[3] <= powerCompute:powerCompute4.latched_output_power[3]
Power4_OUT[4] <= powerCompute:powerCompute4.latched_output_power[4]
Power4_OUT[5] <= powerCompute:powerCompute4.latched_output_power[5]
Power4_OUT[6] <= powerCompute:powerCompute4.latched_output_power[6]
Power4_OUT[7] <= powerCompute:powerCompute4.latched_output_power[7]
Power4_OUT[8] <= powerCompute:powerCompute4.latched_output_power[8]
Power4_OUT[9] <= powerCompute:powerCompute4.latched_output_power[9]
Power4_OUT[10] <= powerCompute:powerCompute4.latched_output_power[10]
Power4_OUT[11] <= powerCompute:powerCompute4.latched_output_power[11]
Power4_OUT[12] <= powerCompute:powerCompute4.latched_output_power[12]
Power4_OUT[13] <= powerCompute:powerCompute4.latched_output_power[13]
Power4_OUT[14] <= powerCompute:powerCompute4.latched_output_power[14]
Power4_OUT[15] <= powerCompute:powerCompute4.latched_output_power[15]
Power4_OUT[16] <= powerCompute:powerCompute4.latched_output_power[16]
Power4_OUT[17] <= powerCompute:powerCompute4.latched_output_power[17]
Power4_OUT[18] <= powerCompute:powerCompute4.latched_output_power[18]
Power4_OUT[19] <= powerCompute:powerCompute4.latched_output_power[19]
Power4_OUT[20] <= powerCompute:powerCompute4.latched_output_power[20]
Power4_OUT[21] <= powerCompute:powerCompute4.latched_output_power[21]
Power4_OUT[22] <= powerCompute:powerCompute4.latched_output_power[22]
Power4_OUT[23] <= powerCompute:powerCompute4.latched_output_power[23]
Power4_OUT[24] <= powerCompute:powerCompute4.latched_output_power[24]
Power4_OUT[25] <= powerCompute:powerCompute4.latched_output_power[25]
Power4_OUT[26] <= powerCompute:powerCompute4.latched_output_power[26]
Power4_OUT[27] <= powerCompute:powerCompute4.latched_output_power[27]
Power4_OUT[28] <= powerCompute:powerCompute4.latched_output_power[28]
Power4_OUT[29] <= powerCompute:powerCompute4.latched_output_power[29]
Power4_OUT[30] <= powerCompute:powerCompute4.latched_output_power[30]
Power4_OUT[31] <= powerCompute:powerCompute4.latched_output_power[31]
Power4_OUT[32] <= powerCompute:powerCompute4.latched_output_power[32]
Power4_OUT[33] <= powerCompute:powerCompute4.latched_output_power[33]
Power4_OUT[34] <= powerCompute:powerCompute4.latched_output_power[34]
Power4_OUT[35] <= powerCompute:powerCompute4.latched_output_power[35]
Power4_OUT[36] <= powerCompute:powerCompute4.latched_output_power[36]
Power4_OUT[37] <= powerCompute:powerCompute4.latched_output_power[37]
Power4_OUT[38] <= powerCompute:powerCompute4.latched_output_power[38]
Power4_OUT[39] <= powerCompute:powerCompute4.latched_output_power[39]
Power4_OUT[40] <= powerCompute:powerCompute4.latched_output_power[40]
Power4_OUT[41] <= powerCompute:powerCompute4.latched_output_power[41]
Samples_4_IN[0] => powerCompute:powerCompute4.samples_in[0]
Samples_4_IN[1] => powerCompute:powerCompute4.samples_in[1]
Samples_4_IN[2] => powerCompute:powerCompute4.samples_in[2]
Samples_4_IN[3] => powerCompute:powerCompute4.samples_in[3]
Samples_4_IN[4] => powerCompute:powerCompute4.samples_in[4]
Samples_4_IN[5] => powerCompute:powerCompute4.samples_in[5]
Samples_4_IN[6] => powerCompute:powerCompute4.samples_in[6]
Samples_4_IN[7] => powerCompute:powerCompute4.samples_in[7]
Samples_4_IN[8] => powerCompute:powerCompute4.samples_in[8]
Samples_4_IN[9] => powerCompute:powerCompute4.samples_in[9]
Samples_4_IN[10] => powerCompute:powerCompute4.samples_in[10]
Samples_4_IN[11] => powerCompute:powerCompute4.samples_in[11]
Power5_OUT[0] <= powerCompute:powerCompute5.latched_output_power[0]
Power5_OUT[1] <= powerCompute:powerCompute5.latched_output_power[1]
Power5_OUT[2] <= powerCompute:powerCompute5.latched_output_power[2]
Power5_OUT[3] <= powerCompute:powerCompute5.latched_output_power[3]
Power5_OUT[4] <= powerCompute:powerCompute5.latched_output_power[4]
Power5_OUT[5] <= powerCompute:powerCompute5.latched_output_power[5]
Power5_OUT[6] <= powerCompute:powerCompute5.latched_output_power[6]
Power5_OUT[7] <= powerCompute:powerCompute5.latched_output_power[7]
Power5_OUT[8] <= powerCompute:powerCompute5.latched_output_power[8]
Power5_OUT[9] <= powerCompute:powerCompute5.latched_output_power[9]
Power5_OUT[10] <= powerCompute:powerCompute5.latched_output_power[10]
Power5_OUT[11] <= powerCompute:powerCompute5.latched_output_power[11]
Power5_OUT[12] <= powerCompute:powerCompute5.latched_output_power[12]
Power5_OUT[13] <= powerCompute:powerCompute5.latched_output_power[13]
Power5_OUT[14] <= powerCompute:powerCompute5.latched_output_power[14]
Power5_OUT[15] <= powerCompute:powerCompute5.latched_output_power[15]
Power5_OUT[16] <= powerCompute:powerCompute5.latched_output_power[16]
Power5_OUT[17] <= powerCompute:powerCompute5.latched_output_power[17]
Power5_OUT[18] <= powerCompute:powerCompute5.latched_output_power[18]
Power5_OUT[19] <= powerCompute:powerCompute5.latched_output_power[19]
Power5_OUT[20] <= powerCompute:powerCompute5.latched_output_power[20]
Power5_OUT[21] <= powerCompute:powerCompute5.latched_output_power[21]
Power5_OUT[22] <= powerCompute:powerCompute5.latched_output_power[22]
Power5_OUT[23] <= powerCompute:powerCompute5.latched_output_power[23]
Power5_OUT[24] <= powerCompute:powerCompute5.latched_output_power[24]
Power5_OUT[25] <= powerCompute:powerCompute5.latched_output_power[25]
Power5_OUT[26] <= powerCompute:powerCompute5.latched_output_power[26]
Power5_OUT[27] <= powerCompute:powerCompute5.latched_output_power[27]
Power5_OUT[28] <= powerCompute:powerCompute5.latched_output_power[28]
Power5_OUT[29] <= powerCompute:powerCompute5.latched_output_power[29]
Power5_OUT[30] <= powerCompute:powerCompute5.latched_output_power[30]
Power5_OUT[31] <= powerCompute:powerCompute5.latched_output_power[31]
Power5_OUT[32] <= powerCompute:powerCompute5.latched_output_power[32]
Power5_OUT[33] <= powerCompute:powerCompute5.latched_output_power[33]
Power5_OUT[34] <= powerCompute:powerCompute5.latched_output_power[34]
Power5_OUT[35] <= powerCompute:powerCompute5.latched_output_power[35]
Power5_OUT[36] <= powerCompute:powerCompute5.latched_output_power[36]
Power5_OUT[37] <= powerCompute:powerCompute5.latched_output_power[37]
Power5_OUT[38] <= powerCompute:powerCompute5.latched_output_power[38]
Power5_OUT[39] <= powerCompute:powerCompute5.latched_output_power[39]
Power5_OUT[40] <= powerCompute:powerCompute5.latched_output_power[40]
Power5_OUT[41] <= powerCompute:powerCompute5.latched_output_power[41]
Samples_5_IN[0] => powerCompute:powerCompute5.samples_in[0]
Samples_5_IN[1] => powerCompute:powerCompute5.samples_in[1]
Samples_5_IN[2] => powerCompute:powerCompute5.samples_in[2]
Samples_5_IN[3] => powerCompute:powerCompute5.samples_in[3]
Samples_5_IN[4] => powerCompute:powerCompute5.samples_in[4]
Samples_5_IN[5] => powerCompute:powerCompute5.samples_in[5]
Samples_5_IN[6] => powerCompute:powerCompute5.samples_in[6]
Samples_5_IN[7] => powerCompute:powerCompute5.samples_in[7]
Samples_5_IN[8] => powerCompute:powerCompute5.samples_in[8]
Samples_5_IN[9] => powerCompute:powerCompute5.samples_in[9]
Samples_5_IN[10] => powerCompute:powerCompute5.samples_in[10]
Samples_5_IN[11] => powerCompute:powerCompute5.samples_in[11]
Power6_OUT[0] <= powerCompute:powerCompute6.latched_output_power[0]
Power6_OUT[1] <= powerCompute:powerCompute6.latched_output_power[1]
Power6_OUT[2] <= powerCompute:powerCompute6.latched_output_power[2]
Power6_OUT[3] <= powerCompute:powerCompute6.latched_output_power[3]
Power6_OUT[4] <= powerCompute:powerCompute6.latched_output_power[4]
Power6_OUT[5] <= powerCompute:powerCompute6.latched_output_power[5]
Power6_OUT[6] <= powerCompute:powerCompute6.latched_output_power[6]
Power6_OUT[7] <= powerCompute:powerCompute6.latched_output_power[7]
Power6_OUT[8] <= powerCompute:powerCompute6.latched_output_power[8]
Power6_OUT[9] <= powerCompute:powerCompute6.latched_output_power[9]
Power6_OUT[10] <= powerCompute:powerCompute6.latched_output_power[10]
Power6_OUT[11] <= powerCompute:powerCompute6.latched_output_power[11]
Power6_OUT[12] <= powerCompute:powerCompute6.latched_output_power[12]
Power6_OUT[13] <= powerCompute:powerCompute6.latched_output_power[13]
Power6_OUT[14] <= powerCompute:powerCompute6.latched_output_power[14]
Power6_OUT[15] <= powerCompute:powerCompute6.latched_output_power[15]
Power6_OUT[16] <= powerCompute:powerCompute6.latched_output_power[16]
Power6_OUT[17] <= powerCompute:powerCompute6.latched_output_power[17]
Power6_OUT[18] <= powerCompute:powerCompute6.latched_output_power[18]
Power6_OUT[19] <= powerCompute:powerCompute6.latched_output_power[19]
Power6_OUT[20] <= powerCompute:powerCompute6.latched_output_power[20]
Power6_OUT[21] <= powerCompute:powerCompute6.latched_output_power[21]
Power6_OUT[22] <= powerCompute:powerCompute6.latched_output_power[22]
Power6_OUT[23] <= powerCompute:powerCompute6.latched_output_power[23]
Power6_OUT[24] <= powerCompute:powerCompute6.latched_output_power[24]
Power6_OUT[25] <= powerCompute:powerCompute6.latched_output_power[25]
Power6_OUT[26] <= powerCompute:powerCompute6.latched_output_power[26]
Power6_OUT[27] <= powerCompute:powerCompute6.latched_output_power[27]
Power6_OUT[28] <= powerCompute:powerCompute6.latched_output_power[28]
Power6_OUT[29] <= powerCompute:powerCompute6.latched_output_power[29]
Power6_OUT[30] <= powerCompute:powerCompute6.latched_output_power[30]
Power6_OUT[31] <= powerCompute:powerCompute6.latched_output_power[31]
Power6_OUT[32] <= powerCompute:powerCompute6.latched_output_power[32]
Power6_OUT[33] <= powerCompute:powerCompute6.latched_output_power[33]
Power6_OUT[34] <= powerCompute:powerCompute6.latched_output_power[34]
Power6_OUT[35] <= powerCompute:powerCompute6.latched_output_power[35]
Power6_OUT[36] <= powerCompute:powerCompute6.latched_output_power[36]
Power6_OUT[37] <= powerCompute:powerCompute6.latched_output_power[37]
Power6_OUT[38] <= powerCompute:powerCompute6.latched_output_power[38]
Power6_OUT[39] <= powerCompute:powerCompute6.latched_output_power[39]
Power6_OUT[40] <= powerCompute:powerCompute6.latched_output_power[40]
Power6_OUT[41] <= powerCompute:powerCompute6.latched_output_power[41]
Samples_6_IN[0] => powerCompute:powerCompute6.samples_in[0]
Samples_6_IN[1] => powerCompute:powerCompute6.samples_in[1]
Samples_6_IN[2] => powerCompute:powerCompute6.samples_in[2]
Samples_6_IN[3] => powerCompute:powerCompute6.samples_in[3]
Samples_6_IN[4] => powerCompute:powerCompute6.samples_in[4]
Samples_6_IN[5] => powerCompute:powerCompute6.samples_in[5]
Samples_6_IN[6] => powerCompute:powerCompute6.samples_in[6]
Samples_6_IN[7] => powerCompute:powerCompute6.samples_in[7]
Samples_6_IN[8] => powerCompute:powerCompute6.samples_in[8]
Samples_6_IN[9] => powerCompute:powerCompute6.samples_in[9]
Samples_6_IN[10] => powerCompute:powerCompute6.samples_in[10]
Samples_6_IN[11] => powerCompute:powerCompute6.samples_in[11]
Power7_OUT[0] <= powerCompute:powerCompute7.latched_output_power[0]
Power7_OUT[1] <= powerCompute:powerCompute7.latched_output_power[1]
Power7_OUT[2] <= powerCompute:powerCompute7.latched_output_power[2]
Power7_OUT[3] <= powerCompute:powerCompute7.latched_output_power[3]
Power7_OUT[4] <= powerCompute:powerCompute7.latched_output_power[4]
Power7_OUT[5] <= powerCompute:powerCompute7.latched_output_power[5]
Power7_OUT[6] <= powerCompute:powerCompute7.latched_output_power[6]
Power7_OUT[7] <= powerCompute:powerCompute7.latched_output_power[7]
Power7_OUT[8] <= powerCompute:powerCompute7.latched_output_power[8]
Power7_OUT[9] <= powerCompute:powerCompute7.latched_output_power[9]
Power7_OUT[10] <= powerCompute:powerCompute7.latched_output_power[10]
Power7_OUT[11] <= powerCompute:powerCompute7.latched_output_power[11]
Power7_OUT[12] <= powerCompute:powerCompute7.latched_output_power[12]
Power7_OUT[13] <= powerCompute:powerCompute7.latched_output_power[13]
Power7_OUT[14] <= powerCompute:powerCompute7.latched_output_power[14]
Power7_OUT[15] <= powerCompute:powerCompute7.latched_output_power[15]
Power7_OUT[16] <= powerCompute:powerCompute7.latched_output_power[16]
Power7_OUT[17] <= powerCompute:powerCompute7.latched_output_power[17]
Power7_OUT[18] <= powerCompute:powerCompute7.latched_output_power[18]
Power7_OUT[19] <= powerCompute:powerCompute7.latched_output_power[19]
Power7_OUT[20] <= powerCompute:powerCompute7.latched_output_power[20]
Power7_OUT[21] <= powerCompute:powerCompute7.latched_output_power[21]
Power7_OUT[22] <= powerCompute:powerCompute7.latched_output_power[22]
Power7_OUT[23] <= powerCompute:powerCompute7.latched_output_power[23]
Power7_OUT[24] <= powerCompute:powerCompute7.latched_output_power[24]
Power7_OUT[25] <= powerCompute:powerCompute7.latched_output_power[25]
Power7_OUT[26] <= powerCompute:powerCompute7.latched_output_power[26]
Power7_OUT[27] <= powerCompute:powerCompute7.latched_output_power[27]
Power7_OUT[28] <= powerCompute:powerCompute7.latched_output_power[28]
Power7_OUT[29] <= powerCompute:powerCompute7.latched_output_power[29]
Power7_OUT[30] <= powerCompute:powerCompute7.latched_output_power[30]
Power7_OUT[31] <= powerCompute:powerCompute7.latched_output_power[31]
Power7_OUT[32] <= powerCompute:powerCompute7.latched_output_power[32]
Power7_OUT[33] <= powerCompute:powerCompute7.latched_output_power[33]
Power7_OUT[34] <= powerCompute:powerCompute7.latched_output_power[34]
Power7_OUT[35] <= powerCompute:powerCompute7.latched_output_power[35]
Power7_OUT[36] <= powerCompute:powerCompute7.latched_output_power[36]
Power7_OUT[37] <= powerCompute:powerCompute7.latched_output_power[37]
Power7_OUT[38] <= powerCompute:powerCompute7.latched_output_power[38]
Power7_OUT[39] <= powerCompute:powerCompute7.latched_output_power[39]
Power7_OUT[40] <= powerCompute:powerCompute7.latched_output_power[40]
Power7_OUT[41] <= powerCompute:powerCompute7.latched_output_power[41]
Samples_7_IN5[0] => powerCompute:powerCompute7.samples_in[0]
Samples_7_IN5[1] => powerCompute:powerCompute7.samples_in[1]
Samples_7_IN5[2] => powerCompute:powerCompute7.samples_in[2]
Samples_7_IN5[3] => powerCompute:powerCompute7.samples_in[3]
Samples_7_IN5[4] => powerCompute:powerCompute7.samples_in[4]
Samples_7_IN5[5] => powerCompute:powerCompute7.samples_in[5]
Samples_7_IN5[6] => powerCompute:powerCompute7.samples_in[6]
Samples_7_IN5[7] => powerCompute:powerCompute7.samples_in[7]
Samples_7_IN5[8] => powerCompute:powerCompute7.samples_in[8]
Samples_7_IN5[9] => powerCompute:powerCompute7.samples_in[9]
Samples_7_IN5[10] => powerCompute:powerCompute7.samples_in[10]
Samples_7_IN5[11] => powerCompute:powerCompute7.samples_in[11]
Power8_OUT[0] <= powerCompute:powerCompute8.latched_output_power[0]
Power8_OUT[1] <= powerCompute:powerCompute8.latched_output_power[1]
Power8_OUT[2] <= powerCompute:powerCompute8.latched_output_power[2]
Power8_OUT[3] <= powerCompute:powerCompute8.latched_output_power[3]
Power8_OUT[4] <= powerCompute:powerCompute8.latched_output_power[4]
Power8_OUT[5] <= powerCompute:powerCompute8.latched_output_power[5]
Power8_OUT[6] <= powerCompute:powerCompute8.latched_output_power[6]
Power8_OUT[7] <= powerCompute:powerCompute8.latched_output_power[7]
Power8_OUT[8] <= powerCompute:powerCompute8.latched_output_power[8]
Power8_OUT[9] <= powerCompute:powerCompute8.latched_output_power[9]
Power8_OUT[10] <= powerCompute:powerCompute8.latched_output_power[10]
Power8_OUT[11] <= powerCompute:powerCompute8.latched_output_power[11]
Power8_OUT[12] <= powerCompute:powerCompute8.latched_output_power[12]
Power8_OUT[13] <= powerCompute:powerCompute8.latched_output_power[13]
Power8_OUT[14] <= powerCompute:powerCompute8.latched_output_power[14]
Power8_OUT[15] <= powerCompute:powerCompute8.latched_output_power[15]
Power8_OUT[16] <= powerCompute:powerCompute8.latched_output_power[16]
Power8_OUT[17] <= powerCompute:powerCompute8.latched_output_power[17]
Power8_OUT[18] <= powerCompute:powerCompute8.latched_output_power[18]
Power8_OUT[19] <= powerCompute:powerCompute8.latched_output_power[19]
Power8_OUT[20] <= powerCompute:powerCompute8.latched_output_power[20]
Power8_OUT[21] <= powerCompute:powerCompute8.latched_output_power[21]
Power8_OUT[22] <= powerCompute:powerCompute8.latched_output_power[22]
Power8_OUT[23] <= powerCompute:powerCompute8.latched_output_power[23]
Power8_OUT[24] <= powerCompute:powerCompute8.latched_output_power[24]
Power8_OUT[25] <= powerCompute:powerCompute8.latched_output_power[25]
Power8_OUT[26] <= powerCompute:powerCompute8.latched_output_power[26]
Power8_OUT[27] <= powerCompute:powerCompute8.latched_output_power[27]
Power8_OUT[28] <= powerCompute:powerCompute8.latched_output_power[28]
Power8_OUT[29] <= powerCompute:powerCompute8.latched_output_power[29]
Power8_OUT[30] <= powerCompute:powerCompute8.latched_output_power[30]
Power8_OUT[31] <= powerCompute:powerCompute8.latched_output_power[31]
Power8_OUT[32] <= powerCompute:powerCompute8.latched_output_power[32]
Power8_OUT[33] <= powerCompute:powerCompute8.latched_output_power[33]
Power8_OUT[34] <= powerCompute:powerCompute8.latched_output_power[34]
Power8_OUT[35] <= powerCompute:powerCompute8.latched_output_power[35]
Power8_OUT[36] <= powerCompute:powerCompute8.latched_output_power[36]
Power8_OUT[37] <= powerCompute:powerCompute8.latched_output_power[37]
Power8_OUT[38] <= powerCompute:powerCompute8.latched_output_power[38]
Power8_OUT[39] <= powerCompute:powerCompute8.latched_output_power[39]
Power8_OUT[40] <= powerCompute:powerCompute8.latched_output_power[40]
Power8_OUT[41] <= powerCompute:powerCompute8.latched_output_power[41]
Samples_8_IN[0] => powerCompute:powerCompute8.samples_in[0]
Samples_8_IN[1] => powerCompute:powerCompute8.samples_in[1]
Samples_8_IN[2] => powerCompute:powerCompute8.samples_in[2]
Samples_8_IN[3] => powerCompute:powerCompute8.samples_in[3]
Samples_8_IN[4] => powerCompute:powerCompute8.samples_in[4]
Samples_8_IN[5] => powerCompute:powerCompute8.samples_in[5]
Samples_8_IN[6] => powerCompute:powerCompute8.samples_in[6]
Samples_8_IN[7] => powerCompute:powerCompute8.samples_in[7]
Samples_8_IN[8] => powerCompute:powerCompute8.samples_in[8]
Samples_8_IN[9] => powerCompute:powerCompute8.samples_in[9]
Samples_8_IN[10] => powerCompute:powerCompute8.samples_in[10]
Samples_8_IN[11] => powerCompute:powerCompute8.samples_in[11]
Power9_OUT[0] <= powerCompute:powerCompute9.latched_output_power[0]
Power9_OUT[1] <= powerCompute:powerCompute9.latched_output_power[1]
Power9_OUT[2] <= powerCompute:powerCompute9.latched_output_power[2]
Power9_OUT[3] <= powerCompute:powerCompute9.latched_output_power[3]
Power9_OUT[4] <= powerCompute:powerCompute9.latched_output_power[4]
Power9_OUT[5] <= powerCompute:powerCompute9.latched_output_power[5]
Power9_OUT[6] <= powerCompute:powerCompute9.latched_output_power[6]
Power9_OUT[7] <= powerCompute:powerCompute9.latched_output_power[7]
Power9_OUT[8] <= powerCompute:powerCompute9.latched_output_power[8]
Power9_OUT[9] <= powerCompute:powerCompute9.latched_output_power[9]
Power9_OUT[10] <= powerCompute:powerCompute9.latched_output_power[10]
Power9_OUT[11] <= powerCompute:powerCompute9.latched_output_power[11]
Power9_OUT[12] <= powerCompute:powerCompute9.latched_output_power[12]
Power9_OUT[13] <= powerCompute:powerCompute9.latched_output_power[13]
Power9_OUT[14] <= powerCompute:powerCompute9.latched_output_power[14]
Power9_OUT[15] <= powerCompute:powerCompute9.latched_output_power[15]
Power9_OUT[16] <= powerCompute:powerCompute9.latched_output_power[16]
Power9_OUT[17] <= powerCompute:powerCompute9.latched_output_power[17]
Power9_OUT[18] <= powerCompute:powerCompute9.latched_output_power[18]
Power9_OUT[19] <= powerCompute:powerCompute9.latched_output_power[19]
Power9_OUT[20] <= powerCompute:powerCompute9.latched_output_power[20]
Power9_OUT[21] <= powerCompute:powerCompute9.latched_output_power[21]
Power9_OUT[22] <= powerCompute:powerCompute9.latched_output_power[22]
Power9_OUT[23] <= powerCompute:powerCompute9.latched_output_power[23]
Power9_OUT[24] <= powerCompute:powerCompute9.latched_output_power[24]
Power9_OUT[25] <= powerCompute:powerCompute9.latched_output_power[25]
Power9_OUT[26] <= powerCompute:powerCompute9.latched_output_power[26]
Power9_OUT[27] <= powerCompute:powerCompute9.latched_output_power[27]
Power9_OUT[28] <= powerCompute:powerCompute9.latched_output_power[28]
Power9_OUT[29] <= powerCompute:powerCompute9.latched_output_power[29]
Power9_OUT[30] <= powerCompute:powerCompute9.latched_output_power[30]
Power9_OUT[31] <= powerCompute:powerCompute9.latched_output_power[31]
Power9_OUT[32] <= powerCompute:powerCompute9.latched_output_power[32]
Power9_OUT[33] <= powerCompute:powerCompute9.latched_output_power[33]
Power9_OUT[34] <= powerCompute:powerCompute9.latched_output_power[34]
Power9_OUT[35] <= powerCompute:powerCompute9.latched_output_power[35]
Power9_OUT[36] <= powerCompute:powerCompute9.latched_output_power[36]
Power9_OUT[37] <= powerCompute:powerCompute9.latched_output_power[37]
Power9_OUT[38] <= powerCompute:powerCompute9.latched_output_power[38]
Power9_OUT[39] <= powerCompute:powerCompute9.latched_output_power[39]
Power9_OUT[40] <= powerCompute:powerCompute9.latched_output_power[40]
Power9_OUT[41] <= powerCompute:powerCompute9.latched_output_power[41]
Samples_9_IN[0] => powerCompute:powerCompute9.samples_in[0]
Samples_9_IN[1] => powerCompute:powerCompute9.samples_in[1]
Samples_9_IN[2] => powerCompute:powerCompute9.samples_in[2]
Samples_9_IN[3] => powerCompute:powerCompute9.samples_in[3]
Samples_9_IN[4] => powerCompute:powerCompute9.samples_in[4]
Samples_9_IN[5] => powerCompute:powerCompute9.samples_in[5]
Samples_9_IN[6] => powerCompute:powerCompute9.samples_in[6]
Samples_9_IN[7] => powerCompute:powerCompute9.samples_in[7]
Samples_9_IN[8] => powerCompute:powerCompute9.samples_in[8]
Samples_9_IN[9] => powerCompute:powerCompute9.samples_in[9]
Samples_9_IN[10] => powerCompute:powerCompute9.samples_in[10]
Samples_9_IN[11] => powerCompute:powerCompute9.samples_in[11]


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute10
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute1
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute2
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute3
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute4
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute5
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute6
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute7
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute8
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|PowerCalculator:PowerComputeBlock1|powerCompute:powerCompute9
clk => latched_output_power[0]~reg0.CLK
clk => latched_output_power[1]~reg0.CLK
clk => latched_output_power[2]~reg0.CLK
clk => latched_output_power[3]~reg0.CLK
clk => latched_output_power[4]~reg0.CLK
clk => latched_output_power[5]~reg0.CLK
clk => latched_output_power[6]~reg0.CLK
clk => latched_output_power[7]~reg0.CLK
clk => latched_output_power[8]~reg0.CLK
clk => latched_output_power[9]~reg0.CLK
clk => latched_output_power[10]~reg0.CLK
clk => latched_output_power[11]~reg0.CLK
clk => latched_output_power[12]~reg0.CLK
clk => latched_output_power[13]~reg0.CLK
clk => latched_output_power[14]~reg0.CLK
clk => latched_output_power[15]~reg0.CLK
clk => latched_output_power[16]~reg0.CLK
clk => latched_output_power[17]~reg0.CLK
clk => latched_output_power[18]~reg0.CLK
clk => latched_output_power[19]~reg0.CLK
clk => latched_output_power[20]~reg0.CLK
clk => latched_output_power[21]~reg0.CLK
clk => latched_output_power[22]~reg0.CLK
clk => latched_output_power[23]~reg0.CLK
clk => latched_output_power[24]~reg0.CLK
clk => latched_output_power[25]~reg0.CLK
clk => latched_output_power[26]~reg0.CLK
clk => latched_output_power[27]~reg0.CLK
clk => latched_output_power[28]~reg0.CLK
clk => latched_output_power[29]~reg0.CLK
clk => latched_output_power[30]~reg0.CLK
clk => latched_output_power[31]~reg0.CLK
clk => latched_output_power[32]~reg0.CLK
clk => latched_output_power[33]~reg0.CLK
clk => latched_output_power[34]~reg0.CLK
clk => latched_output_power[35]~reg0.CLK
clk => latched_output_power[36]~reg0.CLK
clk => latched_output_power[37]~reg0.CLK
clk => latched_output_power[38]~reg0.CLK
clk => latched_output_power[39]~reg0.CLK
clk => latched_output_power[40]~reg0.CLK
clk => latched_output_power[41]~reg0.CLK
clk => \Output_Register_process:power_output[0].CLK
clk => \Output_Register_process:power_output[1].CLK
clk => \Output_Register_process:power_output[2].CLK
clk => \Output_Register_process:power_output[3].CLK
clk => \Output_Register_process:power_output[4].CLK
clk => \Output_Register_process:power_output[5].CLK
clk => \Output_Register_process:power_output[6].CLK
clk => \Output_Register_process:power_output[7].CLK
clk => \Output_Register_process:power_output[8].CLK
clk => \Output_Register_process:power_output[9].CLK
clk => \Output_Register_process:power_output[10].CLK
clk => \Output_Register_process:power_output[11].CLK
clk => \Output_Register_process:power_output[12].CLK
clk => \Output_Register_process:power_output[13].CLK
clk => \Output_Register_process:power_output[14].CLK
clk => \Output_Register_process:power_output[15].CLK
clk => \Output_Register_process:power_output[16].CLK
clk => \Output_Register_process:power_output[17].CLK
clk => \Output_Register_process:power_output[18].CLK
clk => \Output_Register_process:power_output[19].CLK
clk => \Output_Register_process:power_output[20].CLK
clk => \Output_Register_process:power_output[21].CLK
clk => \Output_Register_process:power_output[22].CLK
clk => \Output_Register_process:power_output[23].CLK
clk => \Output_Register_process:power_output[24].CLK
clk => \Output_Register_process:power_output[25].CLK
clk => \Output_Register_process:power_output[26].CLK
clk => \Output_Register_process:power_output[27].CLK
clk => \Output_Register_process:power_output[28].CLK
clk => \Output_Register_process:power_output[29].CLK
clk => \Output_Register_process:power_output[30].CLK
clk => \Output_Register_process:power_output[31].CLK
clk => \Output_Register_process:power_output[32].CLK
clk => \Output_Register_process:power_output[33].CLK
clk => \Output_Register_process:power_output[34].CLK
clk => \Output_Register_process:power_output[35].CLK
clk => \Output_Register_process:power_output[36].CLK
clk => \Output_Register_process:power_output[37].CLK
clk => \Output_Register_process:power_output[38].CLK
clk => \Output_Register_process:power_output[39].CLK
clk => \Output_Register_process:power_output[40].CLK
clk => \Output_Register_process:power_output[41].CLK
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => latched_output_power.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => power_output.OUTPUTSELECT
clk_enable => \Output_Register_process:power_output[0].ENA
clk_enable => \Output_Register_process:power_output[1].ENA
clk_enable => \Output_Register_process:power_output[2].ENA
clk_enable => \Output_Register_process:power_output[3].ENA
clk_enable => \Output_Register_process:power_output[4].ENA
clk_enable => \Output_Register_process:power_output[5].ENA
clk_enable => \Output_Register_process:power_output[6].ENA
clk_enable => \Output_Register_process:power_output[7].ENA
clk_enable => \Output_Register_process:power_output[8].ENA
clk_enable => \Output_Register_process:power_output[9].ENA
clk_enable => \Output_Register_process:power_output[10].ENA
clk_enable => \Output_Register_process:power_output[11].ENA
clk_enable => \Output_Register_process:power_output[12].ENA
clk_enable => \Output_Register_process:power_output[13].ENA
clk_enable => \Output_Register_process:power_output[14].ENA
clk_enable => \Output_Register_process:power_output[15].ENA
clk_enable => \Output_Register_process:power_output[16].ENA
clk_enable => \Output_Register_process:power_output[17].ENA
clk_enable => \Output_Register_process:power_output[18].ENA
clk_enable => \Output_Register_process:power_output[19].ENA
clk_enable => \Output_Register_process:power_output[20].ENA
clk_enable => \Output_Register_process:power_output[21].ENA
clk_enable => \Output_Register_process:power_output[22].ENA
clk_enable => \Output_Register_process:power_output[23].ENA
clk_enable => \Output_Register_process:power_output[24].ENA
clk_enable => \Output_Register_process:power_output[25].ENA
clk_enable => \Output_Register_process:power_output[26].ENA
clk_enable => \Output_Register_process:power_output[27].ENA
clk_enable => \Output_Register_process:power_output[28].ENA
clk_enable => \Output_Register_process:power_output[29].ENA
clk_enable => \Output_Register_process:power_output[30].ENA
clk_enable => \Output_Register_process:power_output[31].ENA
clk_enable => \Output_Register_process:power_output[32].ENA
clk_enable => \Output_Register_process:power_output[33].ENA
clk_enable => \Output_Register_process:power_output[34].ENA
clk_enable => \Output_Register_process:power_output[35].ENA
clk_enable => \Output_Register_process:power_output[36].ENA
clk_enable => \Output_Register_process:power_output[37].ENA
clk_enable => \Output_Register_process:power_output[38].ENA
clk_enable => \Output_Register_process:power_output[39].ENA
clk_enable => \Output_Register_process:power_output[40].ENA
clk_enable => \Output_Register_process:power_output[41].ENA
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => power_output.OUTPUTSELECT
reset => latched_output_power[36]~reg0.ENA
reset => latched_output_power[35]~reg0.ENA
reset => latched_output_power[34]~reg0.ENA
reset => latched_output_power[33]~reg0.ENA
reset => latched_output_power[32]~reg0.ENA
reset => latched_output_power[31]~reg0.ENA
reset => latched_output_power[30]~reg0.ENA
reset => latched_output_power[29]~reg0.ENA
reset => latched_output_power[28]~reg0.ENA
reset => latched_output_power[27]~reg0.ENA
reset => latched_output_power[26]~reg0.ENA
reset => latched_output_power[25]~reg0.ENA
reset => latched_output_power[24]~reg0.ENA
reset => latched_output_power[23]~reg0.ENA
reset => latched_output_power[22]~reg0.ENA
reset => latched_output_power[13]~reg0.ENA
reset => latched_output_power[12]~reg0.ENA
reset => latched_output_power[11]~reg0.ENA
reset => latched_output_power[10]~reg0.ENA
reset => latched_output_power[9]~reg0.ENA
reset => latched_output_power[8]~reg0.ENA
reset => latched_output_power[7]~reg0.ENA
reset => latched_output_power[21]~reg0.ENA
reset => latched_output_power[20]~reg0.ENA
reset => latched_output_power[19]~reg0.ENA
reset => latched_output_power[18]~reg0.ENA
reset => latched_output_power[17]~reg0.ENA
reset => latched_output_power[16]~reg0.ENA
reset => latched_output_power[15]~reg0.ENA
reset => latched_output_power[14]~reg0.ENA
reset => latched_output_power[6]~reg0.ENA
reset => latched_output_power[5]~reg0.ENA
reset => latched_output_power[4]~reg0.ENA
reset => latched_output_power[3]~reg0.ENA
reset => latched_output_power[2]~reg0.ENA
reset => latched_output_power[1]~reg0.ENA
reset => latched_output_power[0]~reg0.ENA
reset => latched_output_power[37]~reg0.ENA
reset => latched_output_power[38]~reg0.ENA
reset => latched_output_power[39]~reg0.ENA
reset => latched_output_power[40]~reg0.ENA
reset => latched_output_power[41]~reg0.ENA
samples_in[0] => Mult0.IN22
samples_in[0] => Mult0.IN23
samples_in[1] => Mult0.IN20
samples_in[1] => Mult0.IN21
samples_in[2] => Mult0.IN18
samples_in[2] => Mult0.IN19
samples_in[3] => Mult0.IN16
samples_in[3] => Mult0.IN17
samples_in[4] => Mult0.IN14
samples_in[4] => Mult0.IN15
samples_in[5] => Mult0.IN12
samples_in[5] => Mult0.IN13
samples_in[6] => Mult0.IN10
samples_in[6] => Mult0.IN11
samples_in[7] => Mult0.IN8
samples_in[7] => Mult0.IN9
samples_in[8] => Mult0.IN6
samples_in[8] => Mult0.IN7
samples_in[9] => Mult0.IN4
samples_in[9] => Mult0.IN5
samples_in[10] => Mult0.IN2
samples_in[10] => Mult0.IN3
samples_in[11] => Mult0.IN0
samples_in[11] => Mult0.IN1
power_out[0] <= \Output_Register_process:power_output[0].DB_MAX_OUTPUT_PORT_TYPE
power_out[1] <= \Output_Register_process:power_output[1].DB_MAX_OUTPUT_PORT_TYPE
power_out[2] <= \Output_Register_process:power_output[2].DB_MAX_OUTPUT_PORT_TYPE
power_out[3] <= \Output_Register_process:power_output[3].DB_MAX_OUTPUT_PORT_TYPE
power_out[4] <= \Output_Register_process:power_output[4].DB_MAX_OUTPUT_PORT_TYPE
power_out[5] <= \Output_Register_process:power_output[5].DB_MAX_OUTPUT_PORT_TYPE
power_out[6] <= \Output_Register_process:power_output[6].DB_MAX_OUTPUT_PORT_TYPE
power_out[7] <= \Output_Register_process:power_output[7].DB_MAX_OUTPUT_PORT_TYPE
power_out[8] <= \Output_Register_process:power_output[8].DB_MAX_OUTPUT_PORT_TYPE
power_out[9] <= \Output_Register_process:power_output[9].DB_MAX_OUTPUT_PORT_TYPE
power_out[10] <= \Output_Register_process:power_output[10].DB_MAX_OUTPUT_PORT_TYPE
power_out[11] <= \Output_Register_process:power_output[11].DB_MAX_OUTPUT_PORT_TYPE
power_out[12] <= \Output_Register_process:power_output[12].DB_MAX_OUTPUT_PORT_TYPE
power_out[13] <= \Output_Register_process:power_output[13].DB_MAX_OUTPUT_PORT_TYPE
power_out[14] <= \Output_Register_process:power_output[14].DB_MAX_OUTPUT_PORT_TYPE
power_out[15] <= \Output_Register_process:power_output[15].DB_MAX_OUTPUT_PORT_TYPE
power_out[16] <= \Output_Register_process:power_output[16].DB_MAX_OUTPUT_PORT_TYPE
power_out[17] <= \Output_Register_process:power_output[17].DB_MAX_OUTPUT_PORT_TYPE
power_out[18] <= \Output_Register_process:power_output[18].DB_MAX_OUTPUT_PORT_TYPE
power_out[19] <= \Output_Register_process:power_output[19].DB_MAX_OUTPUT_PORT_TYPE
power_out[20] <= \Output_Register_process:power_output[20].DB_MAX_OUTPUT_PORT_TYPE
power_out[21] <= \Output_Register_process:power_output[21].DB_MAX_OUTPUT_PORT_TYPE
power_out[22] <= \Output_Register_process:power_output[22].DB_MAX_OUTPUT_PORT_TYPE
power_out[23] <= \Output_Register_process:power_output[23].DB_MAX_OUTPUT_PORT_TYPE
power_out[24] <= \Output_Register_process:power_output[24].DB_MAX_OUTPUT_PORT_TYPE
power_out[25] <= \Output_Register_process:power_output[25].DB_MAX_OUTPUT_PORT_TYPE
power_out[26] <= \Output_Register_process:power_output[26].DB_MAX_OUTPUT_PORT_TYPE
power_out[27] <= \Output_Register_process:power_output[27].DB_MAX_OUTPUT_PORT_TYPE
power_out[28] <= \Output_Register_process:power_output[28].DB_MAX_OUTPUT_PORT_TYPE
power_out[29] <= \Output_Register_process:power_output[29].DB_MAX_OUTPUT_PORT_TYPE
power_out[30] <= \Output_Register_process:power_output[30].DB_MAX_OUTPUT_PORT_TYPE
power_out[31] <= \Output_Register_process:power_output[31].DB_MAX_OUTPUT_PORT_TYPE
power_out[32] <= \Output_Register_process:power_output[32].DB_MAX_OUTPUT_PORT_TYPE
power_out[33] <= \Output_Register_process:power_output[33].DB_MAX_OUTPUT_PORT_TYPE
power_out[34] <= \Output_Register_process:power_output[34].DB_MAX_OUTPUT_PORT_TYPE
power_out[35] <= \Output_Register_process:power_output[35].DB_MAX_OUTPUT_PORT_TYPE
power_out[36] <= \Output_Register_process:power_output[36].DB_MAX_OUTPUT_PORT_TYPE
power_out[37] <= \Output_Register_process:power_output[37].DB_MAX_OUTPUT_PORT_TYPE
power_out[38] <= \Output_Register_process:power_output[38].DB_MAX_OUTPUT_PORT_TYPE
power_out[39] <= \Output_Register_process:power_output[39].DB_MAX_OUTPUT_PORT_TYPE
power_out[40] <= \Output_Register_process:power_output[40].DB_MAX_OUTPUT_PORT_TYPE
power_out[41] <= \Output_Register_process:power_output[41].DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[0] <= latched_output_power[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[1] <= latched_output_power[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[2] <= latched_output_power[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[3] <= latched_output_power[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[4] <= latched_output_power[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[5] <= latched_output_power[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[6] <= latched_output_power[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[7] <= latched_output_power[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[8] <= latched_output_power[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[9] <= latched_output_power[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[10] <= latched_output_power[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[11] <= latched_output_power[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[12] <= latched_output_power[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[13] <= latched_output_power[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[14] <= latched_output_power[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[15] <= latched_output_power[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[16] <= latched_output_power[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[17] <= latched_output_power[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[18] <= latched_output_power[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[19] <= latched_output_power[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[20] <= latched_output_power[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[21] <= latched_output_power[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[22] <= latched_output_power[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[23] <= latched_output_power[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[24] <= latched_output_power[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[25] <= latched_output_power[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[26] <= latched_output_power[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[27] <= latched_output_power[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[28] <= latched_output_power[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[29] <= latched_output_power[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[30] <= latched_output_power[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[31] <= latched_output_power[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[32] <= latched_output_power[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[33] <= latched_output_power[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[34] <= latched_output_power[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[35] <= latched_output_power[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[36] <= latched_output_power[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[37] <= latched_output_power[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[38] <= latched_output_power[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[39] <= latched_output_power[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[40] <= latched_output_power[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
latched_output_power[41] <= latched_output_power[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1
FILTER_10_OUT[0] <= lp10:filtro10.filter_out[0]
FILTER_10_OUT[1] <= lp10:filtro10.filter_out[1]
FILTER_10_OUT[2] <= lp10:filtro10.filter_out[2]
FILTER_10_OUT[3] <= lp10:filtro10.filter_out[3]
FILTER_10_OUT[4] <= lp10:filtro10.filter_out[4]
FILTER_10_OUT[5] <= lp10:filtro10.filter_out[5]
FILTER_10_OUT[6] <= lp10:filtro10.filter_out[6]
FILTER_10_OUT[7] <= lp10:filtro10.filter_out[7]
FILTER_10_OUT[8] <= lp10:filtro10.filter_out[8]
FILTER_10_OUT[9] <= lp10:filtro10.filter_out[9]
FILTER_10_OUT[10] <= lp10:filtro10.filter_out[10]
FILTER_10_OUT[11] <= lp10:filtro10.filter_out[11]
FILTER_CLK => lp10:filtro10.clk
FILTER_CLK => lp1:filtro1.clk
FILTER_CLK => bp2:filtro2.clk
FILTER_CLK => bp3:filtro3.clk
FILTER_CLK => bp4:filtro4.clk
FILTER_CLK => bp4:filtro5.clk
FILTER_CLK => bp6:filtro6.clk
FILTER_CLK => bp7:filtro7.clk
FILTER_CLK => bp8:filtro8.clk
FILTER_CLK => bp9:filtro9.clk
FILTER_CLK_ENB => lp10:filtro10.clk_enable
FILTER_CLK_ENB => lp1:filtro1.clk_enable
FILTER_CLK_ENB => bp2:filtro2.clk_enable
FILTER_CLK_ENB => bp3:filtro3.clk_enable
FILTER_CLK_ENB => bp4:filtro4.clk_enable
FILTER_CLK_ENB => bp4:filtro5.clk_enable
FILTER_CLK_ENB => bp6:filtro6.clk_enable
FILTER_CLK_ENB => bp7:filtro7.clk_enable
FILTER_CLK_ENB => bp8:filtro8.clk_enable
FILTER_CLK_ENB => bp9:filtro9.clk_enable
FILTER_RST => lp10:filtro10.reset
FILTER_RST => lp1:filtro1.reset
FILTER_RST => bp2:filtro2.reset
FILTER_RST => bp3:filtro3.reset
FILTER_RST => bp4:filtro4.reset
FILTER_RST => bp4:filtro5.reset
FILTER_RST => bp6:filtro6.reset
FILTER_RST => bp7:filtro7.reset
FILTER_RST => bp8:filtro8.reset
FILTER_RST => bp9:filtro9.reset
FILTER_SAMPLES_IN[0] => lp10:filtro10.filter_in[0]
FILTER_SAMPLES_IN[0] => lp1:filtro1.filter_in[0]
FILTER_SAMPLES_IN[0] => bp2:filtro2.filter_in[0]
FILTER_SAMPLES_IN[0] => bp3:filtro3.filter_in[0]
FILTER_SAMPLES_IN[0] => bp4:filtro4.filter_in[0]
FILTER_SAMPLES_IN[0] => bp4:filtro5.filter_in[0]
FILTER_SAMPLES_IN[0] => bp6:filtro6.filter_in[0]
FILTER_SAMPLES_IN[0] => bp7:filtro7.filter_in[0]
FILTER_SAMPLES_IN[0] => bp8:filtro8.filter_in[0]
FILTER_SAMPLES_IN[0] => bp9:filtro9.filter_in[0]
FILTER_SAMPLES_IN[1] => lp10:filtro10.filter_in[1]
FILTER_SAMPLES_IN[1] => lp1:filtro1.filter_in[1]
FILTER_SAMPLES_IN[1] => bp2:filtro2.filter_in[1]
FILTER_SAMPLES_IN[1] => bp3:filtro3.filter_in[1]
FILTER_SAMPLES_IN[1] => bp4:filtro4.filter_in[1]
FILTER_SAMPLES_IN[1] => bp4:filtro5.filter_in[1]
FILTER_SAMPLES_IN[1] => bp6:filtro6.filter_in[1]
FILTER_SAMPLES_IN[1] => bp7:filtro7.filter_in[1]
FILTER_SAMPLES_IN[1] => bp8:filtro8.filter_in[1]
FILTER_SAMPLES_IN[1] => bp9:filtro9.filter_in[1]
FILTER_SAMPLES_IN[2] => lp10:filtro10.filter_in[2]
FILTER_SAMPLES_IN[2] => lp1:filtro1.filter_in[2]
FILTER_SAMPLES_IN[2] => bp2:filtro2.filter_in[2]
FILTER_SAMPLES_IN[2] => bp3:filtro3.filter_in[2]
FILTER_SAMPLES_IN[2] => bp4:filtro4.filter_in[2]
FILTER_SAMPLES_IN[2] => bp4:filtro5.filter_in[2]
FILTER_SAMPLES_IN[2] => bp6:filtro6.filter_in[2]
FILTER_SAMPLES_IN[2] => bp7:filtro7.filter_in[2]
FILTER_SAMPLES_IN[2] => bp8:filtro8.filter_in[2]
FILTER_SAMPLES_IN[2] => bp9:filtro9.filter_in[2]
FILTER_SAMPLES_IN[3] => lp10:filtro10.filter_in[3]
FILTER_SAMPLES_IN[3] => lp1:filtro1.filter_in[3]
FILTER_SAMPLES_IN[3] => bp2:filtro2.filter_in[3]
FILTER_SAMPLES_IN[3] => bp3:filtro3.filter_in[3]
FILTER_SAMPLES_IN[3] => bp4:filtro4.filter_in[3]
FILTER_SAMPLES_IN[3] => bp4:filtro5.filter_in[3]
FILTER_SAMPLES_IN[3] => bp6:filtro6.filter_in[3]
FILTER_SAMPLES_IN[3] => bp7:filtro7.filter_in[3]
FILTER_SAMPLES_IN[3] => bp8:filtro8.filter_in[3]
FILTER_SAMPLES_IN[3] => bp9:filtro9.filter_in[3]
FILTER_SAMPLES_IN[4] => lp10:filtro10.filter_in[4]
FILTER_SAMPLES_IN[4] => lp1:filtro1.filter_in[4]
FILTER_SAMPLES_IN[4] => bp2:filtro2.filter_in[4]
FILTER_SAMPLES_IN[4] => bp3:filtro3.filter_in[4]
FILTER_SAMPLES_IN[4] => bp4:filtro4.filter_in[4]
FILTER_SAMPLES_IN[4] => bp4:filtro5.filter_in[4]
FILTER_SAMPLES_IN[4] => bp6:filtro6.filter_in[4]
FILTER_SAMPLES_IN[4] => bp7:filtro7.filter_in[4]
FILTER_SAMPLES_IN[4] => bp8:filtro8.filter_in[4]
FILTER_SAMPLES_IN[4] => bp9:filtro9.filter_in[4]
FILTER_SAMPLES_IN[5] => lp10:filtro10.filter_in[5]
FILTER_SAMPLES_IN[5] => lp1:filtro1.filter_in[5]
FILTER_SAMPLES_IN[5] => bp2:filtro2.filter_in[5]
FILTER_SAMPLES_IN[5] => bp3:filtro3.filter_in[5]
FILTER_SAMPLES_IN[5] => bp4:filtro4.filter_in[5]
FILTER_SAMPLES_IN[5] => bp4:filtro5.filter_in[5]
FILTER_SAMPLES_IN[5] => bp6:filtro6.filter_in[5]
FILTER_SAMPLES_IN[5] => bp7:filtro7.filter_in[5]
FILTER_SAMPLES_IN[5] => bp8:filtro8.filter_in[5]
FILTER_SAMPLES_IN[5] => bp9:filtro9.filter_in[5]
FILTER_SAMPLES_IN[6] => lp10:filtro10.filter_in[6]
FILTER_SAMPLES_IN[6] => lp1:filtro1.filter_in[6]
FILTER_SAMPLES_IN[6] => bp2:filtro2.filter_in[6]
FILTER_SAMPLES_IN[6] => bp3:filtro3.filter_in[6]
FILTER_SAMPLES_IN[6] => bp4:filtro4.filter_in[6]
FILTER_SAMPLES_IN[6] => bp4:filtro5.filter_in[6]
FILTER_SAMPLES_IN[6] => bp6:filtro6.filter_in[6]
FILTER_SAMPLES_IN[6] => bp7:filtro7.filter_in[6]
FILTER_SAMPLES_IN[6] => bp8:filtro8.filter_in[6]
FILTER_SAMPLES_IN[6] => bp9:filtro9.filter_in[6]
FILTER_SAMPLES_IN[7] => lp10:filtro10.filter_in[7]
FILTER_SAMPLES_IN[7] => lp1:filtro1.filter_in[7]
FILTER_SAMPLES_IN[7] => bp2:filtro2.filter_in[7]
FILTER_SAMPLES_IN[7] => bp3:filtro3.filter_in[7]
FILTER_SAMPLES_IN[7] => bp4:filtro4.filter_in[7]
FILTER_SAMPLES_IN[7] => bp4:filtro5.filter_in[7]
FILTER_SAMPLES_IN[7] => bp6:filtro6.filter_in[7]
FILTER_SAMPLES_IN[7] => bp7:filtro7.filter_in[7]
FILTER_SAMPLES_IN[7] => bp8:filtro8.filter_in[7]
FILTER_SAMPLES_IN[7] => bp9:filtro9.filter_in[7]
FILTER_SAMPLES_IN[8] => lp10:filtro10.filter_in[8]
FILTER_SAMPLES_IN[8] => lp1:filtro1.filter_in[8]
FILTER_SAMPLES_IN[8] => bp2:filtro2.filter_in[8]
FILTER_SAMPLES_IN[8] => bp3:filtro3.filter_in[8]
FILTER_SAMPLES_IN[8] => bp4:filtro4.filter_in[8]
FILTER_SAMPLES_IN[8] => bp4:filtro5.filter_in[8]
FILTER_SAMPLES_IN[8] => bp6:filtro6.filter_in[8]
FILTER_SAMPLES_IN[8] => bp7:filtro7.filter_in[8]
FILTER_SAMPLES_IN[8] => bp8:filtro8.filter_in[8]
FILTER_SAMPLES_IN[8] => bp9:filtro9.filter_in[8]
FILTER_SAMPLES_IN[9] => lp10:filtro10.filter_in[9]
FILTER_SAMPLES_IN[9] => lp1:filtro1.filter_in[9]
FILTER_SAMPLES_IN[9] => bp2:filtro2.filter_in[9]
FILTER_SAMPLES_IN[9] => bp3:filtro3.filter_in[9]
FILTER_SAMPLES_IN[9] => bp4:filtro4.filter_in[9]
FILTER_SAMPLES_IN[9] => bp4:filtro5.filter_in[9]
FILTER_SAMPLES_IN[9] => bp6:filtro6.filter_in[9]
FILTER_SAMPLES_IN[9] => bp7:filtro7.filter_in[9]
FILTER_SAMPLES_IN[9] => bp8:filtro8.filter_in[9]
FILTER_SAMPLES_IN[9] => bp9:filtro9.filter_in[9]
FILTER_SAMPLES_IN[10] => lp10:filtro10.filter_in[10]
FILTER_SAMPLES_IN[10] => lp1:filtro1.filter_in[10]
FILTER_SAMPLES_IN[10] => bp2:filtro2.filter_in[10]
FILTER_SAMPLES_IN[10] => bp3:filtro3.filter_in[10]
FILTER_SAMPLES_IN[10] => bp4:filtro4.filter_in[10]
FILTER_SAMPLES_IN[10] => bp4:filtro5.filter_in[10]
FILTER_SAMPLES_IN[10] => bp6:filtro6.filter_in[10]
FILTER_SAMPLES_IN[10] => bp7:filtro7.filter_in[10]
FILTER_SAMPLES_IN[10] => bp8:filtro8.filter_in[10]
FILTER_SAMPLES_IN[10] => bp9:filtro9.filter_in[10]
FILTER_SAMPLES_IN[11] => lp10:filtro10.filter_in[11]
FILTER_SAMPLES_IN[11] => lp1:filtro1.filter_in[11]
FILTER_SAMPLES_IN[11] => bp2:filtro2.filter_in[11]
FILTER_SAMPLES_IN[11] => bp3:filtro3.filter_in[11]
FILTER_SAMPLES_IN[11] => bp4:filtro4.filter_in[11]
FILTER_SAMPLES_IN[11] => bp4:filtro5.filter_in[11]
FILTER_SAMPLES_IN[11] => bp6:filtro6.filter_in[11]
FILTER_SAMPLES_IN[11] => bp7:filtro7.filter_in[11]
FILTER_SAMPLES_IN[11] => bp8:filtro8.filter_in[11]
FILTER_SAMPLES_IN[11] => bp9:filtro9.filter_in[11]
FILTER_1_OUT[0] <= lp1:filtro1.filter_out[0]
FILTER_1_OUT[1] <= lp1:filtro1.filter_out[1]
FILTER_1_OUT[2] <= lp1:filtro1.filter_out[2]
FILTER_1_OUT[3] <= lp1:filtro1.filter_out[3]
FILTER_1_OUT[4] <= lp1:filtro1.filter_out[4]
FILTER_1_OUT[5] <= lp1:filtro1.filter_out[5]
FILTER_1_OUT[6] <= lp1:filtro1.filter_out[6]
FILTER_1_OUT[7] <= lp1:filtro1.filter_out[7]
FILTER_1_OUT[8] <= lp1:filtro1.filter_out[8]
FILTER_1_OUT[9] <= lp1:filtro1.filter_out[9]
FILTER_1_OUT[10] <= lp1:filtro1.filter_out[10]
FILTER_1_OUT[11] <= lp1:filtro1.filter_out[11]
FILTER_2_OUT[0] <= bp2:filtro2.filter_out[0]
FILTER_2_OUT[1] <= bp2:filtro2.filter_out[1]
FILTER_2_OUT[2] <= bp2:filtro2.filter_out[2]
FILTER_2_OUT[3] <= bp2:filtro2.filter_out[3]
FILTER_2_OUT[4] <= bp2:filtro2.filter_out[4]
FILTER_2_OUT[5] <= bp2:filtro2.filter_out[5]
FILTER_2_OUT[6] <= bp2:filtro2.filter_out[6]
FILTER_2_OUT[7] <= bp2:filtro2.filter_out[7]
FILTER_2_OUT[8] <= bp2:filtro2.filter_out[8]
FILTER_2_OUT[9] <= bp2:filtro2.filter_out[9]
FILTER_2_OUT[10] <= bp2:filtro2.filter_out[10]
FILTER_2_OUT[11] <= bp2:filtro2.filter_out[11]
FILTER_3_OUT[0] <= bp3:filtro3.filter_out[0]
FILTER_3_OUT[1] <= bp3:filtro3.filter_out[1]
FILTER_3_OUT[2] <= bp3:filtro3.filter_out[2]
FILTER_3_OUT[3] <= bp3:filtro3.filter_out[3]
FILTER_3_OUT[4] <= bp3:filtro3.filter_out[4]
FILTER_3_OUT[5] <= bp3:filtro3.filter_out[5]
FILTER_3_OUT[6] <= bp3:filtro3.filter_out[6]
FILTER_3_OUT[7] <= bp3:filtro3.filter_out[7]
FILTER_3_OUT[8] <= bp3:filtro3.filter_out[8]
FILTER_3_OUT[9] <= bp3:filtro3.filter_out[9]
FILTER_3_OUT[10] <= bp3:filtro3.filter_out[10]
FILTER_3_OUT[11] <= bp3:filtro3.filter_out[11]
FILTER_4_OUT[0] <= bp4:filtro4.filter_out[0]
FILTER_4_OUT[1] <= bp4:filtro4.filter_out[1]
FILTER_4_OUT[2] <= bp4:filtro4.filter_out[2]
FILTER_4_OUT[3] <= bp4:filtro4.filter_out[3]
FILTER_4_OUT[4] <= bp4:filtro4.filter_out[4]
FILTER_4_OUT[5] <= bp4:filtro4.filter_out[5]
FILTER_4_OUT[6] <= bp4:filtro4.filter_out[6]
FILTER_4_OUT[7] <= bp4:filtro4.filter_out[7]
FILTER_4_OUT[8] <= bp4:filtro4.filter_out[8]
FILTER_4_OUT[9] <= bp4:filtro4.filter_out[9]
FILTER_4_OUT[10] <= bp4:filtro4.filter_out[10]
FILTER_4_OUT[11] <= bp4:filtro4.filter_out[11]
FILTER_5_OUT[0] <= bp4:filtro5.filter_out[0]
FILTER_5_OUT[1] <= bp4:filtro5.filter_out[1]
FILTER_5_OUT[2] <= bp4:filtro5.filter_out[2]
FILTER_5_OUT[3] <= bp4:filtro5.filter_out[3]
FILTER_5_OUT[4] <= bp4:filtro5.filter_out[4]
FILTER_5_OUT[5] <= bp4:filtro5.filter_out[5]
FILTER_5_OUT[6] <= bp4:filtro5.filter_out[6]
FILTER_5_OUT[7] <= bp4:filtro5.filter_out[7]
FILTER_5_OUT[8] <= bp4:filtro5.filter_out[8]
FILTER_5_OUT[9] <= bp4:filtro5.filter_out[9]
FILTER_5_OUT[10] <= bp4:filtro5.filter_out[10]
FILTER_5_OUT[11] <= bp4:filtro5.filter_out[11]
FILTER_6_OUT[0] <= bp6:filtro6.filter_out[0]
FILTER_6_OUT[1] <= bp6:filtro6.filter_out[1]
FILTER_6_OUT[2] <= bp6:filtro6.filter_out[2]
FILTER_6_OUT[3] <= bp6:filtro6.filter_out[3]
FILTER_6_OUT[4] <= bp6:filtro6.filter_out[4]
FILTER_6_OUT[5] <= bp6:filtro6.filter_out[5]
FILTER_6_OUT[6] <= bp6:filtro6.filter_out[6]
FILTER_6_OUT[7] <= bp6:filtro6.filter_out[7]
FILTER_6_OUT[8] <= bp6:filtro6.filter_out[8]
FILTER_6_OUT[9] <= bp6:filtro6.filter_out[9]
FILTER_6_OUT[10] <= bp6:filtro6.filter_out[10]
FILTER_6_OUT[11] <= bp6:filtro6.filter_out[11]
FILTER_7_OUT[0] <= bp7:filtro7.filter_out[0]
FILTER_7_OUT[1] <= bp7:filtro7.filter_out[1]
FILTER_7_OUT[2] <= bp7:filtro7.filter_out[2]
FILTER_7_OUT[3] <= bp7:filtro7.filter_out[3]
FILTER_7_OUT[4] <= bp7:filtro7.filter_out[4]
FILTER_7_OUT[5] <= bp7:filtro7.filter_out[5]
FILTER_7_OUT[6] <= bp7:filtro7.filter_out[6]
FILTER_7_OUT[7] <= bp7:filtro7.filter_out[7]
FILTER_7_OUT[8] <= bp7:filtro7.filter_out[8]
FILTER_7_OUT[9] <= bp7:filtro7.filter_out[9]
FILTER_7_OUT[10] <= bp7:filtro7.filter_out[10]
FILTER_7_OUT[11] <= bp7:filtro7.filter_out[11]
FILTER_8_OUT[0] <= bp8:filtro8.filter_out[0]
FILTER_8_OUT[1] <= bp8:filtro8.filter_out[1]
FILTER_8_OUT[2] <= bp8:filtro8.filter_out[2]
FILTER_8_OUT[3] <= bp8:filtro8.filter_out[3]
FILTER_8_OUT[4] <= bp8:filtro8.filter_out[4]
FILTER_8_OUT[5] <= bp8:filtro8.filter_out[5]
FILTER_8_OUT[6] <= bp8:filtro8.filter_out[6]
FILTER_8_OUT[7] <= bp8:filtro8.filter_out[7]
FILTER_8_OUT[8] <= bp8:filtro8.filter_out[8]
FILTER_8_OUT[9] <= bp8:filtro8.filter_out[9]
FILTER_8_OUT[10] <= bp8:filtro8.filter_out[10]
FILTER_8_OUT[11] <= bp8:filtro8.filter_out[11]
FILTER_9_OUT[0] <= bp9:filtro9.filter_out[0]
FILTER_9_OUT[1] <= bp9:filtro9.filter_out[1]
FILTER_9_OUT[2] <= bp9:filtro9.filter_out[2]
FILTER_9_OUT[3] <= bp9:filtro9.filter_out[3]
FILTER_9_OUT[4] <= bp9:filtro9.filter_out[4]
FILTER_9_OUT[5] <= bp9:filtro9.filter_out[5]
FILTER_9_OUT[6] <= bp9:filtro9.filter_out[6]
FILTER_9_OUT[7] <= bp9:filtro9.filter_out[7]
FILTER_9_OUT[8] <= bp9:filtro9.filter_out[8]
FILTER_9_OUT[9] <= bp9:filtro9.filter_out[9]
FILTER_9_OUT[10] <= bp9:filtro9.filter_out[10]
FILTER_9_OUT[11] <= bp9:filtro9.filter_out[11]


|Integracion|FilterBank:FilterBank1|lp10:filtro10
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|lp1:filtro1
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section6[0].CLK
clk => delay_section6[1].CLK
clk => delay_section6[2].CLK
clk => delay_section6[3].CLK
clk => delay_section6[4].CLK
clk => delay_section6[5].CLK
clk => delay_section6[6].CLK
clk => delay_section6[7].CLK
clk => delay_section6[8].CLK
clk => delay_section6[9].CLK
clk => delay_section6[10].CLK
clk => delay_section6[11].CLK
clk => delay_section6[12].CLK
clk => delay_section6[13].CLK
clk => delay_section6[14].CLK
clk => delay_section6[15].CLK
clk => delay_section5[1][0].CLK
clk => delay_section5[1][1].CLK
clk => delay_section5[1][2].CLK
clk => delay_section5[1][3].CLK
clk => delay_section5[1][4].CLK
clk => delay_section5[1][5].CLK
clk => delay_section5[1][6].CLK
clk => delay_section5[1][7].CLK
clk => delay_section5[1][8].CLK
clk => delay_section5[1][9].CLK
clk => delay_section5[1][10].CLK
clk => delay_section5[1][11].CLK
clk => delay_section5[1][12].CLK
clk => delay_section5[1][13].CLK
clk => delay_section5[1][14].CLK
clk => delay_section5[1][15].CLK
clk => delay_section5[0][0].CLK
clk => delay_section5[0][1].CLK
clk => delay_section5[0][2].CLK
clk => delay_section5[0][3].CLK
clk => delay_section5[0][4].CLK
clk => delay_section5[0][5].CLK
clk => delay_section5[0][6].CLK
clk => delay_section5[0][7].CLK
clk => delay_section5[0][8].CLK
clk => delay_section5[0][9].CLK
clk => delay_section5[0][10].CLK
clk => delay_section5[0][11].CLK
clk => delay_section5[0][12].CLK
clk => delay_section5[0][13].CLK
clk => delay_section5[0][14].CLK
clk => delay_section5[0][15].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => delay_section5[0][15].ENA
clk_enable => delay_section5[0][14].ENA
clk_enable => delay_section5[0][13].ENA
clk_enable => delay_section5[0][12].ENA
clk_enable => delay_section5[0][11].ENA
clk_enable => delay_section5[0][10].ENA
clk_enable => delay_section5[0][9].ENA
clk_enable => delay_section5[0][8].ENA
clk_enable => delay_section5[0][7].ENA
clk_enable => delay_section5[0][6].ENA
clk_enable => delay_section5[0][5].ENA
clk_enable => delay_section5[0][4].ENA
clk_enable => delay_section5[0][3].ENA
clk_enable => delay_section5[0][2].ENA
clk_enable => delay_section5[0][1].ENA
clk_enable => delay_section5[0][0].ENA
clk_enable => delay_section5[1][15].ENA
clk_enable => delay_section5[1][14].ENA
clk_enable => delay_section5[1][13].ENA
clk_enable => delay_section5[1][12].ENA
clk_enable => delay_section5[1][11].ENA
clk_enable => delay_section5[1][10].ENA
clk_enable => delay_section5[1][9].ENA
clk_enable => delay_section5[1][8].ENA
clk_enable => delay_section5[1][7].ENA
clk_enable => delay_section5[1][6].ENA
clk_enable => delay_section5[1][5].ENA
clk_enable => delay_section5[1][4].ENA
clk_enable => delay_section5[1][3].ENA
clk_enable => delay_section5[1][2].ENA
clk_enable => delay_section5[1][1].ENA
clk_enable => delay_section5[1][0].ENA
clk_enable => delay_section6[15].ENA
clk_enable => delay_section6[14].ENA
clk_enable => delay_section6[13].ENA
clk_enable => delay_section6[12].ENA
clk_enable => delay_section6[11].ENA
clk_enable => delay_section6[10].ENA
clk_enable => delay_section6[9].ENA
clk_enable => delay_section6[8].ENA
clk_enable => delay_section6[7].ENA
clk_enable => delay_section6[6].ENA
clk_enable => delay_section6[5].ENA
clk_enable => delay_section6[4].ENA
clk_enable => delay_section6[3].ENA
clk_enable => delay_section6[2].ENA
clk_enable => delay_section6[1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section6[0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section6[0].ACLR
reset => delay_section6[1].ACLR
reset => delay_section6[2].ACLR
reset => delay_section6[3].ACLR
reset => delay_section6[4].ACLR
reset => delay_section6[5].ACLR
reset => delay_section6[6].ACLR
reset => delay_section6[7].ACLR
reset => delay_section6[8].ACLR
reset => delay_section6[9].ACLR
reset => delay_section6[10].ACLR
reset => delay_section6[11].ACLR
reset => delay_section6[12].ACLR
reset => delay_section6[13].ACLR
reset => delay_section6[14].ACLR
reset => delay_section6[15].ACLR
reset => delay_section5[1][0].ACLR
reset => delay_section5[1][1].ACLR
reset => delay_section5[1][2].ACLR
reset => delay_section5[1][3].ACLR
reset => delay_section5[1][4].ACLR
reset => delay_section5[1][5].ACLR
reset => delay_section5[1][6].ACLR
reset => delay_section5[1][7].ACLR
reset => delay_section5[1][8].ACLR
reset => delay_section5[1][9].ACLR
reset => delay_section5[1][10].ACLR
reset => delay_section5[1][11].ACLR
reset => delay_section5[1][12].ACLR
reset => delay_section5[1][13].ACLR
reset => delay_section5[1][14].ACLR
reset => delay_section5[1][15].ACLR
reset => delay_section5[0][0].ACLR
reset => delay_section5[0][1].ACLR
reset => delay_section5[0][2].ACLR
reset => delay_section5[0][3].ACLR
reset => delay_section5[0][4].ACLR
reset => delay_section5[0][5].ACLR
reset => delay_section5[0][6].ACLR
reset => delay_section5[0][7].ACLR
reset => delay_section5[0][8].ACLR
reset => delay_section5[0][9].ACLR
reset => delay_section5[0][10].ACLR
reset => delay_section5[0][11].ACLR
reset => delay_section5[0][12].ACLR
reset => delay_section5[0][13].ACLR
reset => delay_section5[0][14].ACLR
reset => delay_section5[0][15].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp2:filtro2
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp3:filtro3
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section6[1][0].CLK
clk => delay_section6[1][1].CLK
clk => delay_section6[1][2].CLK
clk => delay_section6[1][3].CLK
clk => delay_section6[1][4].CLK
clk => delay_section6[1][5].CLK
clk => delay_section6[1][6].CLK
clk => delay_section6[1][7].CLK
clk => delay_section6[1][8].CLK
clk => delay_section6[1][9].CLK
clk => delay_section6[1][10].CLK
clk => delay_section6[1][11].CLK
clk => delay_section6[1][12].CLK
clk => delay_section6[1][13].CLK
clk => delay_section6[1][14].CLK
clk => delay_section6[1][15].CLK
clk => delay_section6[0][0].CLK
clk => delay_section6[0][1].CLK
clk => delay_section6[0][2].CLK
clk => delay_section6[0][3].CLK
clk => delay_section6[0][4].CLK
clk => delay_section6[0][5].CLK
clk => delay_section6[0][6].CLK
clk => delay_section6[0][7].CLK
clk => delay_section6[0][8].CLK
clk => delay_section6[0][9].CLK
clk => delay_section6[0][10].CLK
clk => delay_section6[0][11].CLK
clk => delay_section6[0][12].CLK
clk => delay_section6[0][13].CLK
clk => delay_section6[0][14].CLK
clk => delay_section6[0][15].CLK
clk => delay_section5[1][0].CLK
clk => delay_section5[1][1].CLK
clk => delay_section5[1][2].CLK
clk => delay_section5[1][3].CLK
clk => delay_section5[1][4].CLK
clk => delay_section5[1][5].CLK
clk => delay_section5[1][6].CLK
clk => delay_section5[1][7].CLK
clk => delay_section5[1][8].CLK
clk => delay_section5[1][9].CLK
clk => delay_section5[1][10].CLK
clk => delay_section5[1][11].CLK
clk => delay_section5[1][12].CLK
clk => delay_section5[1][13].CLK
clk => delay_section5[1][14].CLK
clk => delay_section5[1][15].CLK
clk => delay_section5[0][0].CLK
clk => delay_section5[0][1].CLK
clk => delay_section5[0][2].CLK
clk => delay_section5[0][3].CLK
clk => delay_section5[0][4].CLK
clk => delay_section5[0][5].CLK
clk => delay_section5[0][6].CLK
clk => delay_section5[0][7].CLK
clk => delay_section5[0][8].CLK
clk => delay_section5[0][9].CLK
clk => delay_section5[0][10].CLK
clk => delay_section5[0][11].CLK
clk => delay_section5[0][12].CLK
clk => delay_section5[0][13].CLK
clk => delay_section5[0][14].CLK
clk => delay_section5[0][15].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => delay_section5[0][15].ENA
clk_enable => delay_section5[0][14].ENA
clk_enable => delay_section5[0][13].ENA
clk_enable => delay_section5[0][12].ENA
clk_enable => delay_section5[0][11].ENA
clk_enable => delay_section5[0][10].ENA
clk_enable => delay_section5[0][9].ENA
clk_enable => delay_section5[0][8].ENA
clk_enable => delay_section5[0][7].ENA
clk_enable => delay_section5[0][6].ENA
clk_enable => delay_section5[0][5].ENA
clk_enable => delay_section5[0][4].ENA
clk_enable => delay_section5[0][3].ENA
clk_enable => delay_section5[0][2].ENA
clk_enable => delay_section5[0][1].ENA
clk_enable => delay_section5[0][0].ENA
clk_enable => delay_section5[1][15].ENA
clk_enable => delay_section5[1][14].ENA
clk_enable => delay_section5[1][13].ENA
clk_enable => delay_section5[1][12].ENA
clk_enable => delay_section5[1][11].ENA
clk_enable => delay_section5[1][10].ENA
clk_enable => delay_section5[1][9].ENA
clk_enable => delay_section5[1][8].ENA
clk_enable => delay_section5[1][7].ENA
clk_enable => delay_section5[1][6].ENA
clk_enable => delay_section5[1][5].ENA
clk_enable => delay_section5[1][4].ENA
clk_enable => delay_section5[1][3].ENA
clk_enable => delay_section5[1][2].ENA
clk_enable => delay_section5[1][1].ENA
clk_enable => delay_section5[1][0].ENA
clk_enable => delay_section6[0][15].ENA
clk_enable => delay_section6[0][14].ENA
clk_enable => delay_section6[0][13].ENA
clk_enable => delay_section6[0][12].ENA
clk_enable => delay_section6[0][11].ENA
clk_enable => delay_section6[0][10].ENA
clk_enable => delay_section6[0][9].ENA
clk_enable => delay_section6[0][8].ENA
clk_enable => delay_section6[0][7].ENA
clk_enable => delay_section6[0][6].ENA
clk_enable => delay_section6[0][5].ENA
clk_enable => delay_section6[0][4].ENA
clk_enable => delay_section6[0][3].ENA
clk_enable => delay_section6[0][2].ENA
clk_enable => delay_section6[0][1].ENA
clk_enable => delay_section6[0][0].ENA
clk_enable => delay_section6[1][15].ENA
clk_enable => delay_section6[1][14].ENA
clk_enable => delay_section6[1][13].ENA
clk_enable => delay_section6[1][12].ENA
clk_enable => delay_section6[1][11].ENA
clk_enable => delay_section6[1][10].ENA
clk_enable => delay_section6[1][9].ENA
clk_enable => delay_section6[1][8].ENA
clk_enable => delay_section6[1][7].ENA
clk_enable => delay_section6[1][6].ENA
clk_enable => delay_section6[1][5].ENA
clk_enable => delay_section6[1][4].ENA
clk_enable => delay_section6[1][3].ENA
clk_enable => delay_section6[1][2].ENA
clk_enable => delay_section6[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section6[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section6[1][0].ACLR
reset => delay_section6[1][1].ACLR
reset => delay_section6[1][2].ACLR
reset => delay_section6[1][3].ACLR
reset => delay_section6[1][4].ACLR
reset => delay_section6[1][5].ACLR
reset => delay_section6[1][6].ACLR
reset => delay_section6[1][7].ACLR
reset => delay_section6[1][8].ACLR
reset => delay_section6[1][9].ACLR
reset => delay_section6[1][10].ACLR
reset => delay_section6[1][11].ACLR
reset => delay_section6[1][12].ACLR
reset => delay_section6[1][13].ACLR
reset => delay_section6[1][14].ACLR
reset => delay_section6[1][15].ACLR
reset => delay_section6[0][0].ACLR
reset => delay_section6[0][1].ACLR
reset => delay_section6[0][2].ACLR
reset => delay_section6[0][3].ACLR
reset => delay_section6[0][4].ACLR
reset => delay_section6[0][5].ACLR
reset => delay_section6[0][6].ACLR
reset => delay_section6[0][7].ACLR
reset => delay_section6[0][8].ACLR
reset => delay_section6[0][9].ACLR
reset => delay_section6[0][10].ACLR
reset => delay_section6[0][11].ACLR
reset => delay_section6[0][12].ACLR
reset => delay_section6[0][13].ACLR
reset => delay_section6[0][14].ACLR
reset => delay_section6[0][15].ACLR
reset => delay_section5[1][0].ACLR
reset => delay_section5[1][1].ACLR
reset => delay_section5[1][2].ACLR
reset => delay_section5[1][3].ACLR
reset => delay_section5[1][4].ACLR
reset => delay_section5[1][5].ACLR
reset => delay_section5[1][6].ACLR
reset => delay_section5[1][7].ACLR
reset => delay_section5[1][8].ACLR
reset => delay_section5[1][9].ACLR
reset => delay_section5[1][10].ACLR
reset => delay_section5[1][11].ACLR
reset => delay_section5[1][12].ACLR
reset => delay_section5[1][13].ACLR
reset => delay_section5[1][14].ACLR
reset => delay_section5[1][15].ACLR
reset => delay_section5[0][0].ACLR
reset => delay_section5[0][1].ACLR
reset => delay_section5[0][2].ACLR
reset => delay_section5[0][3].ACLR
reset => delay_section5[0][4].ACLR
reset => delay_section5[0][5].ACLR
reset => delay_section5[0][6].ACLR
reset => delay_section5[0][7].ACLR
reset => delay_section5[0][8].ACLR
reset => delay_section5[0][9].ACLR
reset => delay_section5[0][10].ACLR
reset => delay_section5[0][11].ACLR
reset => delay_section5[0][12].ACLR
reset => delay_section5[0][13].ACLR
reset => delay_section5[0][14].ACLR
reset => delay_section5[0][15].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp4:filtro4
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp4:filtro5
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp6:filtro6
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp7:filtro7
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp8:filtro8
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section4[1][0].CLK
clk => delay_section4[1][1].CLK
clk => delay_section4[1][2].CLK
clk => delay_section4[1][3].CLK
clk => delay_section4[1][4].CLK
clk => delay_section4[1][5].CLK
clk => delay_section4[1][6].CLK
clk => delay_section4[1][7].CLK
clk => delay_section4[1][8].CLK
clk => delay_section4[1][9].CLK
clk => delay_section4[1][10].CLK
clk => delay_section4[1][11].CLK
clk => delay_section4[1][12].CLK
clk => delay_section4[1][13].CLK
clk => delay_section4[1][14].CLK
clk => delay_section4[1][15].CLK
clk => delay_section4[0][0].CLK
clk => delay_section4[0][1].CLK
clk => delay_section4[0][2].CLK
clk => delay_section4[0][3].CLK
clk => delay_section4[0][4].CLK
clk => delay_section4[0][5].CLK
clk => delay_section4[0][6].CLK
clk => delay_section4[0][7].CLK
clk => delay_section4[0][8].CLK
clk => delay_section4[0][9].CLK
clk => delay_section4[0][10].CLK
clk => delay_section4[0][11].CLK
clk => delay_section4[0][12].CLK
clk => delay_section4[0][13].CLK
clk => delay_section4[0][14].CLK
clk => delay_section4[0][15].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => delay_section4[0][15].ENA
clk_enable => delay_section4[0][14].ENA
clk_enable => delay_section4[0][13].ENA
clk_enable => delay_section4[0][12].ENA
clk_enable => delay_section4[0][11].ENA
clk_enable => delay_section4[0][10].ENA
clk_enable => delay_section4[0][9].ENA
clk_enable => delay_section4[0][8].ENA
clk_enable => delay_section4[0][7].ENA
clk_enable => delay_section4[0][6].ENA
clk_enable => delay_section4[0][5].ENA
clk_enable => delay_section4[0][4].ENA
clk_enable => delay_section4[0][3].ENA
clk_enable => delay_section4[0][2].ENA
clk_enable => delay_section4[0][1].ENA
clk_enable => delay_section4[0][0].ENA
clk_enable => delay_section4[1][15].ENA
clk_enable => delay_section4[1][14].ENA
clk_enable => delay_section4[1][13].ENA
clk_enable => delay_section4[1][12].ENA
clk_enable => delay_section4[1][11].ENA
clk_enable => delay_section4[1][10].ENA
clk_enable => delay_section4[1][9].ENA
clk_enable => delay_section4[1][8].ENA
clk_enable => delay_section4[1][7].ENA
clk_enable => delay_section4[1][6].ENA
clk_enable => delay_section4[1][5].ENA
clk_enable => delay_section4[1][4].ENA
clk_enable => delay_section4[1][3].ENA
clk_enable => delay_section4[1][2].ENA
clk_enable => delay_section4[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section4[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section4[1][0].ACLR
reset => delay_section4[1][1].ACLR
reset => delay_section4[1][2].ACLR
reset => delay_section4[1][3].ACLR
reset => delay_section4[1][4].ACLR
reset => delay_section4[1][5].ACLR
reset => delay_section4[1][6].ACLR
reset => delay_section4[1][7].ACLR
reset => delay_section4[1][8].ACLR
reset => delay_section4[1][9].ACLR
reset => delay_section4[1][10].ACLR
reset => delay_section4[1][11].ACLR
reset => delay_section4[1][12].ACLR
reset => delay_section4[1][13].ACLR
reset => delay_section4[1][14].ACLR
reset => delay_section4[1][15].ACLR
reset => delay_section4[0][0].ACLR
reset => delay_section4[0][1].ACLR
reset => delay_section4[0][2].ACLR
reset => delay_section4[0][3].ACLR
reset => delay_section4[0][4].ACLR
reset => delay_section4[0][5].ACLR
reset => delay_section4[0][6].ACLR
reset => delay_section4[0][7].ACLR
reset => delay_section4[0][8].ACLR
reset => delay_section4[0][9].ACLR
reset => delay_section4[0][10].ACLR
reset => delay_section4[0][11].ACLR
reset => delay_section4[0][12].ACLR
reset => delay_section4[0][13].ACLR
reset => delay_section4[0][14].ACLR
reset => delay_section4[0][15].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|FilterBank:FilterBank1|bp9:filtro9
clk => output_register[0].CLK
clk => output_register[1].CLK
clk => output_register[2].CLK
clk => output_register[3].CLK
clk => output_register[4].CLK
clk => output_register[5].CLK
clk => output_register[6].CLK
clk => output_register[7].CLK
clk => output_register[8].CLK
clk => output_register[9].CLK
clk => output_register[10].CLK
clk => output_register[11].CLK
clk => delay_section3[1][0].CLK
clk => delay_section3[1][1].CLK
clk => delay_section3[1][2].CLK
clk => delay_section3[1][3].CLK
clk => delay_section3[1][4].CLK
clk => delay_section3[1][5].CLK
clk => delay_section3[1][6].CLK
clk => delay_section3[1][7].CLK
clk => delay_section3[1][8].CLK
clk => delay_section3[1][9].CLK
clk => delay_section3[1][10].CLK
clk => delay_section3[1][11].CLK
clk => delay_section3[1][12].CLK
clk => delay_section3[1][13].CLK
clk => delay_section3[1][14].CLK
clk => delay_section3[1][15].CLK
clk => delay_section3[0][0].CLK
clk => delay_section3[0][1].CLK
clk => delay_section3[0][2].CLK
clk => delay_section3[0][3].CLK
clk => delay_section3[0][4].CLK
clk => delay_section3[0][5].CLK
clk => delay_section3[0][6].CLK
clk => delay_section3[0][7].CLK
clk => delay_section3[0][8].CLK
clk => delay_section3[0][9].CLK
clk => delay_section3[0][10].CLK
clk => delay_section3[0][11].CLK
clk => delay_section3[0][12].CLK
clk => delay_section3[0][13].CLK
clk => delay_section3[0][14].CLK
clk => delay_section3[0][15].CLK
clk => delay_section2[1][0].CLK
clk => delay_section2[1][1].CLK
clk => delay_section2[1][2].CLK
clk => delay_section2[1][3].CLK
clk => delay_section2[1][4].CLK
clk => delay_section2[1][5].CLK
clk => delay_section2[1][6].CLK
clk => delay_section2[1][7].CLK
clk => delay_section2[1][8].CLK
clk => delay_section2[1][9].CLK
clk => delay_section2[1][10].CLK
clk => delay_section2[1][11].CLK
clk => delay_section2[1][12].CLK
clk => delay_section2[1][13].CLK
clk => delay_section2[1][14].CLK
clk => delay_section2[1][15].CLK
clk => delay_section2[0][0].CLK
clk => delay_section2[0][1].CLK
clk => delay_section2[0][2].CLK
clk => delay_section2[0][3].CLK
clk => delay_section2[0][4].CLK
clk => delay_section2[0][5].CLK
clk => delay_section2[0][6].CLK
clk => delay_section2[0][7].CLK
clk => delay_section2[0][8].CLK
clk => delay_section2[0][9].CLK
clk => delay_section2[0][10].CLK
clk => delay_section2[0][11].CLK
clk => delay_section2[0][12].CLK
clk => delay_section2[0][13].CLK
clk => delay_section2[0][14].CLK
clk => delay_section2[0][15].CLK
clk => delay_section1[1][0].CLK
clk => delay_section1[1][1].CLK
clk => delay_section1[1][2].CLK
clk => delay_section1[1][3].CLK
clk => delay_section1[1][4].CLK
clk => delay_section1[1][5].CLK
clk => delay_section1[1][6].CLK
clk => delay_section1[1][7].CLK
clk => delay_section1[1][8].CLK
clk => delay_section1[1][9].CLK
clk => delay_section1[1][10].CLK
clk => delay_section1[1][11].CLK
clk => delay_section1[1][12].CLK
clk => delay_section1[1][13].CLK
clk => delay_section1[1][14].CLK
clk => delay_section1[1][15].CLK
clk => delay_section1[0][0].CLK
clk => delay_section1[0][1].CLK
clk => delay_section1[0][2].CLK
clk => delay_section1[0][3].CLK
clk => delay_section1[0][4].CLK
clk => delay_section1[0][5].CLK
clk => delay_section1[0][6].CLK
clk => delay_section1[0][7].CLK
clk => delay_section1[0][8].CLK
clk => delay_section1[0][9].CLK
clk => delay_section1[0][10].CLK
clk => delay_section1[0][11].CLK
clk => delay_section1[0][12].CLK
clk => delay_section1[0][13].CLK
clk => delay_section1[0][14].CLK
clk => delay_section1[0][15].CLK
clk => input_register[0].CLK
clk => input_register[1].CLK
clk => input_register[2].CLK
clk => input_register[3].CLK
clk => input_register[4].CLK
clk => input_register[5].CLK
clk => input_register[6].CLK
clk => input_register[7].CLK
clk => input_register[8].CLK
clk => input_register[9].CLK
clk => input_register[10].CLK
clk => input_register[11].CLK
clk_enable => input_register[11].ENA
clk_enable => input_register[10].ENA
clk_enable => input_register[9].ENA
clk_enable => input_register[8].ENA
clk_enable => input_register[7].ENA
clk_enable => input_register[6].ENA
clk_enable => input_register[5].ENA
clk_enable => input_register[4].ENA
clk_enable => input_register[3].ENA
clk_enable => input_register[2].ENA
clk_enable => input_register[1].ENA
clk_enable => input_register[0].ENA
clk_enable => delay_section1[0][15].ENA
clk_enable => delay_section1[0][14].ENA
clk_enable => delay_section1[0][13].ENA
clk_enable => delay_section1[0][12].ENA
clk_enable => delay_section1[0][11].ENA
clk_enable => delay_section1[0][10].ENA
clk_enable => delay_section1[0][9].ENA
clk_enable => delay_section1[0][8].ENA
clk_enable => delay_section1[0][7].ENA
clk_enable => delay_section1[0][6].ENA
clk_enable => delay_section1[0][5].ENA
clk_enable => delay_section1[0][4].ENA
clk_enable => delay_section1[0][3].ENA
clk_enable => delay_section1[0][2].ENA
clk_enable => delay_section1[0][1].ENA
clk_enable => delay_section1[0][0].ENA
clk_enable => delay_section1[1][15].ENA
clk_enable => delay_section1[1][14].ENA
clk_enable => delay_section1[1][13].ENA
clk_enable => delay_section1[1][12].ENA
clk_enable => delay_section1[1][11].ENA
clk_enable => delay_section1[1][10].ENA
clk_enable => delay_section1[1][9].ENA
clk_enable => delay_section1[1][8].ENA
clk_enable => delay_section1[1][7].ENA
clk_enable => delay_section1[1][6].ENA
clk_enable => delay_section1[1][5].ENA
clk_enable => delay_section1[1][4].ENA
clk_enable => delay_section1[1][3].ENA
clk_enable => delay_section1[1][2].ENA
clk_enable => delay_section1[1][1].ENA
clk_enable => delay_section1[1][0].ENA
clk_enable => delay_section2[0][15].ENA
clk_enable => delay_section2[0][14].ENA
clk_enable => delay_section2[0][13].ENA
clk_enable => delay_section2[0][12].ENA
clk_enable => delay_section2[0][11].ENA
clk_enable => delay_section2[0][10].ENA
clk_enable => delay_section2[0][9].ENA
clk_enable => delay_section2[0][8].ENA
clk_enable => delay_section2[0][7].ENA
clk_enable => delay_section2[0][6].ENA
clk_enable => delay_section2[0][5].ENA
clk_enable => delay_section2[0][4].ENA
clk_enable => delay_section2[0][3].ENA
clk_enable => delay_section2[0][2].ENA
clk_enable => delay_section2[0][1].ENA
clk_enable => delay_section2[0][0].ENA
clk_enable => delay_section2[1][15].ENA
clk_enable => delay_section2[1][14].ENA
clk_enable => delay_section2[1][13].ENA
clk_enable => delay_section2[1][12].ENA
clk_enable => delay_section2[1][11].ENA
clk_enable => delay_section2[1][10].ENA
clk_enable => delay_section2[1][9].ENA
clk_enable => delay_section2[1][8].ENA
clk_enable => delay_section2[1][7].ENA
clk_enable => delay_section2[1][6].ENA
clk_enable => delay_section2[1][5].ENA
clk_enable => delay_section2[1][4].ENA
clk_enable => delay_section2[1][3].ENA
clk_enable => delay_section2[1][2].ENA
clk_enable => delay_section2[1][1].ENA
clk_enable => delay_section2[1][0].ENA
clk_enable => delay_section3[0][15].ENA
clk_enable => delay_section3[0][14].ENA
clk_enable => delay_section3[0][13].ENA
clk_enable => delay_section3[0][12].ENA
clk_enable => delay_section3[0][11].ENA
clk_enable => delay_section3[0][10].ENA
clk_enable => delay_section3[0][9].ENA
clk_enable => delay_section3[0][8].ENA
clk_enable => delay_section3[0][7].ENA
clk_enable => delay_section3[0][6].ENA
clk_enable => delay_section3[0][5].ENA
clk_enable => delay_section3[0][4].ENA
clk_enable => delay_section3[0][3].ENA
clk_enable => delay_section3[0][2].ENA
clk_enable => delay_section3[0][1].ENA
clk_enable => delay_section3[0][0].ENA
clk_enable => delay_section3[1][15].ENA
clk_enable => delay_section3[1][14].ENA
clk_enable => delay_section3[1][13].ENA
clk_enable => delay_section3[1][12].ENA
clk_enable => delay_section3[1][11].ENA
clk_enable => delay_section3[1][10].ENA
clk_enable => delay_section3[1][9].ENA
clk_enable => delay_section3[1][8].ENA
clk_enable => delay_section3[1][7].ENA
clk_enable => delay_section3[1][6].ENA
clk_enable => delay_section3[1][5].ENA
clk_enable => delay_section3[1][4].ENA
clk_enable => delay_section3[1][3].ENA
clk_enable => delay_section3[1][2].ENA
clk_enable => delay_section3[1][1].ENA
clk_enable => output_register[0].ENA
clk_enable => delay_section3[1][0].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
reset => output_register[0].ACLR
reset => output_register[1].ACLR
reset => output_register[2].ACLR
reset => output_register[3].ACLR
reset => output_register[4].ACLR
reset => output_register[5].ACLR
reset => output_register[6].ACLR
reset => output_register[7].ACLR
reset => output_register[8].ACLR
reset => output_register[9].ACLR
reset => output_register[10].ACLR
reset => output_register[11].ACLR
reset => delay_section3[1][0].ACLR
reset => delay_section3[1][1].ACLR
reset => delay_section3[1][2].ACLR
reset => delay_section3[1][3].ACLR
reset => delay_section3[1][4].ACLR
reset => delay_section3[1][5].ACLR
reset => delay_section3[1][6].ACLR
reset => delay_section3[1][7].ACLR
reset => delay_section3[1][8].ACLR
reset => delay_section3[1][9].ACLR
reset => delay_section3[1][10].ACLR
reset => delay_section3[1][11].ACLR
reset => delay_section3[1][12].ACLR
reset => delay_section3[1][13].ACLR
reset => delay_section3[1][14].ACLR
reset => delay_section3[1][15].ACLR
reset => delay_section3[0][0].ACLR
reset => delay_section3[0][1].ACLR
reset => delay_section3[0][2].ACLR
reset => delay_section3[0][3].ACLR
reset => delay_section3[0][4].ACLR
reset => delay_section3[0][5].ACLR
reset => delay_section3[0][6].ACLR
reset => delay_section3[0][7].ACLR
reset => delay_section3[0][8].ACLR
reset => delay_section3[0][9].ACLR
reset => delay_section3[0][10].ACLR
reset => delay_section3[0][11].ACLR
reset => delay_section3[0][12].ACLR
reset => delay_section3[0][13].ACLR
reset => delay_section3[0][14].ACLR
reset => delay_section3[0][15].ACLR
reset => delay_section2[1][0].ACLR
reset => delay_section2[1][1].ACLR
reset => delay_section2[1][2].ACLR
reset => delay_section2[1][3].ACLR
reset => delay_section2[1][4].ACLR
reset => delay_section2[1][5].ACLR
reset => delay_section2[1][6].ACLR
reset => delay_section2[1][7].ACLR
reset => delay_section2[1][8].ACLR
reset => delay_section2[1][9].ACLR
reset => delay_section2[1][10].ACLR
reset => delay_section2[1][11].ACLR
reset => delay_section2[1][12].ACLR
reset => delay_section2[1][13].ACLR
reset => delay_section2[1][14].ACLR
reset => delay_section2[1][15].ACLR
reset => delay_section2[0][0].ACLR
reset => delay_section2[0][1].ACLR
reset => delay_section2[0][2].ACLR
reset => delay_section2[0][3].ACLR
reset => delay_section2[0][4].ACLR
reset => delay_section2[0][5].ACLR
reset => delay_section2[0][6].ACLR
reset => delay_section2[0][7].ACLR
reset => delay_section2[0][8].ACLR
reset => delay_section2[0][9].ACLR
reset => delay_section2[0][10].ACLR
reset => delay_section2[0][11].ACLR
reset => delay_section2[0][12].ACLR
reset => delay_section2[0][13].ACLR
reset => delay_section2[0][14].ACLR
reset => delay_section2[0][15].ACLR
reset => delay_section1[1][0].ACLR
reset => delay_section1[1][1].ACLR
reset => delay_section1[1][2].ACLR
reset => delay_section1[1][3].ACLR
reset => delay_section1[1][4].ACLR
reset => delay_section1[1][5].ACLR
reset => delay_section1[1][6].ACLR
reset => delay_section1[1][7].ACLR
reset => delay_section1[1][8].ACLR
reset => delay_section1[1][9].ACLR
reset => delay_section1[1][10].ACLR
reset => delay_section1[1][11].ACLR
reset => delay_section1[1][12].ACLR
reset => delay_section1[1][13].ACLR
reset => delay_section1[1][14].ACLR
reset => delay_section1[1][15].ACLR
reset => delay_section1[0][0].ACLR
reset => delay_section1[0][1].ACLR
reset => delay_section1[0][2].ACLR
reset => delay_section1[0][3].ACLR
reset => delay_section1[0][4].ACLR
reset => delay_section1[0][5].ACLR
reset => delay_section1[0][6].ACLR
reset => delay_section1[0][7].ACLR
reset => delay_section1[0][8].ACLR
reset => delay_section1[0][9].ACLR
reset => delay_section1[0][10].ACLR
reset => delay_section1[0][11].ACLR
reset => delay_section1[0][12].ACLR
reset => delay_section1[0][13].ACLR
reset => delay_section1[0][14].ACLR
reset => delay_section1[0][15].ACLR
reset => input_register[0].ACLR
reset => input_register[1].ACLR
reset => input_register[2].ACLR
reset => input_register[3].ACLR
reset => input_register[4].ACLR
reset => input_register[5].ACLR
reset => input_register[6].ACLR
reset => input_register[7].ACLR
reset => input_register[8].ACLR
reset => input_register[9].ACLR
reset => input_register[10].ACLR
reset => input_register[11].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE


|Integracion|adc_logic:inst
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
clk => counter[6]~reg0.CLK
clk => counter[7]~reg0.CLK
clk => out_ready~reg0.CLK
clk => adc_out[0]~reg0.CLK
clk => adc_out[1]~reg0.CLK
clk => adc_out[2]~reg0.CLK
clk => adc_out[3]~reg0.CLK
clk => adc_out[4]~reg0.CLK
clk => adc_out[5]~reg0.CLK
clk => adc_out[6]~reg0.CLK
clk => adc_out[7]~reg0.CLK
clk => adc_out[8]~reg0.CLK
clk => adc_out[9]~reg0.CLK
clk => adc_out[10]~reg0.CLK
clk => adc_out[11]~reg0.CLK
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => out_ready.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => adc_out.OUTPUTSELECT
cs_adc => out_ready.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
cs_adc => counter.OUTPUTSELECT
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
dout_adc => adc_out.DATAB
adc_out[0] <= adc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[1] <= adc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[2] <= adc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[3] <= adc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[4] <= adc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[5] <= adc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[6] <= adc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[7] <= adc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[8] <= adc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[9] <= adc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[10] <= adc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_out[11] <= adc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_adc[0] <= <GND>
addr_adc[1] <= <GND>
addr_adc[2] <= <GND>
out_ready <= out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


