

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Sun Oct  9 13:38:39 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.77|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  320401|  19664641|  320401|  19664641|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |                   |      Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |  320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + RGB2YUV_LOOP_Y  |    1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      0|    515|    447|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     78|
|Register         |        -|      -|    232|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    747|    525|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|      2|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |yuv_filter_mac_mubkb_U0  |yuv_filter_mac_mubkb  | i0 + i1 * i2 |
    |yuv_filter_mac_mucud_U1  |yuv_filter_mac_mucud  | i0 * i1 + i2 |
    |yuv_filter_mac_mudEe_U2  |yuv_filter_mac_mudEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |tmp_29_fu_376_p2     |     *    |      0|   0|  62|           8|           8|
    |tmp_33_fu_414_p2     |     *    |      0|   0|  62|           8|           7|
    |out_channels_ch1_d0  |     +    |      0|  29|  13|           8|           5|
    |tmp1_fu_348_p2       |     +    |      0|   0|  14|          16|          16|
    |tmp2_fu_338_p2       |     +    |      0|  50|  20|          15|          15|
    |tmp4_fu_290_p2       |     +    |      0|  32|  14|           9|           8|
    |tmp6_fu_462_p2       |     +    |      0|   0|  14|          16|           8|
    |tmp8_fu_447_p2       |     +    |      0|   0|  14|          14|           8|
    |tmp_22_fu_243_p2     |     +    |      0|  74|  28|          23|          23|
    |tmp_24_fu_274_p2     |     +    |      0|  74|  28|          23|          23|
    |tmp_26_fu_360_p2     |     +    |      0|   0|  14|          16|          16|
    |tmp_31_fu_467_p2     |     +    |      0|   0|  14|          16|          16|
    |tmp_36_fu_485_p2     |     +    |      0|  53|  21|          16|          16|
    |x_2_fu_213_p2        |     +    |      0|  53|  21|          16|           1|
    |y_2_fu_264_p2        |     +    |      0|  53|  21|          16|           1|
    |p_neg_fu_420_p2      |     -    |      0|  44|  18|           1|          13|
    |tmp_30_fu_408_p2     |     -    |      0|  53|  21|          16|          16|
    |tmp_35_fu_441_p2     |     -    |      0|   0|  14|          14|          14|
    |exitcond1_fu_208_p2  |   icmp   |      0|   0|   8|          16|          16|
    |exitcond_fu_259_p2   |   icmp   |      0|   0|   8|          16|          16|
    |out_channels_ch2_d0  |    xor   |      0|   0|   9|           8|           9|
    |out_channels_ch3_d0  |    xor   |      0|   0|   9|           8|           9|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 515| 447|         299|         264|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  60|         11|    1|         11|
    |x_reg_186  |   9|          2|   16|         32|
    |y_reg_197  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  78|         15|   33|         75|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |B_reg_605             |   8|   0|    8|          0|
    |G_reg_599             |   8|   0|    8|          0|
    |R_reg_591             |   8|   0|    8|          0|
    |ap_CS_fsm             |  10|   0|   10|          0|
    |tmp4_reg_613          |   9|   0|    9|          0|
    |tmp8_reg_643          |  13|   0|   14|          1|
    |tmp_22_reg_556        |  15|   0|   23|          8|
    |tmp_24_cast_reg_569   |  23|   0|   32|          9|
    |tmp_27_reg_623        |   8|   0|    8|          0|
    |tmp_29_reg_628        |  15|   0|   16|          1|
    |tmp_30_reg_633        |  12|   0|   16|          4|
    |tmp_32_reg_658        |   8|   0|    8|          0|
    |tmp_33_reg_638        |  15|   0|   16|          1|
    |tmp_35_cast1_reg_618  |   8|   0|   16|          8|
    |tmp_37_reg_663        |   8|   0|    8|          0|
    |x_2_reg_551           |  16|   0|   16|          0|
    |x_reg_186             |  16|   0|   16|          0|
    |y_2_reg_564           |  16|   0|   16|          0|
    |y_reg_197             |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 232|   0|  264|         32|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

