

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:1024:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_HQutxl
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jBMbTG"
Running: cat _ptx_jBMbTG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1yV2w2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1yV2w2 --output-file  /dev/null 2> _ptx_jBMbTGinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jBMbTG _ptx2_1yV2w2 _ptx_jBMbTGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:45:05 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(34,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(46,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(46,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(64,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(81,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 679328 (ipc=452.9) sim_rate=226442 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:45:06 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(62,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 942080 (ipc=314.0) sim_rate=235520 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:45:07 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1028384 (ipc=205.7) sim_rate=205676 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:45:08 2016
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1106912 (ipc=158.1) sim_rate=184485 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:45:09 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1243616 (ipc=138.2) sim_rate=177659 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:45:10 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1399360 (ipc=127.2) sim_rate=174920 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:45:11 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 1521632 (ipc=117.0) sim_rate=169070 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:45:12 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1628224 (ipc=112.3) sim_rate=162822 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:45:13 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(66,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1794528 (ipc=108.8) sim_rate=163138 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:45:14 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(26,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1970048 (ipc=106.5) sim_rate=164170 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:45:15 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 2102272 (ipc=102.5) sim_rate=161713 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:45:16 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 2201888 (ipc=100.1) sim_rate=157277 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:45:17 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 2338336 (ipc=97.4) sim_rate=155889 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:45:18 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(80,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 2483936 (ipc=95.5) sim_rate=155246 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:45:19 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 2626912 (ipc=93.8) sim_rate=154524 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:45:20 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(61,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2774656 (ipc=92.5) sim_rate=154147 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:45:21 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2879232 (ipc=91.4) sim_rate=151538 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:45:22 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 3020320 (ipc=90.2) sim_rate=151016 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:45:23 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 3224544 (ipc=90.8) sim_rate=153549 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:45:24 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 3376896 (ipc=91.3) sim_rate=153495 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:45:25 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(82,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(43,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 3567919 (ipc=91.5) sim_rate=155126 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:45:26 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(33,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 3728420 (ipc=92.1) sim_rate=155350 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:45:27 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(73,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 3883339 (ipc=91.4) sim_rate=155333 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:45:28 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(61,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 3996914 (ipc=90.8) sim_rate=153727 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:45:29 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(34,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(33,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 4129658 (ipc=89.8) sim_rate=152950 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:45:30 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 4283960 (ipc=89.2) sim_rate=152998 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:45:31 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(8,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 4443749 (ipc=88.9) sim_rate=153232 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:45:32 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 4566221 (ipc=88.7) sim_rate=152207 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:45:33 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(44,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(65,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(44,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 4766934 (ipc=89.1) sim_rate=153772 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:45:34 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 4975726 (ipc=89.7) sim_rate=155491 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:45:35 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(26,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(82,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 5152680 (ipc=89.6) sim_rate=156141 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:45:36 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(25,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 5322490 (ipc=90.2) sim_rate=156543 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:45:37 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(25,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(12,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(26,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 5696036 (ipc=93.4) sim_rate=162743 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:45:38 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(72,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 5888293 (ipc=94.2) sim_rate=163563 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:45:39 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(88,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(24,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 6093744 (ipc=94.5) sim_rate=164695 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:45:40 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(26,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(10,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 6316878 (ipc=95.0) sim_rate=166233 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:45:41 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(13,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(13,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 6532761 (ipc=95.4) sim_rate=167506 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:45:42 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(23,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 6759418 (ipc=96.6) sim_rate=168985 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:45:43 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(26,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 7021644 (ipc=97.5) sim_rate=171259 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:45:44 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 7177209 (ipc=97.6) sim_rate=170885 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:45:45 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(16,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 7425573 (ipc=98.4) sim_rate=172687 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:45:46 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(10,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (77215,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(77216,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(40,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 7654199 (ipc=98.8) sim_rate=173959 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:45:47 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78534,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78535,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(43,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 7859023 (ipc=99.5) sim_rate=174644 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:45:48 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(43,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (79532,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(79533,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(92,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(85,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 8112051 (ipc=100.1) sim_rate=176348 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:45:49 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(30,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 8295477 (ipc=100.6) sim_rate=176499 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:45:50 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(62,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(20,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 8589079 (ipc=101.6) sim_rate=178939 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:45:51 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(20,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(18,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85701,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85702,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(46,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 8805862 (ipc=102.4) sim_rate=179711 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:45:52 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(57,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(16,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 9074706 (ipc=103.1) sim_rate=181494 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:45:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (88189,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(88190,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (88426,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(88427,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(91,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(42,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (89049,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(89050,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(24,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 9389920 (ipc=104.9) sim_rate=184116 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:45:54 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(17,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(89,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(43,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (90935,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(90936,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 9721338 (ipc=106.8) sim_rate=186948 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:45:55 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(65,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91164,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(91165,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(52,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(91,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (92466,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(92467,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 9984080 (ipc=107.9) sim_rate=188378 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:45:56 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(96,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(15,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(36,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 10225953 (ipc=108.8) sim_rate=189369 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:45:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (94347,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(94348,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(66,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(21,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 10437202 (ipc=109.3) sim_rate=189767 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:45:58 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(90,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (96497,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(96498,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96739,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(96740,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(37,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (97011,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(97012,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 10661368 (ipc=109.3) sim_rate=190381 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:45:59 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(103,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(59,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(59,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(40,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 10979024 (ipc=110.9) sim_rate=192614 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:46:00 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(74,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (99677,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(99678,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(29,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99868,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99869,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 11220420 (ipc=112.2) sim_rate=193455 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:46:01 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(72,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(91,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100601,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(100602,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(34,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (101238,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(101239,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 11527080 (ipc=113.6) sim_rate=195374 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:46:02 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(88,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (101882,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(101883,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(33,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(83,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 11815109 (ipc=114.2) sim_rate=196918 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103571,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103572,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(36,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104705,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(104706,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 12084331 (ipc=115.1) sim_rate=198103 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:46:04 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(33,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(26,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(18,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (106165,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(106166,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106239,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(106240,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 12387561 (ipc=116.3) sim_rate=199799 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:46:05 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(61,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(29,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (107342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(107343,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(104,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 12609356 (ipc=116.8) sim_rate=200148 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:46:06 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(89,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (108869,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(108870,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (109071,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(109072,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (109073,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(109074,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(116,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (109284,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(109285,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (109422,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(109423,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 12830527 (ipc=117.2) sim_rate=200476 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:46:07 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(117,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(97,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (110899,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(110900,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(47,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 13070914 (ipc=117.8) sim_rate=201090 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:46:08 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(41,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111818,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(111819,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(79,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 13296156 (ipc=118.2) sim_rate=201456 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:46:09 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(58,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(64,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 13533938 (ipc=118.7) sim_rate=201999 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(47,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (114222,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(114223,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(39,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 13730766 (ipc=118.9) sim_rate=201923 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:46:11 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(108,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(61,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 13914032 (ipc=118.9) sim_rate=201652 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:46:12 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(91,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117585,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(117586,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (117910,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(117911,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(65,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (118471,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(118472,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(80,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 14183632 (ipc=119.2) sim_rate=202623 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:46:13 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(118,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(49,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 14375036 (ipc=119.3) sim_rate=202465 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:46:14 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(117,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(103,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (121803,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(121804,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 14583368 (ipc=119.5) sim_rate=202546 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:46:15 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(70,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (122247,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(122248,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(72,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (122667,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(122668,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (122796,0), 5 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(14,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 14821127 (ipc=120.0) sim_rate=203029 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:46:16 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(63,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (124354,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(113,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 14981763 (ipc=120.3) sim_rate=202456 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:46:17 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(45,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125296,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 15131770 (ipc=120.6) sim_rate=201756 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:46:18 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(96,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(15,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (126331,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 15301514 (ipc=121.0) sim_rate=201335 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (126648,0), 4 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(124,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(56,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 15463147 (ipc=121.3) sim_rate=200820 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:46:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (128043,0), 4 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(59,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (128121,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(55,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 15707186 (ipc=121.8) sim_rate=201374 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:46:21 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(45,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(78,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 15865247 (ipc=122.0) sim_rate=200825 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (130294,0), 3 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(101,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(101,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(70,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 16144446 (ipc=122.8) sim_rate=201805 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:46:23 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(86,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(67,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132305,0), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(91,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (132523,0), 3 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(81,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 16526914 (ipc=124.3) sim_rate=204035 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:46:24 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(84,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(50,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(50,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 16836418 (ipc=125.2) sim_rate=205322 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:46:25 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(92,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (134908,0), 5 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(84,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (135165,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (135398,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 17051293 (ipc=125.8) sim_rate=205437 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:46:26 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(53,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(95,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (136258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (136365,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(71,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (136881,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 17336076 (ipc=126.5) sim_rate=206381 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:46:27 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(97,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(62,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (137949,0), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(95,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (138201,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 17627685 (ipc=127.3) sim_rate=207384 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:46:28 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(76,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(68,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(76,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 17917186 (ipc=128.0) sim_rate=208339 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (140069,0), 4 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(81,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (140305,0), 4 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(51,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (141209,0), 5 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(60,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(97,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 18288290 (ipc=128.8) sim_rate=210210 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:46:30 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(85,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(71,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 18501011 (ipc=129.4) sim_rate=210238 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:46:31 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(60,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(88,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (143567,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (144030,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(112,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 18767775 (ipc=129.9) sim_rate=210873 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:46:32 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(120,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (144761,0), 2 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(113,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(107,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(45,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (146394,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 19156470 (ipc=130.8) sim_rate=212849 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:46:33 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(45,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (146965,0), 4 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(37,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (147611,0), 2 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(37,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (147811,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 19425152 (ipc=131.3) sim_rate=213463 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:46:34 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(61,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(47,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (148753,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (148846,0), 5 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(124,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 19687939 (ipc=131.7) sim_rate=213999 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:46:35 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(104,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (150036,0), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(74,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(122,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (151454,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 20023858 (ipc=132.2) sim_rate=215310 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:46:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (151556,0), 1 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(38,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(93,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(93,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (152895,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (152904,0), 2 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(106,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 20345344 (ipc=133.0) sim_rate=216439 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (153242,0), 4 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(100,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(90,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154092,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (154231,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (154239,0), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(117,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 20624735 (ipc=133.5) sim_rate=217102 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:46:38 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(96,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(110,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (155377,0), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(99,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (155992,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 20989738 (ipc=134.5) sim_rate=218643 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:46:39 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(82,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(124,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(61,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (156683,0), 2 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(100,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(61,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (157247,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 21558584 (ipc=136.9) sim_rate=222253 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:46:40 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(100,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (157552,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (157691,0), 3 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(111,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (157911,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(114,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (158238,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (158251,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (158679,0), 4 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(91,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 21853978 (ipc=137.4) sim_rate=222999 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:46:41 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(103,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (159702,0), 5 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(116,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (160604,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (160743,0), 3 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(104,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 22152822 (ipc=137.6) sim_rate=223765 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (161372,0), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(103,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(110,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (162166,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(106,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (162659,0), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(86,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 22554329 (ipc=138.4) sim_rate=225543 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:46:43 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(104,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (163544,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(85,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (164004,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (164041,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(73,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (164478,0), 4 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(73,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (164998,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 22936518 (ipc=139.0) sim_rate=227094 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:46:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (165068,0), 3 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(127,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (165665,0), 4 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(124,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(118,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(126,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (167150,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (167177,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(122,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 23393288 (ipc=139.7) sim_rate=229345 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (167636,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (167843,0), 3 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(95,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (168511,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (168540,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (168659,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(118,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (168908,0), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(113,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 23831206 (ipc=140.6) sim_rate=231370 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:46:46 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(114,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (169681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (169734,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (169893,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (170043,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (170104,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(122,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (170532,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (170970,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(114,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(98,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (171807,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (172118,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (172148,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(98,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 24238323 (ipc=140.5) sim_rate=233060 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:46:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (172627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (173006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (173236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(123,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (173764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (173955,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (174459,0), 1 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(122,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (175876,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (176687,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 176688
gpu_sim_insn = 24441600
gpu_ipc =     138.3320
gpu_tot_sim_cycle = 176688
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     138.3320
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 174646
gpu_stall_icnt2sh    = 3292
gpu_total_sim_rate=235015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1678
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5400
L1D_cache:
	L1D_cache_core[0]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 119112
	L1D_cache_core[1]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124339
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124028
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136491
	L1D_cache_core[4]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 142927
	L1D_cache_core[5]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136157
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126050
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 129405
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138630
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130611
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130009
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 144517
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138802
	L1D_cache_core[13]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147145
	L1D_cache_core[14]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122215
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1990438
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3759
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1988896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1542
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461938
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1678
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5400
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1994197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3759
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3759
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1990438
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3168446	W0_Idle:25440	W0_Scoreboard:1113676	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 11029 
maxdqlatency = 0 
maxmflatency = 12404 
averagemflatency = 1052 
max_icnt2mem_latency = 1754 
max_icnt2sh_latency = 176687 
mrq_lat_table:20365 	193 	155 	303 	494 	1950 	3354 	4213 	3554 	2456 	1535 	1257 	712 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7374 	12168 	21435 	19500 	3492 	1752 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	58256 	2940 	988 	1054 	1517 	930 	211 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42441 	22452 	656 	2 	0 	0 	0 	0 	0 	0 	0 	0 	24 	104 	128 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	28 	97 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         4         6         4         3         3         5         5         3         4         3         3         4         4         5         6 
dram[1]:         3         4         3         5         3         4         3         5         3         4         3         3         4         3         4         5 
dram[2]:         3         4         3         6         4         3         5         5         3         4         3         3         3         3         4         6 
dram[3]:         4         4         3         4         3         3         4         5         3         5         3         3         3         4         5         6 
dram[4]:         4         3         7         4         3         3         5         6         3         3         5         3         3         3         5         5 
dram[5]:         4         3         3         4         3         3         4         5         4         3         5         3         3         3         5         6 
maximum service time to same row:
dram[0]:      3269      2527      8700      6243      2922      3859      2917      5034      2515      2837      2436      5296      2618      2048      3013      3973 
dram[1]:      3078      2119      2807      2195      2740      1907      4321      3285      2750      2237      5306      9009      2518      3501      3647      4611 
dram[2]:      2039      2551      4346      8342      2331      3384      5064      4515      3015      2420      2400      2514      2838      2644      4116      6138 
dram[3]:      2762      2356      4662      2258      2262      3529      4198      3671      2709      2648      3662      6617      2626      2651      3892      5519 
dram[4]:      2854      2365      9616      4556      3299      2800      3000      6291      3613      2495      3656      2580      2350      1894      3210      4612 
dram[5]:      2277      2424      3001      2892      3404      2240      3807      4593      2597      1918      7013      4288      2279      2631      3254      3803 
average row accesses per activate:
dram[0]:  1.143662  1.165714  1.169140  1.169014  1.167598  1.189415  1.525735  1.810345  1.125945  1.155440  1.151099  1.163102  1.226994  1.301887  1.485294  1.985646 
dram[1]:  1.135359  1.186630  1.160920  1.100264  1.149864  1.199446  1.581481  1.754098  1.153646  1.178756  1.101266  1.132653  1.213450  1.250000  1.599237  2.043689 
dram[2]:  1.147222  1.144476  1.149718  1.173020  1.149733  1.197143  1.487455  1.809524  1.156410  1.155844  1.118110  1.134247  1.196532  1.255452  1.424138  1.854545 
dram[3]:  1.211429  1.158333  1.111111  1.136871  1.160858  1.173077  1.445205  1.849785  1.173127  1.146154  1.119898  1.127273  1.177112  1.223188  1.645669  2.099503 
dram[4]:  1.193452  1.162857  1.152738  1.167614  1.160665  1.184573  1.438356  1.826840  1.179625  1.139594  1.157025  1.140957  1.231250  1.252280  1.479705  1.725000 
dram[5]:  1.165266  1.197772  1.159091  1.133152  1.179558  1.174731  1.452703  1.793249  1.170604  1.167526  1.104326  1.107769  1.169014  1.247093  1.544444  2.000000 
average row locality = 40559/32176 = 1.260536
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       406       408       394       415       418       427       415       420       447       446       419       433       400       414       404       415 
dram[1]:       411       426       404       417       422       433       427       428       443       455       435       442       415       430       419       421 
dram[2]:       413       404       407       400       430       419       415       418       451       445       426       414       414       403       413       408 
dram[3]:       424       417       420       407       433       427       422       431       454       447       439       434       432       422       418       422 
dram[4]:       401       407       400       411       419       430       420       422       440       449       415       429       394       412       401       414 
dram[5]:       416       430       408       417       427       437       430       425       446       453       430       442       415       429       417       422 
total reads: 40546
bank skew: 455/394 = 1.15
chip skew: 6849/6664 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1203      1252      1273      1298      1375      1617      1725      3689      1150      1203      1295      1581      1414      1766      1630      4924
dram[1]:       1168      1186      1255      1271      1346      1445      1838      3526      1162      1192      1294      1874      1467      1676      1725      4863
dram[2]:       1035      1303      1097      1367      1258      1672      1701      3999       985      1258      1178      1451      1320      1791      1597      4659
dram[3]:       1311      1568      1399      1750      1474      1923      2011      4431      1309      1511      1407      1766      1606      2044      1859      5745
dram[4]:        898       793       956       876      1026      1100      1605      2757       883       770      1139       902      1094      1156      1557      2580
dram[5]:       1103      1032      1186      1204      1372      1424      1771      3589      1041      1044      1528      1186      1314      1464      1999      4253
maximum mf latency per bank:
dram[0]:       1629      1686      1674      1939      2373      3395      3740      8130      1570      2146      2177      5478      2435      4758      3301     10357
dram[1]:       1796      2512      1735      1811      2135      2705      3671      8815      1752      1777      2041     11070      3083      3759      3897     12404
dram[2]:       1678      2164      1803      2345      2023      3116      4371      7627      1714      2097      2057      2221      2405      3578      3271      8840
dram[3]:       1734      1964      1964      2305      2193      2902      3381      9536      2066      2004      2219      2303      2466      3054      2710     12392
dram[4]:       2264      1672      2074      2421      2262      3039      4185      7161      1968      1767      5622      2200      2415      2980      4277      8787
dram[5]:       1980      1524      1815      1992      2380      2865      3202     11580      1971      1627      7672      1828      2360      2554      3996      8970

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=115817 n_act=5264 n_pre=5248 n_req=6683 n_rd=106896 n_write=2 bw_util=0.9167
n_activity=222404 dram_eff=0.9613
bk0: 6496a 168300i bk1: 6528a 159911i bk2: 6304a 152447i bk3: 6640a 139654i bk4: 6688a 126898i bk5: 6832a 103207i bk6: 6640a 92554i bk7: 6720a 43263i bk8: 7152a 157523i bk9: 7136a 146584i bk10: 6704a 145435i bk11: 6928a 122921i bk12: 6400a 123919i bk13: 6624a 103891i bk14: 6464a 93478i bk15: 6640a 40670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=113191 n_act=5401 n_pre=5385 n_req=6830 n_rd=109248 n_write=2 bw_util=0.9369
n_activity=225470 dram_eff=0.9691
bk0: 6576a 165378i bk1: 6816a 155856i bk2: 6464a 151497i bk3: 6672a 134907i bk4: 6752a 127915i bk5: 6928a 107663i bk6: 6832a 82526i bk7: 6848a 42039i bk8: 7088a 158587i bk9: 7280a 144422i bk10: 6960a 138434i bk11: 7072a 102970i bk12: 6640a 120067i bk13: 6880a 98022i bk14: 6704a 86875i bk15: 6736a 24246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=115683 n_act=5340 n_pre=5324 n_req=6680 n_rd=106880 n_write=0 bw_util=0.9165
n_activity=221927 dram_eff=0.9632
bk0: 6608a 165824i bk1: 6464a 158673i bk2: 6512a 149120i bk3: 6400a 144044i bk4: 6880a 122326i bk5: 6704a 104314i bk6: 6640a 101293i bk7: 6688a 47236i bk8: 7216a 159738i bk9: 7120a 149156i bk10: 6816a 140509i bk11: 6624a 134457i bk12: 6624a 122771i bk13: 6448a 106602i bk14: 6608a 93383i bk15: 6528a 38943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=112801 n_act=5429 n_pre=5413 n_req=6849 n_rd=109584 n_write=0 bw_util=0.9397
n_activity=225436 dram_eff=0.9722
bk0: 6784a 163810i bk1: 6672a 154378i bk2: 6720a 146723i bk3: 6512a 133642i bk4: 6928a 119135i bk5: 6832a 99643i bk6: 6752a 90307i bk7: 6896a 29854i bk8: 7264a 157698i bk9: 7152a 149316i bk10: 7024a 136542i bk11: 6944a 127310i bk12: 6912a 110199i bk13: 6752a 97020i bk14: 6688a 83580i bk15: 6752a 20416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=116003 n_act=5298 n_pre=5282 n_req=6669 n_rd=106624 n_write=20 bw_util=0.9145
n_activity=222089 dram_eff=0.9604
bk0: 6416a 172564i bk1: 6512a 161289i bk2: 6400a 156498i bk3: 6576a 145285i bk4: 6704a 134563i bk5: 6880a 109591i bk6: 6720a 97211i bk7: 6752a 55042i bk8: 7040a 165496i bk9: 7184a 150104i bk10: 6640a 145562i bk11: 6864a 138264i bk12: 6304a 130913i bk13: 6592a 109062i bk14: 6416a 94137i bk15: 6624a 55403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=233227 n_nop=112847 n_act=5444 n_pre=5428 n_req=6848 n_rd=109504 n_write=4 bw_util=0.9391
n_activity=225389 dram_eff=0.9717
bk0: 6656a 163065i bk1: 6880a 154928i bk2: 6528a 148249i bk3: 6672a 131553i bk4: 6832a 114985i bk5: 6992a 95885i bk6: 6880a 82218i bk7: 6800a 31382i bk8: 7136a 160583i bk9: 7248a 145858i bk10: 6880a 131510i bk11: 7072a 129025i bk12: 6640a 120687i bk13: 6864a 100601i bk14: 6672a 83837i bk15: 6752a 28148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 3303, Miss_rate = 0.600, Pending_hits = 1479, Reservation_fails = 1128
L2_cache_bank[1]: Access = 5524, Miss = 3378, Miss_rate = 0.612, Pending_hits = 1404, Reservation_fails = 57550
L2_cache_bank[2]: Access = 5492, Miss = 3376, Miss_rate = 0.615, Pending_hits = 1476, Reservation_fails = 285
L2_cache_bank[3]: Access = 5524, Miss = 3452, Miss_rate = 0.625, Pending_hits = 1397, Reservation_fails = 30301
L2_cache_bank[4]: Access = 5492, Miss = 3369, Miss_rate = 0.613, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[5]: Access = 5462, Miss = 3311, Miss_rate = 0.606, Pending_hits = 1493, Reservation_fails = 47743
L2_cache_bank[6]: Access = 5477, Miss = 3442, Miss_rate = 0.628, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[7]: Access = 5462, Miss = 3407, Miss_rate = 0.624, Pending_hits = 1518, Reservation_fails = 87682
L2_cache_bank[8]: Access = 5524, Miss = 3290, Miss_rate = 0.596, Pending_hits = 1332, Reservation_fails = 2600
L2_cache_bank[9]: Access = 5462, Miss = 3374, Miss_rate = 0.618, Pending_hits = 1283, Reservation_fails = 2983
L2_cache_bank[10]: Access = 5524, Miss = 3389, Miss_rate = 0.614, Pending_hits = 1465, Reservation_fails = 301
L2_cache_bank[11]: Access = 5462, Miss = 3455, Miss_rate = 0.633, Pending_hits = 1358, Reservation_fails = 26246
L2_total_cache_accesses = 65912
L2_total_cache_misses = 40546
L2_total_cache_miss_rate = 0.6152
L2_total_cache_pending_hits = 16875
L2_total_cache_reservation_fails = 256819
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254687
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1748
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 251
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.612

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2139
	minimum = 6
	maximum = 973
Network latency average = 9.55758
	minimum = 6
	maximum = 973
Slowest packet = 27955
Flit latency average = 7.47785
	minimum = 6
	maximum = 973
Slowest flit = 82958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0276327
	minimum = 0.0204089 (at node 0)
	maximum = 0.0312641 (at node 16)
Accepted packet rate average = 0.0276327
	minimum = 0.0204089 (at node 0)
	maximum = 0.0312641 (at node 16)
Injected flit rate average = 0.0827309
	minimum = 0.0204881 (at node 0)
	maximum = 0.15567 (at node 15)
Accepted flit rate average= 0.0827309
	minimum = 0.0309132 (at node 20)
	maximum = 0.145216 (at node 4)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2139 (1 samples)
	minimum = 6 (1 samples)
	maximum = 973 (1 samples)
Network latency average = 9.55758 (1 samples)
	minimum = 6 (1 samples)
	maximum = 973 (1 samples)
Flit latency average = 7.47785 (1 samples)
	minimum = 6 (1 samples)
	maximum = 973 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0276327 (1 samples)
	minimum = 0.0204089 (1 samples)
	maximum = 0.0312641 (1 samples)
Accepted packet rate average = 0.0276327 (1 samples)
	minimum = 0.0204089 (1 samples)
	maximum = 0.0312641 (1 samples)
Injected flit rate average = 0.0827309 (1 samples)
	minimum = 0.0204881 (1 samples)
	maximum = 0.15567 (1 samples)
Accepted flit rate average = 0.0827309 (1 samples)
	minimum = 0.0309132 (1 samples)
	maximum = 0.145216 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 235015 (inst/sec)
gpgpu_simulation_rate = 1698 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 103012.992188 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
