<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Oct 14 00:13:24 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2016WW42</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr16</sip_relver>
  <sip_relname>ALL_2016WW42_R1p0_PICr16</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
      <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/appstore/article/#/1405296387/main">1405296387: "FWD (PCR) IOSF SBE LTE (transparent bridge - endpoint)"</a>:
                This drop has the full transparent bridge feature capability in endpoint, where the agents can send/recieve packets with hierarchical headers. Please refer to the ECN for more information. This feature is enabled through the GLOBAL_EP parameter, by setting it to 1 and 0 disables the feature (legacy behaviour). 
         </dd>
         <dd>                  
            2. <a href="https://hsdes.intel.com/appstore/article/#/1304551661/main">1304551661: "FWD readaccess_bounds_check assertion false failure"</a>:
                Fixed the assertion, instead of the users having to turn it off for a few clocks after reset and the assert it again.
         </dd>
         <dd>  
            3. <a href="https://hsdes.intel.com/appstore/article/#/1404667655/main">1404667655: "SBendpoint IP IOSF_Sideband_Endpoint_ALL_2015WW47_R1p0_PICr10 missing default case"</a>:
                Added the default cases for unique case statements.
         </dd>
         <dd>  
            4. <a href="https://hsdes.intel.com/appstore/article/#/1404873784/main">1404873784: "FWD (PCR) Sideband SBE input flop feature improvement"</a>:
                All the inputs to the endpoint are now internally flopped when the PIPEINPS parameter is set. 
         </dd>
         <dd>  
            5. <a href="https://hsdes.intel.com/appstore/article/#/1405330344/main">1405330344: "CDC violation on jta_clkgate_ovrd"</a>:
                jta_clkgate_ovrd is a stable signal which was syncd to side clock before being consumed by the endpoint. It is also used to control internal agent clock and had to be resync'd to agent clock for async endpoints.
         </dd>
         <dd>  
            6. <a href="https://hsdes.intel.com/appstore/article/#/1405340866/main">1405340866: "New violations found in SB EP after updating Lintra version to 15.3p33_shOpt64"</a>:
                Addressed Lintra errors "2218" for the new rule version and tool updates.
         </dd>
         <dd>  
            7. <a href="https://hsdes.intel.com/appstore/article/#/1405204709/main">1405204709: "when ISM_COMPLETION_FENCING is set, it should also reflect that to EXPECTED_COMPLETIONS_COUNTER parameter"</a>:
                Added an assertion to check that the EXPECTED_COMPLETIONS_COUNTER defaults to ISM_COMPLETION_FENCING.
         </dd>  
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
         <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
      <h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt> 
   <h1>Special Instructions:</h1>
      <ul>
         <li>This SBE release uses the "IOSF_SVC_2016WW42"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=1&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=1&showlatest=0</a></li>
      </ul>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
<![CDATA[]]>  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
