Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Nov 24 12:54:56 2019
| Host         : dimple-Inspiron-3543 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ahirInst/write_mem_Pipe/DeepFifo.notShiftReg.queue/queue_size_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ahirInst/write_mem_Pipe/DeepFifo.notShiftReg.queue/queue_size_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ahirInst/write_mem_Pipe/DeepFifo.notShiftReg.queue/queue_size_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uartInst/baseInst/ur/newRxData_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uartInst/bridgeInst/rx_fsm_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                26177        0.051        0.000                      0                26177        3.950        0.000                       0                  9859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.200        0.000                      0                26113        0.051        0.000                      0                26113        3.950        0.000                       0                  9859  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.755        0.000                      0                   64        0.805        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 0.341ns (3.621%)  route 9.077ns (96.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.077    13.594    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/AR[0]
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.263    13.990    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[10]/C
                         clock pessimism              0.153    14.143    
                         clock uncertainty           -0.035    14.108    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.314    13.794    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 0.341ns (3.621%)  route 9.077ns (96.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.077    13.594    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/AR[0]
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.263    13.990    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[18]/C
                         clock pessimism              0.153    14.143    
                         clock uncertainty           -0.035    14.108    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.314    13.794    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[18]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 0.341ns (3.621%)  route 9.077ns (96.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 13.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.077    13.594    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/AR[0]
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.263    13.990    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                         clock pessimism              0.153    14.143    
                         clock uncertainty           -0.035    14.108    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.314    13.794    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         13.794    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 0.341ns (3.626%)  route 9.064ns (96.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 13.985 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.064    13.581    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.258    13.985    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]/C
                         clock pessimism              0.153    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.314    13.789    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.789    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 0.341ns (3.626%)  route 9.064ns (96.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 13.985 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.064    13.581    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.258    13.985    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]/C
                         clock pessimism              0.153    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.314    13.789    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.789    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 0.341ns (3.626%)  route 9.064ns (96.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 13.985 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.064    13.581    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.258    13.985    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][16]/C
                         clock pessimism              0.153    14.138    
                         clock uncertainty           -0.035    14.103    
    SLICE_X9Y120         FDRE (Setup_fdre_C_R)       -0.314    13.789    ahirInst/accessreg_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][16]
  -------------------------------------------------------------------
                         required time                         13.789    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.341ns (3.648%)  route 9.008ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.008    13.525    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.262    13.989    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]/C
                         clock pessimism              0.153    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.373    13.734    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.341ns (3.648%)  route 9.008ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.008    13.525    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.262    13.989    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]/C
                         clock pessimism              0.153    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.373    13.734    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.341ns (3.648%)  route 9.008ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.008    13.525    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.262    13.989    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]/C
                         clock pessimism              0.153    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.373    13.734    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][50]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.341ns (3.648%)  route 9.008ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 r  btnC_synched_reg/Q
                         net (fo=8415, routed)        9.008    13.525    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/AR[0]
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][50]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.262    13.989    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][50]/C
                         clock pessimism              0.153    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.373    13.734    ahirInst/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][50]
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.422%)  route 0.163ns (53.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.643     1.527    ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[57]/Q
                         net (fo=1, routed)           0.163     1.830    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[31]_0[31]
    SLICE_X37Y99         FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.830     1.958    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.070     1.779    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.418ns (81.655%)  route 0.094ns (18.345%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.565     1.448    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/Q
                         net (fo=2, routed)           0.093     1.705    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Q[21]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4/O
                         net (fo=1, routed)           0.000     1.750    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.905 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[24]
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.922     2.050    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.422%)  route 0.163ns (53.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.643     1.527    ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  ahirInst/try_instance/data_path.sll_i_call_group_11.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]/Q
                         net (fo=1, routed)           0.163     1.830    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[31]_0[18]
    SLICE_X37Y99         FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.830     1.958    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[34]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.066     1.775    ahirInst/sll_i_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.429ns (82.041%)  route 0.094ns (17.959%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.565     1.448    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/Q
                         net (fo=2, routed)           0.093     1.705    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Q[21]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4/O
                         net (fo=1, routed)           0.000     1.750    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.905 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[26]
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.922     2.050    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.270ns (68.834%)  route 0.122ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.647     1.531    ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[20]/Q
                         net (fo=2, routed)           0.122     1.794    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/noBypass.read_data_reg[31][20]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.923 r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.923    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[21]
    SLICE_X14Y99         FDRE                                         r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.834     1.962    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.134     1.847    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ahirInst/try_instance/data_path.add_call_group_9.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.459%)  route 0.140ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.647     1.531    ahirInst/try_instance/data_path.add_call_group_9.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  ahirInst/try_instance/data_path.add_call_group_9.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.148     1.679 r  ahirInst/try_instance/data_path.add_call_group_9.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[70]/Q
                         net (fo=1, routed)           0.140     1.818    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[31]_0[70]
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.834     1.962    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.023     1.736    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.Wgen[0].queue_array_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.060%)  route 0.246ns (56.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.551     1.434    ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.Wgen[0].queue_array_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.Wgen[0].queue_array_reg[0][18]/Q
                         net (fo=1, routed)           0.121     1.696    ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/FSM_onehot_fsm_state[2]_i_21__2_0[17]
    SLICE_X8Y75          LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/srr/qDGt1.NTB.rdpReg/mem_array_reg_i_39__0/O
                         net (fo=1, routed)           0.125     1.866    ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/write_data[17]
    RAMB18_X0Y30         RAMB18E1                                     r  ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.857     1.985    ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.498     1.487    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     1.783    ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.471ns (82.198%)  route 0.102ns (17.802%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.565     1.448    ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[13]/Q
                         net (fo=2, routed)           0.101     1.691    ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/Q[13]
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.736 r  ahirInst/sub_instance/in_buffer/ShallowCase.ulReg/x_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.736    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/noBypass.read_data_reg[15][1]
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.888 r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.888    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.928 r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.928    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__3_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.968 r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.968    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__4_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.021 r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/comb_block/x_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.021    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[24]
    SLICE_X14Y100        FDRE                                         r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.921     2.049    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y100        FDRE                                         r  ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    ahirInst/sub_instance/data_path.ApIntSub_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.454ns (82.860%)  route 0.094ns (17.140%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.565     1.448    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/Q
                         net (fo=2, routed)           0.093     1.705    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Q[21]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4/O
                         net (fo=1, routed)           0.000     1.750    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.905 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[25]
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.922     2.050    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[25]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.454ns (82.860%)  route 0.094ns (17.140%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.565     1.448    ahirInst/add_instance/in_buffer/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ahirInst/add_instance/in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[21]/Q
                         net (fo=2, routed)           0.093     1.705    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Q[21]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.750 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4/O
                         net (fo=1, routed)           0.000     1.750    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data[23]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.905 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[23]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/noBypass.read_data_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/D[27]
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.922     2.050    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[27]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.906    ahirInst/add_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y30   ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y30   ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y44   ahirInst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y44   ahirInst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y69   ahirInst/LEDS_Signal/nonVolatileGen.read_data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y68   ahirInst/LEDS_Signal/nonVolatileGen.read_data_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y69   ahirInst/LEDS_Signal/nonVolatileGen.read_data_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y69   ahirInst/LEDS_Signal/nonVolatileGen.read_data_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y69   ahirInst/LEDS_Signal/nonVolatileGen.read_data_reg_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X30Y107  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X38Y106  ahirInst/MemorySpace_memory_space_3/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/bitCount_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.341ns (7.186%)  route 4.404ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.404     8.921    uartInst/baseInst/ur/AR[0]
    SLICE_X48Y54         FDCE                                         f  uartInst/baseInst/ur/bitCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.125    13.852    uartInst/baseInst/ur/CLK
    SLICE_X48Y54         FDCE                                         r  uartInst/baseInst/ur/bitCount_reg[0]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X48Y54         FDCE (Recov_fdce_C_CLR)     -0.293    13.677    uartInst/baseInst/ur/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/bitCount_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.341ns (7.186%)  route 4.404ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.404     8.921    uartInst/baseInst/ur/AR[0]
    SLICE_X48Y54         FDCE                                         f  uartInst/baseInst/ur/bitCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.125    13.852    uartInst/baseInst/ur/CLK
    SLICE_X48Y54         FDCE                                         r  uartInst/baseInst/ur/bitCount_reg[1]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X48Y54         FDCE (Recov_fdce_C_CLR)     -0.293    13.677    uartInst/baseInst/ur/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/bitCount_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.341ns (7.186%)  route 4.404ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.404     8.921    uartInst/baseInst/ur/AR[0]
    SLICE_X48Y54         FDCE                                         f  uartInst/baseInst/ur/bitCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.125    13.852    uartInst/baseInst/ur/CLK
    SLICE_X48Y54         FDCE                                         r  uartInst/baseInst/ur/bitCount_reg[2]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X48Y54         FDCE (Recov_fdce_C_CLR)     -0.293    13.677    uartInst/baseInst/ur/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/bitCount_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.341ns (7.186%)  route 4.404ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.404     8.921    uartInst/baseInst/ur/AR[0]
    SLICE_X48Y54         FDCE                                         f  uartInst/baseInst/ur/bitCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.125    13.852    uartInst/baseInst/ur/CLK
    SLICE_X48Y54         FDCE                                         r  uartInst/baseInst/ur/bitCount_reg[3]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X48Y54         FDCE (Recov_fdce_C_CLR)     -0.293    13.677    uartInst/baseInst/ur/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/rxBusy_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.341ns (7.191%)  route 4.401ns (92.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.401     8.918    uartInst/baseInst/ur/AR[0]
    SLICE_X49Y54         FDCE                                         f  uartInst/baseInst/ur/rxBusy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.125    13.852    uartInst/baseInst/ur/CLK
    SLICE_X49Y54         FDCE                                         r  uartInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.035    13.970    
    SLICE_X49Y54         FDCE (Recov_fdce_C_CLR)     -0.293    13.677    uartInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/inSync_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.341ns (7.691%)  route 4.093ns (92.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.093     8.610    uartInst/baseInst/ur/AR[0]
    SLICE_X41Y57         FDPE                                         f  uartInst/baseInst/ur/inSync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.122    13.849    uartInst/baseInst/ur/CLK
    SLICE_X41Y57         FDPE                                         r  uartInst/baseInst/ur/inSync_reg[0]/C
                         clock pessimism              0.153    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X41Y57         FDPE (Recov_fdpe_C_PRE)     -0.259    13.708    uartInst/baseInst/ur/inSync_reg[0]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/inSync_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.341ns (7.691%)  route 4.093ns (92.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.093     8.610    uartInst/baseInst/ur/AR[0]
    SLICE_X41Y57         FDPE                                         f  uartInst/baseInst/ur/inSync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.122    13.849    uartInst/baseInst/ur/CLK
    SLICE_X41Y57         FDPE                                         r  uartInst/baseInst/ur/inSync_reg[1]/C
                         clock pessimism              0.153    14.002    
                         clock uncertainty           -0.035    13.967    
    SLICE_X41Y57         FDPE (Recov_fdpe_C_PRE)     -0.259    13.708    uartInst/baseInst/ur/inSync_reg[1]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/count16_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.341ns (7.814%)  route 4.023ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.023     8.540    uartInst/baseInst/ur/AR[0]
    SLICE_X44Y55         FDCE                                         f  uartInst/baseInst/ur/count16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.123    13.850    uartInst/baseInst/ur/CLK
    SLICE_X44Y55         FDCE                                         r  uartInst/baseInst/ur/count16_reg[1]/C
                         clock pessimism              0.153    14.003    
                         clock uncertainty           -0.035    13.968    
    SLICE_X44Y55         FDCE (Recov_fdce_C_CLR)     -0.293    13.675    uartInst/baseInst/ur/count16_reg[1]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/count16_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.341ns (7.814%)  route 4.023ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.023     8.540    uartInst/baseInst/ur/AR[0]
    SLICE_X44Y55         FDCE                                         f  uartInst/baseInst/ur/count16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.123    13.850    uartInst/baseInst/ur/CLK
    SLICE_X44Y55         FDCE                                         r  uartInst/baseInst/ur/count16_reg[2]/C
                         clock pessimism              0.153    14.003    
                         clock uncertainty           -0.035    13.968    
    SLICE_X44Y55         FDCE (Recov_fdce_C_CLR)     -0.293    13.675    uartInst/baseInst/ur/count16_reg[2]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ur/count16_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.341ns (7.820%)  route 4.020ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.296     4.176    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.517 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        4.020     8.537    uartInst/baseInst/ur/AR[0]
    SLICE_X45Y55         FDCE                                         f  uartInst/baseInst/ur/count16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        1.123    13.850    uartInst/baseInst/ur/CLK
    SLICE_X45Y55         FDCE                                         r  uartInst/baseInst/ur/count16_reg[0]/C
                         clock pessimism              0.153    14.003    
                         clock uncertainty           -0.035    13.968    
    SLICE_X45Y55         FDCE (Recov_fdce_C_CLR)     -0.293    13.675    uartInst/baseInst/ur/count16_reg[0]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/count16_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        0.792     2.407    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y24         FDCE                                         f  uartInst/baseInst/ut/count16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.816     1.943    uartInst/baseInst/ut/CLK
    SLICE_X39Y24         FDCE                                         r  uartInst/baseInst/ut/count16_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    uartInst/baseInst/ut/count16_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/count16_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        0.792     2.407    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y24         FDCE                                         f  uartInst/baseInst/ut/count16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.816     1.943    uartInst/baseInst/ut/CLK
    SLICE_X39Y24         FDCE                                         r  uartInst/baseInst/ut/count16_reg[1]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    uartInst/baseInst/ut/count16_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/count16_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        0.792     2.407    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y24         FDCE                                         f  uartInst/baseInst/ut/count16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.816     1.943    uartInst/baseInst/ut/CLK
    SLICE_X39Y24         FDCE                                         r  uartInst/baseInst/ut/count16_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    uartInst/baseInst/ut/count16_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/count16_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        0.792     2.407    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y24         FDCE                                         f  uartInst/baseInst/ut/count16_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.816     1.943    uartInst/baseInst/ut/CLK
    SLICE_X39Y24         FDCE                                         r  uartInst/baseInst/ut/count16_reg[3]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    uartInst/baseInst/ut/count16_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/iTxBusy_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.141ns (11.589%)  route 1.076ns (88.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.076     2.691    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y31         FDCE                                         f  uartInst/baseInst/ut/iTxBusy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.823     1.950    uartInst/baseInst/ut/CLK
    SLICE_X39Y31         FDCE                                         r  uartInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    uartInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/serOut_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.141ns (11.176%)  route 1.121ns (88.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.121     2.736    uartInst/baseInst/ut/AR[0]
    SLICE_X38Y32         FDPE                                         f  uartInst/baseInst/ut/serOut_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.824     1.951    uartInst/baseInst/ut/CLK
    SLICE_X38Y32         FDPE                                         r  uartInst/baseInst/ut/serOut_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X38Y32         FDPE (Remov_fdpe_C_PRE)     -0.071     1.631    uartInst/baseInst/ut/serOut_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/bitCount_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.141ns (11.107%)  route 1.128ns (88.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.128     2.744    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y30         FDCE                                         f  uartInst/baseInst/ut/bitCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.822     1.949    uartInst/baseInst/ut/CLK
    SLICE_X39Y30         FDCE                                         r  uartInst/baseInst/ut/bitCount_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    uartInst/baseInst/ut/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/bitCount_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.141ns (11.107%)  route 1.128ns (88.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.128     2.744    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y30         FDCE                                         f  uartInst/baseInst/ut/bitCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.822     1.949    uartInst/baseInst/ut/CLK
    SLICE_X39Y30         FDCE                                         r  uartInst/baseInst/ut/bitCount_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    uartInst/baseInst/ut/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/bitCount_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.141ns (11.107%)  route 1.128ns (88.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.128     2.744    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y30         FDCE                                         f  uartInst/baseInst/ut/bitCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.822     1.949    uartInst/baseInst/ut/CLK
    SLICE_X39Y30         FDCE                                         r  uartInst/baseInst/ut/bitCount_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    uartInst/baseInst/ut/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 btnC_synched_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartInst/baseInst/ut/bitCount_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.141ns (11.107%)  route 1.128ns (88.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  btnC_synched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  btnC_synched_reg/Q
                         net (fo=8415, routed)        1.128     2.744    uartInst/baseInst/ut/AR[0]
    SLICE_X39Y30         FDCE                                         f  uartInst/baseInst/ut/bitCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9858, routed)        0.822     1.949    uartInst/baseInst/ut/CLK
    SLICE_X39Y30         FDCE                                         r  uartInst/baseInst/ut/bitCount_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    uartInst/baseInst/ut/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.135    





