Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Sat Dec 20 18:19:27 2025
| Host              : LAPTOP-STLBB71V running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xazu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.769        0.000                      0               153932        0.010        0.000                      0               153932        1.092        0.000                       0                 53367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 3.330}        6.660           150.156         
  clk_out2_design_1_clk_wiz_0_0    {0.000 1.665}        3.330           300.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                 5.865        0.000                      0                 4766        0.012        0.000                      0                 4766        3.500        0.000                       0                  1816  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          2.273        0.000                      0                98730        0.010        0.000                      0                98730        1.830        0.000                       0                 37746  
  clk_out2_design_1_clk_wiz_0_0          0.769        0.000                      0                47217        0.010        0.000                      0                47217        1.092        0.000                       0                 13804  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        3.385        0.000                      0                 1296        0.052        0.000                      0                 1296  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        3.751        0.000                      0                 1828        0.042        0.000                      0                 1828  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.644        0.000                      0                   96        0.187        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[96]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.308ns (10.132%)  route 2.732ns (89.868%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.274     4.210    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     4.357 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[96]_INST_0/O
                         net (fo=1, routed)           0.635     4.992    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[96]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[96]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[96])
                                                     -0.796    10.857    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[33]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.260ns (8.687%)  route 2.733ns (91.313%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.322     4.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y38          LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.357 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[33]_INST_0/O
                         net (fo=1, routed)           0.588     4.945    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[33]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[33])
                                                     -0.839    10.814    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[29]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.276ns (9.353%)  route 2.675ns (90.647%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.398     4.334    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.449 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[29]_INST_0/O
                         net (fo=1, routed)           0.454     4.903    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[29]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[29])
                                                     -0.848    10.805    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[8]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.340ns (11.748%)  route 2.554ns (88.252%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.296     4.232    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y38          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     4.411 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           0.435     4.846    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[8]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[8])
                                                     -0.866    10.787    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[91]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.338ns (11.240%)  route 2.669ns (88.760%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.233     4.169    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X6Y43          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.346 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[91]_INST_0/O
                         net (fo=1, routed)           0.613     4.959    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[91]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[91]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[91])
                                                     -0.731    10.922    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.224ns (7.609%)  route 2.720ns (92.391%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.396     4.332    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     4.395 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.501     4.896    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[0])
                                                     -0.780    10.873    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[4]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.339ns (11.480%)  route 2.614ns (88.520%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.355     4.291    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     4.469 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.436     4.905    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[4])
                                                     -0.771    10.882    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[40]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.200ns (7.010%)  route 2.653ns (92.990%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.274     4.210    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y38          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     4.249 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[40]_INST_0/O
                         net (fo=1, routed)           0.556     4.805    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[40]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[40])
                                                     -0.825    10.828    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[97]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.308ns (10.953%)  route 2.504ns (89.047%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.206     4.142    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y38          LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     4.289 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[97]_INST_0/O
                         net (fo=1, routed)           0.475     4.764    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[97]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[97]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[97])
                                                     -0.845    10.808    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[101]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.261ns (9.245%)  route 2.562ns (90.755%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.840ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.759ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.745     1.952    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y29          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.823     2.874    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_offset[3]
    SLICE_X8Y29          LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     2.936 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         1.189     4.125    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1_n_0
    SLICE_X7Y43          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.225 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[101]_INST_0/O
                         net (fo=1, routed)           0.550     4.775    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[101]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[101]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.500    11.667    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.160    11.827    
                         clock uncertainty           -0.174    11.653    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[101])
                                                     -0.800    10.853    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  6.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.072ns (43.373%)  route 0.094ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.554ns (routing 0.759ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.840ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.554     1.721    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X5Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     1.793 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.094     1.887    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X7Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.775     1.982    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -0.160     1.822    
    SLICE_X7Y14          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.069ns (26.953%)  route 0.187ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.548ns (routing 0.759ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.840ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.548     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y7           FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.784 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.187     1.971    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH4
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.815     2.022    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y7           RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/CLK
                         clock pessimism             -0.160     1.862    
    SLICE_X4Y7           RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.958    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y28  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.264ns (6.313%)  route 3.918ns (93.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 10.975 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.835ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.714     6.754    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_23d6213e_bufg_place_replica
    SLICE_X18Y122        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.922 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1/O
                         net (fo=28, routed)          1.204     8.126    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.878    10.975    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/m_axi_dpu_aclk
    SLICE_X12Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[16]/C
                         clock pessimism             -0.451    10.524    
                         clock uncertainty           -0.083    10.441    
    SLICE_X12Y134        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    10.399    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[16]
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.264ns (6.523%)  route 3.783ns (93.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 10.961 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.835ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.714     6.754    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_23d6213e_bufg_place_replica
    SLICE_X18Y122        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.922 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1/O
                         net (fo=28, routed)          1.069     7.991    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.864    10.961    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/m_axi_dpu_aclk
    SLICE_X14Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[15]/C
                         clock pessimism             -0.451    10.510    
                         clock uncertainty           -0.083    10.427    
    SLICE_X14Y134        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    10.384    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[15]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.264ns (6.825%)  route 3.604ns (93.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 10.936 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.714     6.754    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_23d6213e_bufg_place_replica
    SLICE_X18Y122        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.922 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1/O
                         net (fo=28, routed)          0.890     7.812    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1_n_0
    SLICE_X25Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.839    10.936    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/m_axi_dpu_aclk
    SLICE_X25Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[10]/C
                         clock pessimism             -0.451    10.485    
                         clock uncertainty           -0.083    10.402    
    SLICE_X25Y131        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    10.359    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[10]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.264ns (6.825%)  route 3.604ns (93.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 10.936 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.835ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.714     6.754    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_23d6213e_bufg_place_replica
    SLICE_X18Y122        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     6.922 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1/O
                         net (fo=28, routed)          0.890     7.812    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d[42]_i_1_n_0
    SLICE_X25Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.839    10.936    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/m_axi_dpu_aclk
    SLICE_X25Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[12]/C
                         clock pessimism             -0.451    10.485    
                         clock uncertainty           -0.083    10.402    
    SLICE_X25Y131        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    10.359    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_a88b4d77/u_5ad22c90/s_e020670d_reg[12]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_969d6e01_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_b9694f59.s_b3724c1b_reg[69]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.446ns (11.246%)  route 3.520ns (88.754%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 10.990 - 6.660 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.916ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.835ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.044     3.949    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/m_axi_dpu_aclk
    SLICE_X23Y114        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_969d6e01_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.046 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_969d6e01_reg[6]/Q
                         net (fo=72, routed)          2.176     6.222    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_969d6e01_reg[6]_1[1]
    SLICE_X34Y42         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     6.284 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/g_b9694f59.s_b3724c1b_reg[71]_srl3_i_18/O
                         net (fo=1, routed)           0.023     6.307    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_b9694f59.s_b3724c1b_reg[71]_srl3_i_2_0[0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.186     6.493 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_b9694f59.s_b3724c1b_reg[71]_srl3_i_7/CO[3]
                         net (fo=1, routed)           0.205     6.698    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_2ed09f72.s_657560c21
    SLICE_X34Y42         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     6.737 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_b9694f59.s_b3724c1b_reg[71]_srl3_i_2/O
                         net (fo=8, routed)           0.193     6.930    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_2ed09f72.s_657560c2
    SLICE_X34Y43         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     6.992 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_783288e8/g_ed01678f[8].g_d15b5517[0].u_2af085b0/g_b9694f59.s_b3724c1b_reg[69]_srl3_i_1/O
                         net (fo=1, routed)           0.923     7.915    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_327f7b0e[0].s_f96d3219_reg[0][69]__0_0
    SLICE_X34Y109        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_b9694f59.s_b3724c1b_reg[69]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.893    10.990    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/m_axi_dpu_aclk
    SLICE_X34Y109        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_b9694f59.s_b3724c1b_reg[69]_srl3/CLK
                         clock pessimism             -0.395    10.595    
                         clock uncertainty           -0.083    10.512    
    SLICE_X34Y109        SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.050    10.462    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_903a0edb/g_7eb892c0[0].u_0e04b446/g_b9694f59.s_b3724c1b_reg[69]_srl3
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.270ns (7.102%)  route 3.532ns (92.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 10.937 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.835ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 f  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.846     6.886    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_23d6213e_bufg_place_replica
    SLICE_X25Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.060 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/g_c37a4afb[1].s_fbf0c35d[1][10]_i_1__0/O
                         net (fo=65, routed)          0.686     7.746    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/g_c37a4afb[1].s_fbf0c35d_reg[1][10]_0[0]
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.840    10.937    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/m_axi_dpu_aclk
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[0]/C
                         clock pessimism             -0.451    10.486    
                         clock uncertainty           -0.083    10.403    
    SLICE_X22Y131        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    10.331    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[0]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.270ns (7.102%)  route 3.532ns (92.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 10.937 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.835ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 f  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.846     6.886    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_23d6213e_bufg_place_replica
    SLICE_X25Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.060 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/g_c37a4afb[1].s_fbf0c35d[1][10]_i_1__0/O
                         net (fo=65, routed)          0.686     7.746    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/g_c37a4afb[1].s_fbf0c35d_reg[1][10]_0[0]
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.840    10.937    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/m_axi_dpu_aclk
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[1]/C
                         clock pessimism             -0.451    10.486    
                         clock uncertainty           -0.083    10.403    
    SLICE_X22Y131        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    10.331    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[1]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.270ns (7.102%)  route 3.532ns (92.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 10.937 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.835ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 f  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.846     6.886    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_23d6213e_bufg_place_replica
    SLICE_X25Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.060 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/g_c37a4afb[1].s_fbf0c35d[1][10]_i_1__0/O
                         net (fo=65, routed)          0.686     7.746    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/g_c37a4afb[1].s_fbf0c35d_reg[1][10]_0[0]
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.840    10.937    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/m_axi_dpu_aclk
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[2]/C
                         clock pessimism             -0.451    10.486    
                         clock uncertainty           -0.083    10.403    
    SLICE_X22Y131        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    10.331    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[2]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.270ns (7.102%)  route 3.532ns (92.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 10.937 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.835ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 f  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.846     6.886    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_23d6213e_bufg_place_replica
    SLICE_X25Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.060 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/g_c37a4afb[1].s_fbf0c35d[1][10]_i_1__0/O
                         net (fo=65, routed)          0.686     7.746    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/g_c37a4afb[1].s_fbf0c35d_reg[1][10]_0[0]
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.840    10.937    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/m_axi_dpu_aclk
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[3]/C
                         clock pessimism             -0.451    10.486    
                         clock uncertainty           -0.083    10.403    
    SLICE_X22Y131        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    10.331    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[3]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.270ns (7.102%)  route 3.532ns (92.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 10.937 - 6.660 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.916ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.835ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.039     3.944    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/m_axi_dpu_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.040 f  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/s_23d6213e_reg_replica/Q
                         net (fo=124, routed)         2.846     6.886    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/s_23d6213e_bufg_place_replica
    SLICE_X25Y120        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.060 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_cdf44209/g_c37a4afb[1].s_fbf0c35d[1][10]_i_1__0/O
                         net (fo=65, routed)          0.686     7.746    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/g_c37a4afb[1].s_fbf0c35d_reg[1][10]_0[0]
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.840    10.937    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/m_axi_dpu_aclk
    SLICE_X22Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[4]/C
                         clock pessimism             -0.451    10.486    
                         clock uncertainty           -0.083    10.403    
    SLICE_X22Y131        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072    10.331    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_66bfbbde/s_0b9cd286_reg[4]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_4/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.070ns (31.390%)  route 0.153ns (68.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.145ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      1.854ns (routing 0.835ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.916ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.854     4.291    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/m_axi_dpu_aclk
    SLICE_X35Y78         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.361 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[88]/Q
                         net (fo=1, routed)           0.153     4.514    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_f6700735[88]
    RAMB36_X4Y15         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_4/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.240     4.145    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y15         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_4/CLKARDCLK
                         clock pessimism              0.388     4.533    
    RAMB36_X4Y15         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.029     4.504    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -4.504    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_d8fc272d[0].g_927028ff[5].s_d17db851_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      1.899ns (routing 0.835ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.916ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.899     4.336    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/m_axi_dpu_aclk
    SLICE_X32Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     4.406 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[5]/Q
                         net (fo=6, routed)           0.104     4.510    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_d8fc272d[1].g_927028ff[11].s_d17db851_reg[7]_1[45]
    SLICE_X30Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_d8fc272d[0].g_927028ff[5].s_d17db851_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.153     4.058    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/m_axi_dpu_aclk
    SLICE_X30Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_d8fc272d[0].g_927028ff[5].s_d17db851_reg[5]/C
                         clock pessimism              0.387     4.445    
    SLICE_X30Y127        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.500    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_d8fc272d[0].g_927028ff[5].s_d17db851_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.500    
                         arrival time                           4.510    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/g_3c025716.srl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Net Delay (Source):      1.865ns (routing 0.835ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.097ns (routing 0.916ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.865     4.302    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X33Y111        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.372 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[10]/Q
                         net (fo=1, routed)           0.085     4.457    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/g_3c025716.srl_reg[18]_0[10]
    SLICE_X34Y111        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/g_3c025716.srl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.097     4.002    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/m_axi_dpu_aclk
    SLICE_X34Y111        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/g_3c025716.srl_reg[10]/C
                         clock pessimism              0.391     4.393    
    SLICE_X34Y111        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     4.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[0].u_e360f283/g_0ca8f254[1].u_d80e0199/g_3c025716.srl_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.447    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.g_78d5a826[1].g_131294c4[3].s_61300540_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/g_1ac64068.g_cdae7993[3].g_1ac64068[1].s_cc05a741_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.070ns (44.304%)  route 0.088ns (55.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      1.891ns (routing 0.835ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.916ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.891     4.328    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/m_axi_dpu_aclk
    SLICE_X30Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.g_78d5a826[1].g_131294c4[3].s_61300540_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.398 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.g_78d5a826[1].g_131294c4[3].s_61300540_reg[0]/Q
                         net (fo=2, routed)           0.088     4.486    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/g_1ac64068.g_cdae7993[3].g_1ac64068[1].s_cc05a741_reg[13]_0[0]
    SLICE_X32Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/g_1ac64068.g_cdae7993[3].g_1ac64068[1].s_cc05a741_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.131     4.036    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/m_axi_dpu_aclk
    SLICE_X32Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/g_1ac64068.g_cdae7993[3].g_1ac64068[1].s_cc05a741_reg[0]/C
                         clock pessimism              0.387     4.423    
    SLICE_X32Y166        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     4.476    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_3fa3ce52/g_7c773f30.u_1563bdbe/g_1ac64068.g_cdae7993[3].g_1ac64068[1].s_cc05a741_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.069ns (26.038%)  route 0.196ns (73.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      1.877ns (routing 0.835ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.916ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.877     4.314    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/m_axi_dpu_aclk
    SLICE_X35Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.383 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[333]/Q
                         net (fo=1, routed)           0.196     4.579    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[11].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[7]_1[333]
    SLICE_X31Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.159     4.064    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/m_axi_dpu_aclk
    SLICE_X31Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[5]/C
                         clock pessimism              0.451     4.515    
    SLICE_X31Y120        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     4.569    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[5].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b21b666d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_5155bd5e_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.072ns (26.667%)  route 0.198ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.016ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      1.823ns (routing 0.835ns, distribution 0.988ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.916ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.823     4.260    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/m_axi_dpu_aclk
    SLICE_X3Y119         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b21b666d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.332 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b21b666d_reg[1]/Q
                         net (fo=1, routed)           0.198     4.530    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_b21b666d[1]
    SLICE_X3Y121         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_5155bd5e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.111     4.016    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/m_axi_dpu_aclk
    SLICE_X3Y121         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_5155bd5e_reg[1]/C
                         clock pessimism              0.451     4.467    
    SLICE_X3Y121         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     4.520    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_5a418044/s_5155bd5e_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.520    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[7].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.071ns (43.827%)  route 0.091ns (56.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      1.935ns (routing 0.835ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.916ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.935     4.372    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/m_axi_dpu_aclk
    SLICE_X40Y112        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     4.443 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/g_bbce4647.s_72f0c7e8_reg[159]/Q
                         net (fo=1, routed)           0.091     4.534    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[11].g_dc9f0f05[0].g_4e9340c4[3].s_a3dee52d_reg[7]_1[159]
    SLICE_X42Y112        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[7].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.174     4.079    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/m_axi_dpu_aclk
    SLICE_X42Y112        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[7].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[7]/C
                         clock pessimism              0.392     4.471    
    SLICE_X42Y112        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     4.524    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[7].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.524    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.070ns (32.258%)  route 0.147ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Net Delay (Source):      1.886ns (routing 0.835ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.916ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.886     4.323    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/m_axi_dpu_aclk
    SLICE_X8Y124         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.393 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_3f3a73b2/s_5d128a82_reg[150]/Q
                         net (fo=1, routed)           0.147     4.540    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/DIF0
    SLICE_X9Y125         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.150     4.055    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/WCLK
    SLICE_X9Y125         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/RAMF/CLK
                         clock pessimism              0.394     4.449    
    SLICE_X9Y125         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     4.530    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_d560d92f/u_9e282a61/u_44471062/s_97ec53c9_reg_0_31_140_153/RAMF
  -------------------------------------------------------------------
                         required time                         -4.530    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.070ns (35.897%)  route 0.125ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      1.897ns (routing 0.835ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.916ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.897     4.334    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/m_axi_dpu_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.404 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_d3a5542f/g_da2cd007[8].u_mux_data/g_f034eeaf[0].s_ee62bb9f_reg[64]/Q
                         net (fo=2, routed)           0.125     4.529    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_f6700735[64]
    RAMB36_X4Y11         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.259     4.164    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y11         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKARDCLK
                         clock pessimism              0.383     4.547    
    RAMB36_X4Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.029     4.518    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -4.518    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_7ca67316/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.069ns (36.316%)  route 0.121ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      1.905ns (routing 0.835ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.916ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.905     4.342    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_7ca67316/m_axi_dpu_aclk
    SLICE_X34Y155        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_7ca67316/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y155        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.411 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_7ca67316/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][32]/Q
                         net (fo=1, routed)           0.121     4.532    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_eeec1651[32]
    RAMB36_X3Y32         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.261     4.166    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/m_axi_dpu_aclk
    RAMB36_X3Y32         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/CLKBWRCLK
                         clock pessimism              0.384     4.550    
    RAMB36_X3Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.029     4.521    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0
  -------------------------------------------------------------------
                         required time                         -4.521    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.660       3.660      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.660       3.660      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         6.660       3.660      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         6.660       3.660      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.660       4.921      RAMB36_X3Y32  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.660       4.921      RAMB36_X3Y32  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.660       4.921      RAMB36_X3Y33  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.660       4.921      RAMB36_X3Y33  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_ac1cf2a1/u_01e974ac/u_44471062/s_97ec53c9_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.660       4.921      RAMB36_X0Y22  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.660       4.921      RAMB36_X0Y23  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[0].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         3.330       2.757      SLICE_X20Y87  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_2b299a04/u_5ef655be/u_44471062/s_97ec53c9_reg_0_31_42_55/RAMH_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.330       2.757      SLICE_X20Y92  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_2b299a04/u_5ef655be/u_44471062/s_97ec53c9_reg_0_31_56_69/RAMA/CLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.330       1.830      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.330       2.757      SLICE_X20Y87  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_2b299a04/u_5ef655be/u_44471062/s_97ec53c9_reg_0_31_42_55/RAMH_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.573         3.330       2.757      SLICE_X20Y87  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_b1905883/u_364afe40/u_2b299a04/u_5ef655be/u_44471062/s_97ec53c9_reg_0_31_42_55/RAMH_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[1].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.096ns (4.303%)  route 2.135ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 7.715 - 3.330 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.071ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.974ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.320     4.230    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y114        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.326 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/Q
                         net (fo=12, routed)          2.135     6.461    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e
    SLICE_X5Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[1].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.943     7.715    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[1].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.280    
                         clock uncertainty           -0.077     7.203    
    SLICE_X5Y155         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.230    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[1].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[3].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.096ns (4.336%)  route 2.118ns (95.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 7.708 - 3.330 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.071ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.974ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.320     4.230    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y114        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.326 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/Q
                         net (fo=12, routed)          2.118     6.444    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e
    SLICE_X4Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[3].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.936     7.708    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[3].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.273    
                         clock uncertainty           -0.077     7.196    
    SLICE_X4Y155         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.223    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[3].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[0].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.096ns (4.348%)  route 2.112ns (95.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 7.708 - 3.330 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.071ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.974ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.320     4.230    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y114        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.326 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e_reg/Q
                         net (fo=12, routed)          2.112     6.438    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].s_4395190e
    SLICE_X4Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[0].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.936     7.708    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X4Y155         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[0].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.273    
                         clock uncertainty           -0.077     7.196    
    SLICE_X4Y155         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.223    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[2].g_dc278c79[0].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[3].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.097ns (4.495%)  route 2.061ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 7.709 - 3.330 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.071ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.974ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.300     4.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.307 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/Q
                         net (fo=12, routed)          2.061     6.368    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e
    SLICE_X5Y154         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[3].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.937     7.709    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y154         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[3].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.274    
                         clock uncertainty           -0.077     7.197    
    SLICE_X5Y154         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.224    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[3].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[1].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.098ns (4.562%)  route 2.050ns (95.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 7.716 - 3.330 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.071ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.974ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.300     4.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.308 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/Q
                         net (fo=12, routed)          2.050     6.358    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e
    SLICE_X5Y160         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[1].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.944     7.716    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y160         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[1].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.281    
                         clock uncertainty           -0.077     7.204    
    SLICE_X5Y160         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.231    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[1].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[0].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.098ns (4.573%)  route 2.045ns (95.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 7.716 - 3.330 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.071ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.974ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.300     4.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.308 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e_reg/Q
                         net (fo=12, routed)          2.045     6.353    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].s_4395190e
    SLICE_X5Y160         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[0].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.944     7.716    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y160         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[0].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.281    
                         clock uncertainty           -0.077     7.204    
    SLICE_X5Y160         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.231    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[0].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[0].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.097ns (4.663%)  route 1.983ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 7.725 - 3.330 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.071ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.974ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.300     4.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.307 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/Q
                         net (fo=12, routed)          1.983     6.290    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e
    SLICE_X5Y159         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[0].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.953     7.725    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[0].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.290    
                         clock uncertainty           -0.077     7.213    
    SLICE_X5Y159         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.240    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[0].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[1].s_f1a008cb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.097ns (4.672%)  route 1.979ns (95.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 7.725 - 3.330 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 1.071ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.974ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.300     4.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.307 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e_reg/Q
                         net (fo=12, routed)          1.979     6.286    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].s_4395190e
    SLICE_X5Y159         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[1].s_f1a008cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.953     7.725    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[1].s_f1a008cb_reg/C
                         clock pessimism             -0.435     7.290    
                         clock uncertainty           -0.077     7.213    
    SLICE_X5Y159         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     7.240    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[1].s_f1a008cb_reg
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_d560371d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.210ns (10.194%)  route 1.850ns (89.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 7.762 - 3.330 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.071ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.974ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.405     4.315    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X44Y124        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_d560371d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.411 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_d560371d_reg/Q
                         net (fo=144, routed)         1.768     6.179    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_d560371d
    SLICE_X19Y162        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     6.293 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d[0]_i_1/O
                         net (fo=1, routed)           0.082     6.375    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d[0]_i_1_n_0
    SLICE_X19Y162        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.990     7.762    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X19Y162        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d_reg[0]/C
                         clock pessimism             -0.374     7.387    
                         clock uncertainty           -0.077     7.311    
    SLICE_X19Y162        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.338    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_904afe3d_reg[0]
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_35bc2dc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_da9646bf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.330ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.330ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.095ns (4.882%)  route 1.851ns (95.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 7.747 - 3.330 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.071ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.974ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.369     4.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X45Y110        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_35bc2dc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     4.374 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_35bc2dc2_reg/Q
                         net (fo=674, routed)         1.851     6.225    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_35bc2dc2
    SLICE_X23Y153        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_da9646bf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.330     3.330 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     3.330 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     4.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.516 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     5.748    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.772 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.975     7.747    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X23Y153        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_da9646bf_reg[2]/C
                         clock pessimism             -0.435     7.312    
                         clock uncertainty           -0.077     7.235    
    SLICE_X23Y153        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     7.192    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_da9646bf_reg[2]
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[8].s_b9d1b381_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      1.166ns (routing 0.540ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.598ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.166     2.441    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X34Y68         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[8].s_b9d1b381_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.480 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[8].s_b9d1b381_reg[1]/Q
                         net (fo=1, routed)           0.056     2.536    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/Q[1]
    SLICE_X34Y67         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.865    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.328     2.212    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/dpu_2x_clk
    SLICE_X34Y67         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
                         clock pessimism              0.268     2.480    
    SLICE_X34Y67         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     2.526    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[4].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[4].s_41a181b4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      1.141ns (routing 0.540ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.598ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.141     2.416    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X28Y128        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[4].s_41a181b4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.455 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[0].g_dc278c79[4].s_41a181b4_reg[7]/Q
                         net (fo=1, routed)           0.059     2.514    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/Q[7]
    SLICE_X28Y127        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.865    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.304     2.188    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/dpu_2x_clk
    SLICE_X28Y127        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.270     2.458    
    SLICE_X28Y127        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.504    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.069ns (38.122%)  route 0.112ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    4.507ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      2.065ns (routing 0.974ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.318ns (routing 1.071ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.065     4.507    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X31Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     4.576 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[3].g_dc278c79[5].s_41a181b4_reg[2]/Q
                         net (fo=1, routed)           0.112     4.688    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/Q[2]
    SLICE_X31Y119        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.318     4.228    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/dpu_2x_clk
    SLICE_X31Y119        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[2].u_srl/CLK
                         clock pessimism              0.435     4.663    
    SLICE_X31Y119        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     4.677    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[2].u_srl
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].s_8a903bf5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.073ns (46.497%)  route 0.084ns (53.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      2.103ns (routing 0.974ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.071ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.103     4.545    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/dpu_2x_clk
    SLICE_X45Y109        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].s_8a903bf5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.618 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].s_8a903bf5_reg/Q
                         net (fo=1, routed)           0.084     4.702    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[7]_0[7]
    SLICE_X44Y109        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.355     4.265    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/dpu_2x_clk
    SLICE_X44Y109        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[7]/C
                         clock pessimism              0.373     4.638    
    SLICE_X44Y109        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.691    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[0].s_d3097133_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[4].s_41a181b4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      1.142ns (routing 0.540ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.598ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.142     2.417    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X28Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[4].s_41a181b4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.456 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[4].s_41a181b4_reg[7]/Q
                         net (fo=1, routed)           0.060     2.516    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/Q[7]
    SLICE_X28Y126        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.865    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.304     2.188    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/dpu_2x_clk
    SLICE_X28Y126        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.270     2.458    
    SLICE_X28Y126        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.504    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_9c0a1697[0].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[10].s_b9d1b381_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.071ns (33.023%)  route 0.144ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      2.032ns (routing 0.974ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.071ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.032     4.474    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X36Y94         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[10].s_b9d1b381_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.545 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[10].s_b9d1b381_reg[7]/Q
                         net (fo=1, routed)           0.144     4.689    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/Q[7]
    SLICE_X37Y99         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.342     4.252    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/dpu_2x_clk
    SLICE_X37Y99         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
                         clock pessimism              0.372     4.624    
    SLICE_X37Y99         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.053     4.677    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[4].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.689    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.070ns (39.548%)  route 0.107ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      2.021ns (routing 0.974ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.071ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.021     4.463    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/dpu_2x_clk
    SLICE_X31Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.533 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/Q
                         net (fo=1, routed)           0.107     4.640    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[7]_0[6]
    SLICE_X29Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.293     4.203    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/dpu_2x_clk
    SLICE_X29Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[6]/C
                         clock pessimism              0.372     4.575    
    SLICE_X29Y119        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     4.628    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.640    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[0].s_8a903bf5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.069ns (41.818%)  route 0.096ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Net Delay (Source):      2.142ns (routing 0.974ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.403ns (routing 1.071ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.142     4.584    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/dpu_2x_clk
    SLICE_X40Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[0].s_8a903bf5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     4.653 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_9c0a1697[1].g_5a5121e2[1].u_6dd462f0/g_bda38421.g_3a37b224[0].s_8a903bf5_reg/Q
                         net (fo=1, routed)           0.096     4.749    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[7]_0[0]
    SLICE_X42Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.403     4.313    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/dpu_2x_clk
    SLICE_X42Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[0]/C
                         clock pessimism              0.369     4.682    
    SLICE_X42Y125        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     4.737    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[1].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_d3097133_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.737    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_7383d0ec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      2.095ns (routing 0.974ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.071ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.095     4.537    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/dpu_2x_clk
    SLICE_X42Y115        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.607 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_9c0a1697[1].g_5a5121e2[0].u_6dd462f0/g_bda38421.g_3a37b224[6].s_8a903bf5_reg/Q
                         net (fo=1, routed)           0.113     4.720    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_7383d0ec_reg[7]_1[6]
    SLICE_X41Y115        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_7383d0ec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.371     4.281    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y115        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_7383d0ec_reg[6]/C
                         clock pessimism              0.373     4.654    
    SLICE_X41Y115        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     4.707    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[2].g_8487aac1[0].u_d31bf6a5/g_a6ae0805[1].s_7383d0ec_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_d9eef75b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      2.110ns (routing 0.974ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.385ns (routing 1.071ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.418    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.110     4.552    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/dpu_2x_clk
    SLICE_X42Y42         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_d9eef75b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.622 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_d9eef75b_reg[21]/Q
                         net (fo=1, routed)           0.109     4.731    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_d9eef75b_reg_n_0_[21]
    SLICE_X41Y41         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.385     4.295    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[21]/C
                         clock pessimism              0.368     4.663    
    SLICE_X41Y41         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     4.718    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.665 }
Period(ns):         3.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         3.330       1.831      BUFGCE_X0Y2    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         3.330       2.080      MMCM_X0Y0      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X14Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X14Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X14Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X14Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X14Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         3.330       2.184      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[5].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[6].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X39Y38   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[4].g_8487aac1[5].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X14Y61   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X14Y61   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[2].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[3].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[4].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[5].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[6].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X19Y105  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[2].g_8487aac1[1].g_8621e177[1].u_ds_wgt/g_bda38421.g_3a37b224[7].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X34Y25   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[0].u_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.665       1.092      SLICE_X34Y25   design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[3].g_8487aac1[3].g_8621e177[0].u_ds_wgt/g_bda38421.g_3a37b224[1].u_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.743ns (28.272%)  route 1.885ns (71.728%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 11.014 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.835ns, distribution 1.082ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.736 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.764    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][0]
    SLICE_X40Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.861 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.892    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.s_45a95a90[17]
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.917    11.014    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/C
                         clock pessimism             -0.565    10.449    
                         clock uncertainty           -0.199    10.250    
    SLICE_X40Y88         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.277    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.732ns (27.960%)  route 1.886ns (72.040%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 11.014 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.835ns, distribution 1.082ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.736 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.764    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][0]
    SLICE_X40Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     6.850 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.032     6.882    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.s_45a95a90[18]
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.917    11.014    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/C
                         clock pessimism             -0.565    10.449    
                         clock uncertainty           -0.199    10.250    
    SLICE_X40Y88         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    10.277    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.769ns (29.284%)  route 1.857ns (70.716%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.031 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.835ns, distribution 1.099ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.859 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.890    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[15]
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.934    11.031    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/C
                         clock pessimism             -0.565    10.466    
                         clock uncertainty           -0.199    10.267    
    SLICE_X40Y87         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.294    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.768ns (29.257%)  route 1.857ns (70.743%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.031 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.835ns, distribution 1.099ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     6.858 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.889    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[13]
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.934    11.031    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/C
                         clock pessimism             -0.565    10.466    
                         clock uncertainty           -0.199    10.267    
    SLICE_X40Y87         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.294    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.718ns (27.594%)  route 1.884ns (72.406%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 11.014 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.835ns, distribution 1.082ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.736 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.764    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][0]
    SLICE_X40Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.836 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.030     6.866    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.s_45a95a90[16]
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.917    11.014    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]/C
                         clock pessimism             -0.565    10.449    
                         clock uncertainty           -0.199    10.250    
    SLICE_X40Y88         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.277    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[16]
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.752ns (28.812%)  route 1.858ns (71.188%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.031 - 6.660 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 7.594 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.071ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.835ns, distribution 1.099ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.354     4.264    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.360 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[0].s_d7b1a57d_reg[18]/Q
                         net (fo=2, routed)           1.225     5.585    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[0]
    SLICE_X40Y86         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.724 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b0__5_0/O
                         net (fo=2, routed)           0.555     6.279    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_a6ae0805[0].s_d7b1a57d_reg[24]_0[0]
    SLICE_X40Y86         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.429 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__5__1/O
                         net (fo=1, routed)           0.018     6.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_491
    SLICE_X40Y86         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.685 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.713    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X40Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     6.842 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.032     6.874    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[14]
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.934    11.031    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]/C
                         clock pessimism             -0.565    10.466    
                         clock uncertainty           -0.199    10.267    
    SLICE_X40Y87         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.294    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[14]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.505ns (19.612%)  route 2.070ns (80.388%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 10.947 - 6.660 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 7.538 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 1.071ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.835ns, distribution 1.015ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.298     4.208    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/dpu_2x_clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.304 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=7, routed)           0.728     5.032    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[37]
    SLICE_X30Y68         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.180 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__14/O
                         net (fo=1, routed)           1.255     6.435    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_618
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     6.576 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.604    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.627 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.655    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][0]
    SLICE_X29Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.752 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.783    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_1
    SLICE_X29Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.850    10.947    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X29Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]/C
                         clock pessimism             -0.565    10.382    
                         clock uncertainty           -0.199    10.183    
    SLICE_X29Y70         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[17]
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.531ns (20.637%)  route 2.042ns (79.363%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 10.947 - 6.660 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 7.538 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 1.071ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.835ns, distribution 1.015ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.298     4.208    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/dpu_2x_clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.304 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=7, routed)           0.728     5.032    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[37]
    SLICE_X30Y68         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.180 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__14/O
                         net (fo=1, routed)           1.255     6.435    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_618
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     6.576 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.604    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.750 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.781    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[15]
    SLICE_X29Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.850    10.947    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]/C
                         clock pessimism             -0.565    10.382    
                         clock uncertainty           -0.199    10.183    
    SLICE_X29Y69         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.530ns (20.607%)  route 2.042ns (79.393%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 10.947 - 6.660 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 7.538 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 1.071ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.835ns, distribution 1.015ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.298     4.208    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/dpu_2x_clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.304 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=7, routed)           0.728     5.032    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[37]
    SLICE_X30Y68         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.180 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__14/O
                         net (fo=1, routed)           1.255     6.435    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_618
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     6.576 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.604    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     6.749 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.780    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[13]
    SLICE_X29Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.850    10.947    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/C
                         clock pessimism             -0.565    10.382    
                         clock uncertainty           -0.199    10.183    
    SLICE_X29Y69         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.660ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.494ns (19.259%)  route 2.071ns (80.741%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 10.947 - 6.660 ) 
    Source Clock Delay      (SCD):    4.208ns = ( 7.538 - 3.330 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 1.071ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.835ns, distribution 1.015ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.298     4.208    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/dpu_2x_clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.304 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[3].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[17]/Q
                         net (fo=7, routed)           0.728     5.032    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[37]
    SLICE_X30Y68         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.180 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g0_b1__14/O
                         net (fo=1, routed)           1.255     6.435    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_618
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.141     6.576 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.604    design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[7]_i_1_n_0
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.627 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.655    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][0]
    SLICE_X29Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     6.741 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.032     6.773    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_0
    SLICE_X29Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.073    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.097 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.850    10.947    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X29Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/C
                         clock pessimism             -0.565    10.382    
                         clock uncertainty           -0.199    10.183    
    SLICE_X29Y70         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    10.210    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[7].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  3.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.057ns (17.431%)  route 0.270ns (82.569%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.540ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.514ns, distribution 0.666ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.169     2.444    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X32Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.484 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/Q
                         net (fo=1, routed)           0.263     2.747    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac[14]
    SLICE_X21Y141        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.764 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.771    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]_i_1_n_9
    SLICE_X21Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.180     2.060    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/m_axi_dpu_aclk
    SLICE_X21Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[206]/C
                         clock pessimism              0.414     2.474    
                         clock uncertainty            0.199     2.673    
    SLICE_X21Y141        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.719    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[206]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.079ns (20.735%)  route 0.302ns (79.265%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.540ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.514ns, distribution 0.736ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.193     2.468    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/dpu_2x_clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/Q
                         net (fo=3, routed)           0.284     2.791    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[29]
    SLICE_X42Y61         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     2.813 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_13/O
                         net (fo=1, routed)           0.011     2.824    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_973
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     2.842 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.849    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[12]
    SLICE_X42Y61         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.250     2.130    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X42Y61         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]/C
                         clock pessimism              0.414     2.544    
                         clock uncertainty            0.199     2.743    
    SLICE_X42Y61         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.789    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_bffed40f_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.057ns (15.531%)  route 0.310ns (84.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.133ns (routing 0.540ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.514ns, distribution 0.662ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.133     2.408    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X20Y148        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_bffed40f_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y148        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.447 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_bffed40f_reg[4]/Q
                         net (fo=1, routed)           0.303     2.750    design_1_i/dpu_eu_0/inst/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_bffed40f[4]
    SLICE_X20Y145        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     2.768 r  design_1_i/dpu_eu_0/inst/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[311]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.775    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[311]_0[12]
    SLICE_X20Y145        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.176     2.056    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/m_axi_dpu_aclk
    SLICE_X20Y145        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[308]/C
                         clock pessimism              0.414     2.470    
                         clock uncertainty            0.199     2.669    
    SLICE_X20Y145        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.715    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[1].g_18eb457a[0].s_6ed46e48_reg[308]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.090ns (23.560%)  route 0.292ns (76.440%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.540ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.514ns, distribution 0.736ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.193     2.468    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/dpu_2x_clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[5].u_d31bf6a5/g_a6ae0805[0].s_cfe7de85_reg[29]/Q
                         net (fo=3, routed)           0.284     2.791    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[29]
    SLICE_X42Y61         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.022     2.813 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_5/O
                         net (fo=1, routed)           0.001     2.814    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_981
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.029     2.843 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.850    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[13]
    SLICE_X42Y61         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.250     2.130    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X42Y61         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]/C
                         clock pessimism              0.414     2.544    
                         clock uncertainty            0.199     2.743    
    SLICE_X42Y61         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.789    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[10].u_e360f283/g_0ca8f254[0].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.087ns (23.770%)  route 0.279ns (76.230%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.194ns (routing 0.540ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.514ns, distribution 0.721ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.194     2.469    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X44Y95         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.508 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[25]/Q
                         net (fo=3, routed)           0.272     2.780    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[25]
    SLICE_X42Y97         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     2.801 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_9/O
                         net (fo=1, routed)           0.000     2.801    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_1209
    SLICE_X42Y97         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.027     2.828 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.835    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[9]
    SLICE_X42Y97         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.235     2.115    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]/C
                         clock pessimism              0.414     2.529    
                         clock uncertainty            0.199     2.728    
    SLICE_X42Y97         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.774    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.066ns (19.643%)  route 0.270ns (80.357%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.540ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.514ns, distribution 0.666ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.169     2.444    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X32Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.484 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac_reg[14]/Q
                         net (fo=1, routed)           0.263     2.747    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_647f31ac[14]
    SLICE_X21Y141        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.026     2.773 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.780    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]_i_1_n_8
    SLICE_X21Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.180     2.060    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/m_axi_dpu_aclk
    SLICE_X21Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]/C
                         clock pessimism              0.414     2.474    
                         clock uncertainty            0.199     2.673    
    SLICE_X21Y141        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.719    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[0].g_18eb457a[0].s_6ed46e48_reg[207]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.081ns (22.011%)  route 0.287ns (77.989%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.540ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.514ns, distribution 0.721ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.193     2.468    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_cfe7de85_reg[28]/Q
                         net (fo=3, routed)           0.264     2.771    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/s_4297c69e[10]
    SLICE_X42Y97         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.793 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419[15]_i_14/O
                         net (fo=1, routed)           0.016     2.809    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814_n_1198
    SLICE_X42Y97         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.829 r  design_1_i/dpu_eu_0/inst/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.836    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[15]_0[11]
    SLICE_X42Y97         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.235     2.115    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X42Y97         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]/C
                         clock pessimism              0.414     2.529    
                         clock uncertainty            0.199     2.728    
    SLICE_X42Y97         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.774    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[2].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.074ns (20.219%)  route 0.292ns (79.781%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.187ns (routing 0.540ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.514ns, distribution 0.713ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.187     2.462    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/dpu_2x_clk
    SLICE_X42Y94         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.503 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[1].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_a6ae0805[1].s_d7b1a57d_reg[35]/Q
                         net (fo=2, routed)           0.271     2.774    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18][3]
    SLICE_X42Y92         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.788 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_49fc7f10[0].g_5ffa1962[5].g_8487aac1[1].u_d31bf6a5/g_e5941cc7.g_459f6c9e.s_b07ca419[18]_i_4__6/O
                         net (fo=1, routed)           0.014     2.802    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_0[0]
    SLICE_X42Y92         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.821 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.828    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.u_f4b95f45_n_0
    SLICE_X42Y92         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.227     2.107    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/m_axi_dpu_aclk
    SLICE_X42Y92         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]/C
                         clock pessimism              0.414     2.521    
                         clock uncertainty            0.199     2.720    
    SLICE_X42Y92         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.766    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_20c473c6/g_079847d0[3].u_e360f283/g_0ca8f254[2].u_f463c167/g_8480d2c1[0].u_c6f97e2d/g_e5941cc7.g_459f6c9e.s_b07ca419_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_bffed40f_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[342]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.056ns (14.286%)  route 0.336ns (85.714%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.540ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.514ns, distribution 0.754ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.203     2.478    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X42Y150        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_bffed40f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y150        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.517 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_bffed40f_reg[6]/Q
                         net (fo=1, routed)           0.329     2.846    design_1_i/dpu_eu_0/inst/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_bffed40f[6]
    SLICE_X41Y145        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.863 r  design_1_i/dpu_eu_0/inst/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[343]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.870    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[343]_0[14]
    SLICE_X41Y145        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[342]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.268     2.148    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/m_axi_dpu_aclk
    SLICE_X41Y145        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[342]/C
                         clock pessimism              0.414     2.562    
                         clock uncertainty            0.199     2.761    
    SLICE_X41Y145        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.807    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[3].g_18eb457a[0].s_6ed46e48_reg[342]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_647f31ac_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[275]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.057ns (15.405%)  route 0.313ns (84.595%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.137ns (routing 0.540ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.514ns, distribution 0.666ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.258    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.275 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.137     2.412    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X27Y135        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_647f31ac_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.452 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_647f31ac_reg[3]/Q
                         net (fo=1, routed)           0.306     2.758    design_1_i/dpu_eu_0/inst/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_647f31ac[3]
    SLICE_X25Y136        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.775 r  design_1_i/dpu_eu_0/inst/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[279]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.782    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[375]_0[3]
    SLICE_X25Y136        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.861    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.180     2.060    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/m_axi_dpu_aclk
    SLICE_X25Y136        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[275]/C
                         clock pessimism              0.414     2.474    
                         clock uncertainty            0.199     2.673    
    SLICE_X25Y136        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.719    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/g_16877c34[5].g_18eb457a[0].s_6ed46e48_reg[275]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_09d3dfc4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.243ns (9.003%)  route 2.456ns (90.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 7.837 - 3.330 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.075ns (routing 0.916ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.974ns, distribution 1.091ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.075     3.980    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/m_axi_dpu_aclk
    SLICE_X26Y140        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.076 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]_rep__2/Q
                         net (fo=29, routed)          1.930     6.006    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/g_38c701cc[1].g_d1c0d021.s_b2d5b1fb_reg[1][0]_rep__2_n_0
    SLICE_X29Y131        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     6.153 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_6adf13b2/s_09d3dfc4_i_1/O
                         net (fo=2, routed)           0.526     6.679    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_efc88b8f
    SLICE_X29Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_09d3dfc4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.065    11.167    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X29Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_09d3dfc4_reg/C
                         clock pessimism             -0.565    10.602    
                         clock uncertainty           -0.199    10.403    
    SLICE_X29Y132        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    10.430    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_09d3dfc4_reg
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.237ns (10.832%)  route 1.951ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 7.826 - 3.330 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.234ns (routing 0.916ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.974ns, distribution 1.080ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.234     4.139    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y23         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.237     4.376 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[5]
                         net (fo=1, routed)           1.951     6.327    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[137]
    SLICE_X37Y118        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.054    11.156    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[1]/C
                         clock pessimism             -0.565    10.591    
                         clock uncertainty           -0.199    10.392    
    SLICE_X37Y118        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.419    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[1]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.241ns (11.504%)  route 1.854ns (88.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 7.826 - 3.330 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.234ns (routing 0.916ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.974ns, distribution 1.080ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.234     4.139    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y23         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.241     4.380 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[1].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[9]
                         net (fo=1, routed)           1.854     6.234    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[141]
    SLICE_X37Y118        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.054    11.156    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X37Y118        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[5]/C
                         clock pessimism             -0.565    10.591    
                         clock uncertainty           -0.199    10.392    
    SLICE_X37Y118        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.419    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[1].g_dee3fc2f[5].s_b9d1b381_reg[5]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.239ns (11.608%)  route 1.820ns (88.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 7.854 - 3.330 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 0.916ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.974ns, distribution 1.108ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.298     4.203    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X3Y25         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.239     4.442 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[24]
                         net (fo=1, routed)           1.820     6.262    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[95]_0[24]
    SLICE_X35Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.082    11.184    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X35Y127        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[24]/C
                         clock pessimism             -0.565    10.619    
                         clock uncertainty           -0.199    10.420    
    SLICE_X35Y127        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.447    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[24]
  -------------------------------------------------------------------
                         required time                         10.447    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.243ns (11.716%)  route 1.831ns (88.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 7.869 - 3.330 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 0.916ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.097ns (routing 0.974ns, distribution 1.123ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.298     4.203    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y25         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     4.446 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[2]
                         net (fo=1, routed)           1.831     6.277    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[95]_0[38]
    SLICE_X36Y124        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.097    11.199    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X36Y124        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[38]/C
                         clock pessimism             -0.565    10.634    
                         clock uncertainty           -0.199    10.435    
    SLICE_X36Y124        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.462    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[38]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[8].s_b9d1b381_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.240ns (11.326%)  route 1.879ns (88.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 7.862 - 3.330 ) 
    Source Clock Delay      (SCD):    4.146ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.241ns (routing 0.916ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.974ns, distribution 1.116ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.241     4.146    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y21         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.240     4.386 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[2].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTPBDOUTP[1]
                         net (fo=1, routed)           1.879     6.265    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[261]
    SLICE_X39Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[8].s_b9d1b381_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.090    11.192    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X39Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[8].s_b9d1b381_reg[5]/C
                         clock pessimism             -0.565    10.627    
                         clock uncertainty           -0.199    10.428    
    SLICE_X39Y107        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.455    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[2].g_dee3fc2f[8].s_b9d1b381_reg[5]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.238ns (11.930%)  route 1.757ns (88.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 7.839 - 3.330 ) 
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.298ns (routing 0.916ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.974ns, distribution 1.093ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.298     4.203    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y25         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[21])
                                                      0.238     4.441 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[21]
                         net (fo=1, routed)           1.757     6.198    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[95]_0[57]
    SLICE_X32Y129        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.067    11.169    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X32Y129        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[57]/C
                         clock pessimism             -0.565    10.604    
                         clock uncertainty           -0.199    10.405    
    SLICE_X32Y129        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    10.432    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[57]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[10].s_b9d1b381_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.242ns (12.040%)  route 1.768ns (87.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 7.808 - 3.330 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.222ns (routing 0.916ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.974ns, distribution 1.062ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.222     4.127    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X3Y14         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.242     4.369 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_4/DOUTBDOUT[11]
                         net (fo=1, routed)           1.768     6.137    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[1139]
    SLICE_X35Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[10].s_b9d1b381_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.036    11.138    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[10].s_b9d1b381_reg[3]/C
                         clock pessimism             -0.565    10.573    
                         clock uncertainty           -0.199    10.374    
    SLICE_X35Y70         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.401    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[10].s_b9d1b381_reg[3]
  -------------------------------------------------------------------
                         required time                         10.401    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.242ns (12.284%)  route 1.728ns (87.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 7.826 - 3.330 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.259ns (routing 0.916ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.974ns, distribution 1.080ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.259     4.164    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y5          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[20])
                                                      0.242     4.406 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[20]
                         net (fo=1, routed)           1.728     6.134    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[596]
    SLICE_X35Y25         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.054    11.156    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y25         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[4]/C
                         clock pessimism             -0.565    10.591    
                         clock uncertainty           -0.199    10.392    
    SLICE_X35Y25         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.419    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[2].s_41a181b4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.660ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.096ns (4.774%)  route 1.915ns (95.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 7.723 - 3.330 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.090ns (routing 0.916ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.974ns, distribution 0.977ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.877    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.905 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       2.090     3.995    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/m_axi_dpu_aclk
    SLICE_X11Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.091 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_414854aa/u_9dd0eaf9/u_78302422/g_4aa610e4[2].g_dc9f0f05[0].g_4e9340c4[1].s_a3dee52d_reg[6]/Q
                         net (fo=1, routed)           1.915     6.006    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[2].s_41a181b4_reg[7]_0[6]
    SLICE_X11Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[2].s_41a181b4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.660     6.660 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     6.660 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     8.202    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     8.846 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     9.078    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.102 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.951    11.053    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X11Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[2].s_41a181b4_reg[6]/C
                         clock pessimism             -0.565    10.488    
                         clock uncertainty           -0.199    10.289    
    SLICE_X11Y146        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.316    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_c044aac5[1].g_dc278c79[2].s_41a181b4_reg[6]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  4.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[11].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.069ns (9.008%)  route 0.697ns (90.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.920ns (routing 0.835ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.071ns, distribution 1.281ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.920     4.357    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/m_axi_dpu_aclk
    SLICE_X35Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[11].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.426 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/inst_rd_pool_img/u_2d17d72e/g_4aa610e4[11].g_dc9f0f05[0].g_4e9340c4[0].s_a3dee52d_reg[3]/Q
                         net (fo=6, routed)           0.697     5.123    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[191]_0[91]
    SLICE_X31Y130        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.352     4.262    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X31Y130        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[91]/C
                         clock pessimism              0.565     4.827    
                         clock uncertainty            0.199     5.026    
    SLICE_X31Y130        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     5.081    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_9fc27cb5_reg[91]
  -------------------------------------------------------------------
                         required time                         -5.081    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[0].s_b9d1b381_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.506%)  route 0.552ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.293ns
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.983ns (routing 0.835ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.071ns, distribution 1.312ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.983     4.420    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.189     4.609 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[2]
                         net (fo=1, routed)           0.552     5.161    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[866]
    SLICE_X44Y26         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[0].s_b9d1b381_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.383     4.293    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X44Y26         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[0].s_b9d1b381_reg[2]/C
                         clock pessimism              0.565     4.858    
                         clock uncertainty            0.199     5.057    
    SLICE_X44Y26         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     5.112    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[0].s_b9d1b381_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.112    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.187ns (25.033%)  route 0.560ns (74.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.983ns (routing 0.835ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.071ns, distribution 1.317ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.983     4.420    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.187     4.607 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[8]
                         net (fo=1, routed)           0.560     5.167    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[872]
    SLICE_X44Y26         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.388     4.298    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X44Y26         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[0]/C
                         clock pessimism              0.565     4.863    
                         clock uncertainty            0.199     5.062    
    SLICE_X44Y26         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     5.117    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.187ns (24.735%)  route 0.569ns (75.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.893ns (routing 0.835ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.071ns, distribution 1.236ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.893     4.330    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X3Y21         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.187     4.517 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[12].u_9584b4f3/s_97ec53c9_reg_bram_4/DOUTBDOUT[6]
                         net (fo=1, routed)           0.569     5.086    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[95]_0[78]
    SLICE_X34Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.307     4.217    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/dpu_2x_clk
    SLICE_X34Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[78]/C
                         clock pessimism              0.565     4.782    
                         clock uncertainty            0.199     4.981    
    SLICE_X34Y107        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     5.036    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_7b807f58/u_71b55ade/u_8d3e84ab/u_b7e5fe23/s_99895f5d_reg[78]
  -------------------------------------------------------------------
                         required time                         -5.036    
                         arrival time                           5.086    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[7].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.219%)  route 0.582ns (75.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.918ns (routing 0.835ns, distribution 1.083ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.071ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.918     4.355    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X3Y11         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.186     4.541 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[11].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[24]
                         net (fo=1, routed)           0.582     5.123    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[1116]
    SLICE_X35Y56         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[7].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.343     4.253    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y56         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[7].s_b9d1b381_reg[4]/C
                         clock pessimism              0.565     4.818    
                         clock uncertainty            0.199     5.017    
    SLICE_X35Y56         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     5.070    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[11].g_dee3fc2f[7].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.070    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[7].s_b9d1b381_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.341%)  route 0.548ns (74.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.930ns (routing 0.835ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.319ns (routing 1.071ns, distribution 1.248ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.930     4.367    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y11         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[23])
                                                      0.186     4.553 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[8].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[23]
                         net (fo=1, routed)           0.548     5.101    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[827]
    SLICE_X36Y62         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[7].s_b9d1b381_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.319     4.229    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X36Y62         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[7].s_b9d1b381_reg[3]/C
                         clock pessimism              0.565     4.794    
                         clock uncertainty            0.199     4.993    
    SLICE_X36Y62         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     5.046    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[8].g_dee3fc2f[7].s_b9d1b381_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.046    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.184ns (24.084%)  route 0.580ns (75.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.983ns (routing 0.835ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.402ns (routing 1.071ns, distribution 1.331ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.983     4.420    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.184     4.604 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[9].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[12]
                         net (fo=1, routed)           0.580     5.184    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[876]
    SLICE_X44Y28         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.402     4.312    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X44Y28         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[4]/C
                         clock pessimism              0.565     4.877    
                         clock uncertainty            0.199     5.076    
    SLICE_X44Y28         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     5.129    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[9].g_dee3fc2f[1].s_b9d1b381_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.189ns (24.609%)  route 0.579ns (75.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.914ns (routing 0.835ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.071ns, distribution 1.265ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.914     4.351    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X4Y5          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.189     4.540 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[6].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTBDOUT[16]
                         net (fo=1, routed)           0.579     5.119    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[592]
    SLICE_X35Y25         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.336     4.246    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X35Y25         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[0]/C
                         clock pessimism              0.565     4.811    
                         clock uncertainty            0.199     5.010    
    SLICE_X35Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     5.063    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[6].g_dee3fc2f[2].s_b9d1b381_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.063    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.105%)  route 0.403ns (75.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.055ns (routing 0.462ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.598ns, distribution 0.660ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.880     0.880    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.110 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.255    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.272 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.055     2.327    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X2Y6          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.128     2.455 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[4].u_9584b4f3/s_97ec53c9_reg_bram_1/DOUTPBDOUTP[3]
                         net (fo=1, routed)           0.403     2.858    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[419]
    SLICE_X18Y37         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        0.991     0.991    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.696 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.865    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       1.258     2.142    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X18Y37         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[3]/C
                         clock pessimism              0.414     2.556    
                         clock uncertainty            0.199     2.755    
    SLICE_X18Y37         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.802    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[4].g_dee3fc2f[4].s_b9d1b381_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[6].s_b9d1b381_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.665ns period=3.330ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.184ns (23.865%)  route 0.587ns (76.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.896ns (routing 0.835ns, distribution 1.061ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.071ns, distribution 1.245ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.542     1.542    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.186 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.413    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.437 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=38054, routed)       1.896     4.333    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/m_axi_dpu_aclk
    RAMB36_X3Y7          RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.184     4.517 r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_8c2b1c25/u_1cb641d2/u_2ce7b192/g_f62de265[7].u_9584b4f3/s_97ec53c9_reg_bram_3/DOUTBDOUT[12]
                         net (fo=1, routed)           0.587     5.104    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/s_e445034b[720]
    SLICE_X32Y59         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[6].s_b9d1b381_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y56        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1817, routed)        1.727     1.727    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.621 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.882    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.910 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=14402, routed)       2.316     4.226    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/dpu_2x_clk
    SLICE_X32Y59         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[6].s_b9d1b381_reg[0]/C
                         clock pessimism              0.565     4.791    
                         clock uncertainty            0.199     4.990    
    SLICE_X32Y59         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     5.045    design_1_i/dpu_eu_0/inst/g_3d633d56.u_28c8b814/u_3bbc0fec/u_6fe6ff28/u_6276f4de/u_626a104e/g_a8778b33[7].g_dee3fc2f[6].s_b9d1b381_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.197ns (19.583%)  route 0.809ns (80.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.759ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.766     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y8           FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.070 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     2.269    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y8           LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.369 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     2.979    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y10          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.542    11.709    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y10          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.160    11.869    
                         clock uncertainty           -0.174    11.695    
    SLICE_X5Y10          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.072    11.623    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  8.644    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.197ns (19.622%)  route 0.807ns (80.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.759ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.766     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y8           FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.070 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     2.269    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y8           LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.369 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.608     2.977    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y10          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.542    11.709    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y10          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.160    11.869    
                         clock uncertainty           -0.174    11.695    
    SLICE_X5Y10          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.623    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.197ns (19.622%)  route 0.807ns (80.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.709 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.759ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.766     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y8           FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.070 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.199     2.269    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y8           LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.369 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.608     2.977    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y10          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.542    11.709    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y10          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.160    11.869    
                         clock uncertainty           -0.174    11.695    
    SLICE_X5Y10          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.623    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.246ns (27.672%)  route 0.643ns (72.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.759ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.454     2.864    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X5Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.546    11.713    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.160    11.873    
                         clock uncertainty           -0.174    11.699    
    SLICE_X5Y12          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.627    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.759ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.537    11.704    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.160    11.864    
                         clock uncertainty           -0.174    11.690    
    SLICE_X6Y12          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    11.618    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.759ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.537    11.704    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.160    11.864    
                         clock uncertainty           -0.174    11.690    
    SLICE_X6Y12          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.618    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.759ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.537    11.704    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.160    11.864    
                         clock uncertainty           -0.174    11.690    
    SLICE_X6Y12          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.618    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 11.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.759ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.541    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.160    11.868    
                         clock uncertainty           -0.174    11.694    
    SLICE_X6Y12          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.622    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 11.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.759ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.541    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.160    11.868    
                         clock uncertainty           -0.174    11.694    
    SLICE_X6Y12          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.622    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.246ns (28.146%)  route 0.628ns (71.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 11.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.840ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.759ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.768     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.189     2.262    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.439     2.849    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X6Y12          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.541    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y12          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.160    11.868    
                         clock uncertainty           -0.174    11.694    
    SLICE_X6Y12          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.622    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  8.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.486ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.186    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y14          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.022     1.160    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y14          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.141     1.019    
    SLICE_X9Y14          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.999    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.486ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.186    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y14          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.022     1.160    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y14          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.141     1.019    
    SLICE_X9Y14          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     0.999    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.486ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.186    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y14          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.022     1.160    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y14          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.141     1.019    
    SLICE_X9Y14          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.999    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.486ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.186    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y14          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.022     1.160    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y14          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.141     1.019    
    SLICE_X9Y14          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.999    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.486ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.230    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y14          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.028     1.166    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y14          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.106     1.060    
    SLICE_X6Y14          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.040    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.486ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.230    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y14          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.028     1.166    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y14          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.106     1.060    
    SLICE_X6Y14          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.040    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.486ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.230    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y14          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.028     1.166    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y14          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.106     1.060    
    SLICE_X6Y14          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.040    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.073ns (32.301%)  route 0.153ns (67.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.486ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.230    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y14          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.028     1.166    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y14          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.106     1.060    
    SLICE_X6Y14          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.040    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.073ns (30.290%)  route 0.168ns (69.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.486ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.245    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y13          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.024     1.162    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y13          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.106     1.056    
    SLICE_X6Y13          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.036    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.073ns (30.290%)  route 0.168ns (69.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.893ns (routing 0.430ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.486ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        0.893     1.004    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.042 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.034     1.076    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y14          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.111 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.134     1.245    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y13          FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=1817, routed)        1.024     1.162    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y13          FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.106     1.056    
    SLICE_X6Y13          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.036    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.209    





