Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jan 30 21:32:03 2018
| Host             : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_power_routed.rpt -pb design_1_power_summary_routed.pb -rpx design_1_power_routed.rpx
| Design           : design_1
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.657        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.519        |
| Device Static (W)        | 0.137        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      407 |       --- |             --- |
|   LUT as Logic |    <0.001 |       97 |     53200 |            0.18 |
|   Register     |    <0.001 |      132 |    106400 |            0.12 |
|   Others       |     0.000 |      145 |       --- |             --- |
|   CARRY4       |     0.000 |        3 |     13300 |            0.02 |
| Signals        |    <0.001 |      255 |       --- |             --- |
| Block RAM      |    <0.001 |      1.5 |       140 |            1.07 |
| I/O            |    <0.001 |       22 |       125 |           17.60 |
| PS7            |     1.519 |        1 |       --- |             --- |
| Static Power   |     0.137 |          |           |                 |
| Total          |     1.657 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.001 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.747 |       0.717 |      0.030 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------+-----------------+
| Clock      | Domain                                           | Constraint (ns) |
+------------+--------------------------------------------------+-----------------+
| clk_fpga_0 | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            41.7 |
+------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| design_1                                     |     1.519 |
|   blk_mem_gen_0                              |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|   camera_receiver_0                          |    <0.001 |
|     inst                                     |    <0.001 |
|   camera_reg_0                               |    <0.001 |
|     inst                                     |    <0.001 |
|   processing_system7_0                       |     1.519 |
|     inst                                     |     1.519 |
|   rgb2gray_0                                 |    <0.001 |
|     inst                                     |    <0.001 |
|   sccb_0                                     |    <0.001 |
|     inst                                     |    <0.001 |
+----------------------------------------------+-----------+


