// Seed: 778446202
`define pp_2 0
`define pp_3 0
module module_0 (
    input  reg id_0,
    output reg id_1
);
  initial begin
    id_1 <= 1;
  end
  initial begin
    id_1 <= id_0;
  end
  assign id_1 = 1;
endmodule
