Analysis & Synthesis report for risc-v
Fri May  2 17:58:45 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated
 14. Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated
 15. Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated
 16. Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated
 17. Parameter Settings for User Entity Instance: register_file:register_file_i1|DIG_RegisterFile:DIG_RegisterFile_i0
 18. Parameter Settings for User Entity Instance: program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0
 19. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0
 20. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1
 21. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2
 22. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0
 23. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1
 24. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2
 25. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3
 26. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i4
 27. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i0
 28. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i1
 29. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2
 30. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i3
 31. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i4
 32. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i5
 33. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5
 34. Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7
 35. Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i4
 36. Parameter Settings for User Entity Instance: sign_extender:sign_extender_i5|DIG_BitExtender:DIG_BitExtender_i0
 37. Parameter Settings for User Entity Instance: adder:adder_i6|DIG_Add:DIG_Add_i0
 38. Parameter Settings for User Entity Instance: adder:adder_i7|DIG_Add:DIG_Add_i0
 39. Parameter Settings for User Entity Instance: sign_extender:sign_extender_i8|DIG_BitExtender:DIG_BitExtender_i0
 40. Parameter Settings for User Entity Instance: large_sign_extender:large_sign_extender_i9|DIG_BitExtender:DIG_BitExtender_i0
 41. Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i10
 42. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i11
 43. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0
 44. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strDataGen_inc:strDataGen_inc_i1|Mux_4x1_NBits:Mux_4x1_NBits_i0
 45. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0
 46. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i1
 47. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2
 48. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3
 49. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i4
 50. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i5
 51. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i6
 52. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7
 53. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8
 54. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9
 55. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_4x1_NBits:Mux_4x1_NBits_i0
 56. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i1
 57. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i2
 58. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i3
 59. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i4
 60. Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_4x1_NBits:Mux_4x1_NBits_i11
 61. Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i14
 62. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i15
 63. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i16
 64. Parameter Settings for User Entity Instance: sign_extender:sign_extender_i17|DIG_BitExtender:DIG_BitExtender_i0
 65. Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i18
 66. Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0
 67. Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0
 68. Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0
 69. Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0
 70. altsyncram Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "Mux_2x1_NBits:Mux_2x1_NBits_i18"
 72. Port Connectivity Checks: "Mux_2x1_NBits:Mux_2x1_NBits_i15"
 73. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_4x1_NBits:Mux_4x1_NBits_i11"
 74. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i4"
 75. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i3"
 76. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9"
 77. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8"
 78. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7"
 79. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3"
 80. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2"
 81. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0"
 82. Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0"
 83. Port Connectivity Checks: "Mux_4x1_NBits:Mux_4x1_NBits_i10"
 84. Port Connectivity Checks: "large_sign_extender:large_sign_extender_i9"
 85. Port Connectivity Checks: "sign_extender:sign_extender_i8"
 86. Port Connectivity Checks: "adder:adder_i6|DIG_Add:DIG_Add_i0"
 87. Port Connectivity Checks: "adder:adder_i6"
 88. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7"
 89. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1:Mux_8x1_i6"
 90. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5"
 91. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i0"
 92. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i4"
 93. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3"
 94. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2"
 95. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1"
 96. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0"
 97. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1"
 98. Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0"
 99. Port Connectivity Checks: "program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0"
100. Port Connectivity Checks: "program_counter:program_counter_i2"
101. Port Connectivity Checks: "Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0"
102. Port Connectivity Checks: "Instructions_rom:Instructions_rom_i0"
103. Post-Synthesis Netlist Statistics for Top Partition
104. Elapsed Time Per Partition
105. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May  2 17:58:45 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; risc-v                                          ;
; Top-level Entity Name              ; cpu                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,673                                           ;
;     Total combinational functions  ; 2,681                                           ;
;     Dedicated logic registers      ; 1,088                                           ;
; Total registers                    ; 1088                                            ;
; Total pins                         ; 34                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; cpu                ; risc-v             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; cpu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_g0d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/altsyncram_g0d1.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 3,673   ;
;                                             ;         ;
; Total combinational functions               ; 2681    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 2049    ;
;     -- 3 input functions                    ; 536     ;
;     -- <=2 input functions                  ; 96      ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2490    ;
;     -- arithmetic mode                      ; 191     ;
;                                             ;         ;
; Total registers                             ; 1088    ;
;     -- Dedicated logic registers            ; 1088    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 34      ;
; Total memory bits                           ; 8192    ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk_1hz ;
; Maximum fan-out                             ; 1088    ;
; Total fan-out                               ; 13675   ;
; Average fan-out                             ; 3.53    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name                     ; Library Name ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |cpu                                                                       ; 2681 (55)           ; 1088 (33)                 ; 8192        ; 0            ; 0       ; 0         ; 34   ; 0            ; |cpu                                                                                                                                                        ; cpu                             ; work         ;
;    |Instructions_rom:Instructions_rom_i0|                                  ; 120 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Instructions_rom:Instructions_rom_i0                                                                                                                   ; Instructions_rom                ; work         ;
;       |DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0| ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0                                                ; DIG_ROM_1024X32_Instructionsrom ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i11|                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_2x1_NBits:Mux_2x1_NBits_i11                                                                                                                        ; Mux_2x1_NBits                   ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i15|                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_2x1_NBits:Mux_2x1_NBits_i15                                                                                                                        ; Mux_2x1_NBits                   ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i16|                                       ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_2x1_NBits:Mux_2x1_NBits_i16                                                                                                                        ; Mux_2x1_NBits                   ; work         ;
;    |Mux_2x1_NBits:Mux_2x1_NBits_i18|                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_2x1_NBits:Mux_2x1_NBits_i18                                                                                                                        ; Mux_2x1_NBits                   ; work         ;
;    |Mux_4x1_NBits:Mux_4x1_NBits_i10|                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i10                                                                                                                        ; Mux_4x1_NBits                   ; work         ;
;    |Mux_4x1_NBits:Mux_4x1_NBits_i14|                                       ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i14                                                                                                                        ; Mux_4x1_NBits                   ; work         ;
;    |Mux_4x1_NBits:Mux_4x1_NBits_i4|                                        ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i4                                                                                                                         ; Mux_4x1_NBits                   ; work         ;
;    |adder:adder_i6|                                                        ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|adder:adder_i6                                                                                                                                         ; adder                           ; work         ;
;       |DIG_Add:DIG_Add_i0|                                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|adder:adder_i6|DIG_Add:DIG_Add_i0                                                                                                                      ; DIG_Add                         ; work         ;
;    |adder:adder_i7|                                                        ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|adder:adder_i7                                                                                                                                         ; adder                           ; work         ;
;       |DIG_Add:DIG_Add_i0|                                                 ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|adder:adder_i7|DIG_Add:DIG_Add_i0                                                                                                                      ; DIG_Add                         ; work         ;
;    |arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|                ; 598 (27)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3                                                                                                 ; arethmetic_and_logic_unit       ; work         ;
;       |CompSigned:CompSigned_i0|                                           ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0                                                                        ; CompSigned                      ; work         ;
;       |CompUnsigned:CompUnsigned_i1|                                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1                                                                    ; CompUnsigned                    ; work         ;
;       |DIG_Add:DIG_Add_i5|                                                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5                                                                              ; DIG_Add                         ; work         ;
;       |Mux_2x1_NBits:Mux_2x1_NBits_i2|                                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2                                                                  ; Mux_2x1_NBits                   ; work         ;
;       |Mux_8x1:Mux_8x1_i6|                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1:Mux_8x1_i6                                                                              ; Mux_8x1                         ; work         ;
;       |Mux_8x1_NBits:Mux_8x1_NBits_i7|                                     ; 173 (173)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7                                                                  ; Mux_8x1_NBits                   ; work         ;
;       |shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|   ; 131 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4                                ; shifter_logic_arithmetic_right  ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i1|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i1 ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2 ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i3|                                  ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i3 ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i4|                                  ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i4 ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i5|                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i5 ; Mux_2x1_NBits                   ; work         ;
;       |shifter_logical_left:shifter_logical_left_i3|                       ; 118 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3                                                    ; shifter_logical_left            ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i0|                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0                     ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i1|                                  ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1                     ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i2|                                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2                     ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i3|                                  ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3                     ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i4|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i4                     ; Mux_2x1_NBits                   ; work         ;
;    |control_unit:control_unit_i19|                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|control_unit:control_unit_i19                                                                                                                          ; control_unit                    ; work         ;
;    |data_ram:data_ram_i13|                                                 ; 145 (0)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13                                                                                                                                  ; data_ram                        ; work         ;
;       |RAM32Bit_gen0:RAM32Bit_gen0_i0|                                     ; 145 (0)             ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0                                                                                                   ; RAM32Bit_gen0                   ; work         ;
;          |DIG_Add:DIG_Add_i0|                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0                                                                                ; DIG_Add                         ; work         ;
;          |DIG_RAMDualPort:DIG_RAMDualPort_i3|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3                                                                ; DIG_RAMDualPort                 ; work         ;
;             |altsyncram:memory_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0                                        ; altsyncram                      ; work         ;
;                |altsyncram_g0d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated         ; altsyncram_g0d1                 ; work         ;
;          |DIG_RAMDualPort:DIG_RAMDualPort_i7|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7                                                                ; DIG_RAMDualPort                 ; work         ;
;             |altsyncram:memory_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0                                        ; altsyncram                      ; work         ;
;                |altsyncram_g0d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated         ; altsyncram_g0d1                 ; work         ;
;          |DIG_RAMDualPort:DIG_RAMDualPort_i8|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8                                                                ; DIG_RAMDualPort                 ; work         ;
;             |altsyncram:memory_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0                                        ; altsyncram                      ; work         ;
;                |altsyncram_g0d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated         ; altsyncram_g0d1                 ; work         ;
;          |DIG_RAMDualPort:DIG_RAMDualPort_i9|                              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9                                                                ; DIG_RAMDualPort                 ; work         ;
;             |altsyncram:memory_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0                                        ; altsyncram                      ; work         ;
;                |altsyncram_g0d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated         ; altsyncram_g0d1                 ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i4|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i4                                                                    ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i5|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i5                                                                    ; Mux_2x1_NBits                   ; work         ;
;          |Mux_2x1_NBits:Mux_2x1_NBits_i6|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i6                                                                    ; Mux_2x1_NBits                   ; work         ;
;          |Mux_4x1_NBits:Mux_4x1_NBits_i11|                                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_4x1_NBits:Mux_4x1_NBits_i11                                                                   ; Mux_4x1_NBits                   ; work         ;
;          |outDataGen_inc:outDataGen_inc_i10|                               ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10                                                                 ; outDataGen_inc                  ; work         ;
;             |Mux_2x1_NBits:Mux_2x1_NBits_i3|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i3                                  ; Mux_2x1_NBits                   ; work         ;
;             |Mux_2x1_NBits:Mux_2x1_NBits_i4|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i4                                  ; Mux_2x1_NBits                   ; work         ;
;             |Mux_4x1_NBits:Mux_4x1_NBits_i0|                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_4x1_NBits:Mux_4x1_NBits_i0                                  ; Mux_4x1_NBits                   ; work         ;
;          |strDataGen_inc:strDataGen_inc_i1|                                ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strDataGen_inc:strDataGen_inc_i1                                                                  ; strDataGen_inc                  ; work         ;
;             |Mux_4x1_NBits:Mux_4x1_NBits_i0|                               ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strDataGen_inc:strDataGen_inc_i1|Mux_4x1_NBits:Mux_4x1_NBits_i0                                   ; Mux_4x1_NBits                   ; work         ;
;          |strGen_inc:strGen_inc_i2|                                        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2                                                                          ; strGen_inc                      ; work         ;
;             |Mux_2x1_NBits:Mux_2x1_NBits_i2|                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2                                           ; Mux_2x1_NBits                   ; work         ;
;             |Mux_4x1_NBits:Mux_4x1_NBits_i0|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0                                           ; Mux_4x1_NBits                   ; work         ;
;    |program_counter:program_counter_i2|                                    ; 61 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|program_counter:program_counter_i2                                                                                                                     ; program_counter                 ; work         ;
;       |DIG_CounterPreset:DIG_CounterPreset_i0|                             ; 61 (61)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0                                                                              ; DIG_CounterPreset               ; work         ;
;    |register_file:register_file_i1|                                        ; 1372 (2)            ; 1024 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|register_file:register_file_i1                                                                                                                         ; register_file                   ; work         ;
;       |DIG_RegisterFile:DIG_RegisterFile_i0|                               ; 1370 (1370)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|register_file:register_file_i1|DIG_RegisterFile:DIG_RegisterFile_i0                                                                                    ; DIG_RegisterFile                ; work         ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------+----------------------------------------+
; program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0|count[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                              ;                                        ;
+------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1088  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                   ; Megafunction                                                                                         ; Type ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|D[0..7] ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|memory_rtl_0 ; RAM  ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|D[0..7] ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|memory_rtl_0 ; RAM  ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|D[0..7] ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|memory_rtl_0 ; RAM  ;
; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|D[0..7] ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|memory_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |cpu|program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0|count[31]                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i4|Mux20                                                                                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i4|Mux11                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i4|Mux31                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1|out[24]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2|out[2]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i3|out[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3|out[30]                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i14|Mux27                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i14|Mux22                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i14|Mux19                                                                                                                         ;
; 10:1               ; 30 bits   ; 180 LEs       ; 150 LEs              ; 30 LEs                 ; No         ; |cpu|arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7|Mux6                                                                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|Mux_4x1_NBits:Mux_4x1_NBits_i14|Mux11                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0|altsyncram_g0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:register_file_i1|DIG_RegisterFile:DIG_RegisterFile_i0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                          ;
; AddrBits       ; 5     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                ;
; maxValue       ; 0     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 16    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i4 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extender:sign_extender_i5|DIG_BitExtender:DIG_BitExtender_i0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; inputBits      ; 12    ; Signed Integer                                                                        ;
; outputBits     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_i6|DIG_Add:DIG_Add_i0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_i7|DIG_Add:DIG_Add_i0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extender:sign_extender_i8|DIG_BitExtender:DIG_BitExtender_i0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; inputBits      ; 12    ; Signed Integer                                                                        ;
; outputBits     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: large_sign_extender:large_sign_extender_i9|DIG_BitExtender:DIG_BitExtender_i0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; inputBits      ; 20    ; Signed Integer                                                                                    ;
; outputBits     ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i10 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i11 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strDataGen_inc:strDataGen_inc_i1|Mux_4x1_NBits:Mux_4x1_NBits_i0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                              ;
; AddrBits       ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                              ;
; AddrBits       ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                              ;
; AddrBits       ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Bits           ; 8     ; Signed Integer                                                                                              ;
; AddrBits       ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_4x1_NBits:Mux_4x1_NBits_i0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inputBits      ; 16    ; Signed Integer                                                                                                                                ;
; outputBits     ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inputBits      ; 8     ; Signed Integer                                                                                                                                ;
; outputBits     ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_4x1_NBits:Mux_4x1_NBits_i11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4x1_NBits:Mux_4x1_NBits_i14 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i15 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i16 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extender:sign_extender_i17|DIG_BitExtender:DIG_BitExtender_i0 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; inputBits      ; 12    ; Signed Integer                                                                         ;
; outputBits     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2x1_NBits:Mux_2x1_NBits_i18 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Bits           ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g0d1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g0d1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g0d1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g0d1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                               ;
; Entity Instance                           ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Mux_2x1_NBits:Mux_2x1_NBits_i18" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; in_1 ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Mux_2x1_NBits:Mux_2x1_NBits_i15" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; in_0[0] ; Input ; Info     ; Stuck at GND                   ;
; in_1[0] ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_4x1_NBits:Mux_4x1_NBits_i11" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; in_3 ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i4" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                          ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; in_0[31..8] ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|Mux_2x1_NBits:Mux_2x1_NBits_i3" ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                         ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_0[31..16] ; Input ; Info     ; Stuck at GND                                                                                                    ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_0 ; Input ; Info     ; Stuck at GND                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; in_0       ; Input ; Info     ; Stuck at VCC                                                                                             ;
; in_1[1..0] ; Input ; Info     ; Stuck at VCC                                                                                             ;
; in_1[3..2] ; Input ; Info     ; Stuck at GND                                                                                             ;
; in_2[3..1] ; Input ; Info     ; Stuck at GND                                                                                             ;
; in_2[0]    ; Input ; Info     ; Stuck at VCC                                                                                             ;
; in_3       ; Input ; Info     ; Stuck at GND                                                                                             ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0"                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a[7..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; a[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; c_i     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Mux_4x1_NBits:Mux_4x1_NBits_i10" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; in_0[0] ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "large_sign_extender:large_sign_extender_i9"                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; 32_bits[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sign_extender:sign_extender_i8"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; 32_bits[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:adder_i6|DIG_Add:DIG_Add_i0"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c_i  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:adder_i6" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; A[31..3] ; Input ; Info     ; Stuck at GND ;
; A[1..0]  ; Input ; Info     ; Stuck at GND ;
; A[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7" ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------+
; in_2[31..1] ; Input ; Info     ; Stuck at GND                                                                     ;
; in_3[31..1] ; Input ; Info     ; Stuck at GND                                                                     ;
+-------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1:Mux_8x1_i6" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; in_2 ; Input ; Info     ; Stuck at GND                                                                ;
; in_3 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5"                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_0 ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; in_1 ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; in_1[0] ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i3" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                        ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_1[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                        ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_1[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i1" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                        ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_1[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3|Mux_2x1_NBits:Mux_2x1_NBits_i0" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_1[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1"                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; >    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; =    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0"                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; >    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0"                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ovf  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:program_counter_i2" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; write ; Input ; Info     ; Stuck at VCC                        ;
+-------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; sel  ; Input ; Info     ; Stuck at VCC                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instructions_rom:Instructions_rom_i0"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; instr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 1088                        ;
;     CLR               ; 33                          ;
;     ENA               ; 1024                        ;
;     SCLR              ; 31                          ;
; cycloneiii_lcell_comb ; 2681                        ;
;     arith             ; 191                         ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 124                         ;
;     normal            ; 2490                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 412                         ;
;         4 data inputs ; 2049                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 25.00                       ;
; Average LUT depth     ; 19.31                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri May  2 17:58:25 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v -c risc-v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10456): Verilog HDL Declaration warning at cpu.v(988): "signed" is Verilog-2001 keyword File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 988
Info (12021): Found 29 design units, including 29 entities, in source file cpu.v
    Info (12023): Found entity 1: DIG_ROM_1024X32_Instructionsrom File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 5
    Info (12023): Found entity 2: Instructions_rom File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 67
    Info (12023): Found entity 3: DIG_RegisterFile File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 80
    Info (12023): Found entity 4: register_file File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 108
    Info (12023): Found entity 5: DIG_CounterPreset File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 137
    Info (12023): Found entity 6: program_counter File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 188
    Info (12023): Found entity 7: CompSigned File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 211
    Info (12023): Found entity 8: CompUnsigned File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 227
    Info (12023): Found entity 9: Mux_2x1_NBits File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 243
    Info (12023): Found entity 10: shifter_logical_left File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 263
    Info (12023): Found entity 11: shifter_logic_arithmetic_right File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 344
    Info (12023): Found entity 12: DIG_Add File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 442
    Info (12023): Found entity 13: Mux_8x1 File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 462
    Info (12023): Found entity 14: Mux_8x1_NBits File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 492
    Info (12023): Found entity 15: arethmetic_and_logic_unit File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 524
    Info (12023): Found entity 16: Mux_4x1_NBits File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 644
    Info (12023): Found entity 17: DIG_BitExtender File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 667
    Info (12023): Found entity 18: sign_extender File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 681
    Info (12023): Found entity 19: adder File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 696
    Info (12023): Found entity 20: large_sign_extender File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 712
    Info (12023): Found entity 21: shifter File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 727
    Info (12023): Found entity 22: strDataGen_inc File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 736
    Info (12023): Found entity 23: strGen_inc File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 786
    Info (12023): Found entity 24: DIG_RAMDualPort File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 857
    Info (12023): Found entity 25: outDataGen_inc File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 886
    Info (12023): Found entity 26: RAM32Bit_gen0 File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 980
    Info (12023): Found entity 27: data_ram File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1153
    Info (12023): Found entity 28: control_unit File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1181
    Info (12023): Found entity 29: cpu File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1228
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(1307): created implicit net for "clk" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1307
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "Instructions_rom" for hierarchy "Instructions_rom:Instructions_rom_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1312
Info (12128): Elaborating entity "DIG_ROM_1024X32_Instructionsrom" for hierarchy "Instructions_rom:Instructions_rom_i0|DIG_ROM_1024X32_Instructionsrom:DIG_ROM_1024X32_Instructionsrom_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 78
Warning (10030): Net "my_rom.data_a" at cpu.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 10
Warning (10030): Net "my_rom.waddr_a" at cpu.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 10
Warning (10030): Net "my_rom.we_a" at cpu.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 10
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file_i1" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1322
Info (12128): Elaborating entity "DIG_RegisterFile" for hierarchy "register_file:register_file_i1|DIG_RegisterFile:DIG_RegisterFile_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 134
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:program_counter_i2" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1329
Info (12128): Elaborating entity "DIG_CounterPreset" for hierarchy "program_counter:program_counter_i2|DIG_CounterPreset:DIG_CounterPreset_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 208
Info (12128): Elaborating entity "arethmetic_and_logic_unit" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1338
Info (12128): Elaborating entity "CompSigned" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompSigned:CompSigned_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 565
Info (12128): Elaborating entity "CompUnsigned" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|CompUnsigned:CompUnsigned_i1" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 574
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_2x1_NBits:Mux_2x1_NBits_i2" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 586
Info (12128): Elaborating entity "shifter_logical_left" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logical_left:shifter_logical_left_i3" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 598
Info (12128): Elaborating entity "shifter_logic_arithmetic_right" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 604
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|shifter_logic_arithmetic_right:shifter_logic_arithmetic_right_i4|Mux_2x1_NBits:Mux_2x1_NBits_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 385
Info (12128): Elaborating entity "DIG_Add" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|DIG_Add:DIG_Add_i5" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 614
Info (12128): Elaborating entity "Mux_8x1" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1:Mux_8x1_i6" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 626
Info (12128): Elaborating entity "Mux_8x1_NBits" for hierarchy "arethmetic_and_logic_unit:arethmetic_and_logic_unit_i3|Mux_8x1_NBits:Mux_8x1_NBits_i7" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 641
Info (12128): Elaborating entity "Mux_4x1_NBits" for hierarchy "Mux_4x1_NBits:Mux_4x1_NBits_i4" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1349
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:sign_extender_i5" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1354
Info (12128): Elaborating entity "DIG_BitExtender" for hierarchy "sign_extender:sign_extender_i5|DIG_BitExtender:DIG_BitExtender_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 693
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_i6" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1359
Info (12128): Elaborating entity "large_sign_extender" for hierarchy "large_sign_extender:large_sign_extender_i9" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1383
Info (12128): Elaborating entity "DIG_BitExtender" for hierarchy "large_sign_extender:large_sign_extender_i9|DIG_BitExtender:DIG_BitExtender_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 724
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter_i12" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1411
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:data_ram_i13" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1419
Info (12128): Elaborating entity "RAM32Bit_gen0" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1178
Info (12128): Elaborating entity "DIG_Add" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_Add:DIG_Add_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1030
Info (12128): Elaborating entity "strDataGen_inc" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strDataGen_inc:strDataGen_inc_i1" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1040
Info (12128): Elaborating entity "strGen_inc" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1049
Info (12128): Elaborating entity "Mux_4x1_NBits" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_4x1_NBits:Mux_4x1_NBits_i0" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 815
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|strGen_inc:strGen_inc_i2|Mux_2x1_NBits:Mux_2x1_NBits_i2" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 851
Info (12128): Elaborating entity "DIG_RAMDualPort" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1062
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|Mux_2x1_NBits:Mux_2x1_NBits_i4" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1071
Info (12128): Elaborating entity "outDataGen_inc" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1139
Info (12128): Elaborating entity "DIG_BitExtender" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i1" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 948
Info (12128): Elaborating entity "DIG_BitExtender" for hierarchy "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|outDataGen_inc:outDataGen_inc_i10|DIG_BitExtender:DIG_BitExtender_i2" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 956
Info (12128): Elaborating entity "Mux_2x1_NBits" for hierarchy "Mux_2x1_NBits:Mux_2x1_NBits_i18" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1464
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_i19" File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1475
Warning (10036): Verilog HDL or VHDL warning at cpu.v(1201): object "s8" assigned a value but never read File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 1201
Warning (276027): Inferred dual-clock RAM node "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "register_file:register_file_i1|DIG_RegisterFile:DIG_RegisterFile_i0|memory" is uninferred due to asynchronous read logic File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/cpu.v Line: 96
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File "C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/risc-v.ram0_DIG_ROM_1024X32_Instructionsrom_de80530d.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i8|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i9|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i3|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "data_ram:data_ram_i13|RAM32Bit_gen0:RAM32Bit_gen0_i0|DIG_RAMDualPort:DIG_RAMDualPort_i7|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0d1.tdf
    Info (12023): Found entity 1: altsyncram_g0d1 File: C:/Users/snakeAs/Desktop/RISC-V/FPGA/db/altsyncram_g0d1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3771 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3705 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4769 megabytes
    Info: Processing ended: Fri May  2 17:58:45 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


