{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:18:30 2014 " "Info: Processing started: Sat Feb 15 13:18:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit lab3 --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit lab3 --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"lab3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 827 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 828 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 829 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[0\] " "Info: Pin o_output\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[0] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1919 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[1\] " "Info: Pin o_output\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[1] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1975 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[2\] " "Info: Pin o_output\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[2] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1967 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[3\] " "Info: Pin o_output\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[3] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1959 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[4\] " "Info: Pin o_output\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[4] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1951 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[5\] " "Info: Pin o_output\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[5] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1943 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[6\] " "Info: Pin o_output\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[6] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1935 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_output\[7\] " "Info: Pin o_output\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_output[7] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1927 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clock " "Info: Pin i_clock not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_clock } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2063 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset " "Info: Pin i_reset not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_reset } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1991 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[7\] " "Info: Pin i_input\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[7] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1999 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[6\] " "Info: Pin i_input\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[6] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2007 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[5\] " "Info: Pin i_input\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[5] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2015 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[4\] " "Info: Pin i_input\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[4] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2023 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[3\] " "Info: Pin i_input\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[3] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2031 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[2\] " "Info: Pin i_input\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[2] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2039 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[1\] " "Info: Pin i_input\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[1] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2047 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_input\[0\] " "Info: Pin i_input\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_input[0] } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2055 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_valid " "Info: Pin i_valid not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_valid } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1983 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      i_clock " "Info:    1.000      i_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_clock } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2063 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node i_reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ix53066z52924 " "Info: Destination node ix53066z52924" {  } { { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 2185 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nx53066z2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 431 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_reset } } } { "lab3_logic.edf" "" { Text "P:/ece327/lab3/uw_tmp/lab3_logic.edf" 1991 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab3/uw_tmp/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y24 X54_Y36 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[0\] 0 " "Info: Pin \"o_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[1\] 0 " "Info: Pin \"o_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[2\] 0 " "Info: Pin \"o_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[3\] 0 " "Info: Pin \"o_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[4\] 0 " "Info: Pin \"o_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[5\] 0 " "Info: Pin \"o_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[6\] 0 " "Info: Pin \"o_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_output\[7\] 0 " "Info: Pin \"o_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/ece327/lab3/uw_tmp/lab3.fit.smsg " "Info: Generated suppressed messages file P:/ece327/lab3/uw_tmp/lab3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Info: Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:18:38 2014 " "Info: Processing ended: Sat Feb 15 13:18:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
