# Tiny Tapeout project information
project:
  title:        "PVTMonitorSuite"      # Project title
  author:       "Susumu Yamazaki"      # Your name
  discord:      "zacky1972"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "PVTMonitorSuite: A fully digital, modular suite for measuring gate delays, flip-flop timings, and clock skew under varying process, voltage, and temperature conditions."      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 340x160 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 3x4 or 4x4

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_zacky1972_PVTMonitorSuite"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.sv"
    - "inv_ring_osc.sv"
    - "nand2_ring_osc.sv"
    - "t_clkq_setup_measure.sv"
    - "t_skew_tt.sv"
    - "dice_dff.sv"
    - "dice_dff_t_clkq_setup_measure.sv"
    - "leap_dice_dff.sv"
    - "leap_dice_dff_t_clkq_setup_measure.sv"
    - "divide_by_16.sv"
    
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "enable_ring_osc"
  ui[1]: "measurement_clock"
  ui[2]: "reset_counter_n"
  ui[3]: "d_input"
  ui[4]: "target_clock"
  ui[5]: "select[0]"
  ui[6]: "select[1]"
  ui[7]: "select[2]"

  # Outputs
  uo[0]: "inv_ring_osc_signal"
  uo[1]: "nand2_ring_osc_signal"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "counter_output[0]"
  uio[1]: "counter_output[1]"
  uio[2]: "counter_output[2]"
  uio[3]: "counter_output[3]"
  uio[4]: "counter_output[4]"
  uio[5]: "counter_output[5]"
  uio[6]: "counter_output[6]"
  uio[7]: "counter_output[7]"

# Do not change!
yaml_version: 6
