// Seed: 401936946
module module_0;
  id_1(
      .id_0(),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(id_2),
      .id_4(id_2++ - (id_2)),
      .id_5(id_2),
      .id_6(id_2),
      .id_7(1),
      .id_8()
  );
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6
    , id_13,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri0 id_11
);
  supply0 id_14;
  always begin
    id_14 = id_2 - id_6;
  end
  module_0();
  assign id_7 = id_4;
endmodule
