{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545264250715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545264250731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 21:04:10 2018 " "Processing started: Wed Dec 19 21:04:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545264250731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264250731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_pipeline -c processador_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_pipeline -c processador_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264250731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545264252117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545264252117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 2 2 " "Found 2 design units, including 2 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264722 ""} { "Info" "ISGN_ENTITY_NAME" "2 somador1bit " "Found entity 2: somador1bit" {  } { { "somador.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/somador.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 9 9 " "Found 9 design units, including 9 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegBit " "Found entity 3: RegBit" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "6 andmore " "Found entity 6: andmore" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "7 dec5to32 " "Found entity 7: dec5to32" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux32to1 " "Found entity 8: mux32to1" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux32x32to32 " "Found entity 9: mux32x32to32" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545264264739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 somador.v(48) " "Verilog HDL Implicit Net warning at somador.v(48): created implicit net for \"c1\"" {  } { { "somador.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/somador.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 somador.v(49) " "Verilog HDL Implicit Net warning at somador.v(49): created implicit net for \"c2\"" {  } { { "somador.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/somador.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 somador.v(50) " "Verilog HDL Implicit Net warning at somador.v(50): created implicit net for \"c3\"" {  } { { "somador.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/somador.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 banco_registradores.v(177) " "Verilog HDL Implicit Net warning at banco_registradores.v(177): created implicit net for \"f1\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nota banco_registradores.v(183) " "Verilog HDL Implicit Net warning at banco_registradores.v(183): created implicit net for \"Nota\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notb banco_registradores.v(184) " "Verilog HDL Implicit Net warning at banco_registradores.v(184): created implicit net for \"Notb\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notc banco_registradores.v(185) " "Verilog HDL Implicit Net warning at banco_registradores.v(185): created implicit net for \"Notc\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notd banco_registradores.v(186) " "Verilog HDL Implicit Net warning at banco_registradores.v(186): created implicit net for \"Notd\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Note banco_registradores.v(187) " "Verilog HDL Implicit Net warning at banco_registradores.v(187): created implicit net for \"Note\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3 banco_registradores.v(266) " "Verilog HDL Implicit Net warning at banco_registradores.v(266): created implicit net for \"g3\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g4 banco_registradores.v(267) " "Verilog HDL Implicit Net warning at banco_registradores.v(267): created implicit net for \"g4\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g5 banco_registradores.v(268) " "Verilog HDL Implicit Net warning at banco_registradores.v(268): created implicit net for \"g5\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g6 banco_registradores.v(269) " "Verilog HDL Implicit Net warning at banco_registradores.v(269): created implicit net for \"g6\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g7 banco_registradores.v(270) " "Verilog HDL Implicit Net warning at banco_registradores.v(270): created implicit net for \"g7\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g8 banco_registradores.v(271) " "Verilog HDL Implicit Net warning at banco_registradores.v(271): created implicit net for \"g8\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g9 banco_registradores.v(272) " "Verilog HDL Implicit Net warning at banco_registradores.v(272): created implicit net for \"g9\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g10 banco_registradores.v(273) " "Verilog HDL Implicit Net warning at banco_registradores.v(273): created implicit net for \"g10\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g11 banco_registradores.v(274) " "Verilog HDL Implicit Net warning at banco_registradores.v(274): created implicit net for \"g11\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g12 banco_registradores.v(275) " "Verilog HDL Implicit Net warning at banco_registradores.v(275): created implicit net for \"g12\"" {  } { { "banco_registradores.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/banco_registradores.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264264742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545264264871 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ula.v(18) " "Verilog HDL Always Construct warning at ula.v(18): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545264264872 "|ula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ula.v(19) " "Verilog HDL Always Construct warning at ula.v(19): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545264264872 "|ula"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(13) " "Verilog HDL Case Statement warning at ula.v(13): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1545264264873 "|ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ula.v(11) " "Verilog HDL Always Construct warning at ula.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545264264874 "|ula"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(26) " "Verilog HDL assignment warning at ula.v(26): truncated value with size 32 to match size of target (1)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545264264874 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ula.v(11) " "Inferred latch for \"out\[0\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ula.v(11) " "Inferred latch for \"out\[1\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ula.v(11) " "Inferred latch for \"out\[2\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ula.v(11) " "Inferred latch for \"out\[3\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ula.v(11) " "Inferred latch for \"out\[4\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ula.v(11) " "Inferred latch for \"out\[5\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ula.v(11) " "Inferred latch for \"out\[6\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ula.v(11) " "Inferred latch for \"out\[7\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264875 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ula.v(11) " "Inferred latch for \"out\[8\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ula.v(11) " "Inferred latch for \"out\[9\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ula.v(11) " "Inferred latch for \"out\[10\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ula.v(11) " "Inferred latch for \"out\[11\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ula.v(11) " "Inferred latch for \"out\[12\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ula.v(11) " "Inferred latch for \"out\[13\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ula.v(11) " "Inferred latch for \"out\[14\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ula.v(11) " "Inferred latch for \"out\[15\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ula.v(11) " "Inferred latch for \"out\[16\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ula.v(11) " "Inferred latch for \"out\[17\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ula.v(11) " "Inferred latch for \"out\[18\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ula.v(11) " "Inferred latch for \"out\[19\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264877 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ula.v(11) " "Inferred latch for \"out\[20\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264878 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ula.v(11) " "Inferred latch for \"out\[21\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ula.v(11) " "Inferred latch for \"out\[22\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ula.v(11) " "Inferred latch for \"out\[23\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ula.v(11) " "Inferred latch for \"out\[24\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ula.v(11) " "Inferred latch for \"out\[25\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ula.v(11) " "Inferred latch for \"out\[26\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ula.v(11) " "Inferred latch for \"out\[27\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ula.v(11) " "Inferred latch for \"out\[28\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ula.v(11) " "Inferred latch for \"out\[29\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ula.v(11) " "Inferred latch for \"out\[30\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264881 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ula.v(11) " "Inferred latch for \"out\[31\]\" at ula.v(11)" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264264882 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[2\] " "Ports D and ENA on the latch are fed by the same signal operation\[2\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[2\] " "Ports D and ENA on the latch are fed by the same signal operation\[2\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[16\]\$latch " "Latch out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[17\]\$latch " "Latch out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[18\]\$latch " "Latch out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[19\]\$latch " "Latch out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[20\]\$latch " "Latch out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[21\]\$latch " "Latch out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[22\]\$latch " "Latch out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[23\]\$latch " "Latch out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[24\]\$latch " "Latch out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[25\]\$latch " "Latch out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[26\]\$latch " "Latch out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[27\]\$latch " "Latch out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[0\] " "Ports D and ENA on the latch are fed by the same signal operation\[0\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[28\]\$latch " "Latch out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[2\] " "Ports D and ENA on the latch are fed by the same signal operation\[2\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[29\]\$latch " "Latch out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[30\]\$latch " "Latch out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[31\]\$latch " "Latch out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation\[1\] " "Ports D and ENA on the latch are fed by the same signal operation\[1\]" {  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1545264266230 ""}  } { { "ula.v" "" { Text "F:/QuartusLite/PCID/processador_pipeline/ula.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1545264266230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545264266768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545264269033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545264269033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "646 " "Implemented 646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545264269317 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545264269317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545264269317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545264269317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545264269464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 21:04:29 2018 " "Processing ended: Wed Dec 19 21:04:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545264269464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545264269464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545264269464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545264269464 ""}
