{
    "code": "module TopModule (\n    input wire clk,   // Clock signal, positive edge triggered\n    input wire ar,    // Asynchronous reset signal, active high\n    input wire d,     // Data input\n    output reg q      // Data output (register type for sequential logic)\n);\n\nalways @(posedge clk or posedge ar) begin\n    if (ar) begin\n        q <= 1'b0;  // Reset output to '0'\n    end else begin\n        q <= d;     // Capture input data on rising edge of clock\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}