# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:59:17 on Sep 12,2025
# vlog -reportprogress 300 t_ff.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# -- Compiling module t_ff
# -- Compiling module t_ff_tb
# 
# Top level modules:
# 	t_tb
# 	t_ff_tb
# End time: 15:59:17 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim t_ff_tb 
# Start time: 15:59:17 on Sep 12,2025
# ** Error: (vsim-7) Failed to open info file "E:/VLSI1ST/BEHAIVIORAL/SEQUENTIAL_C/FLIP-FLOPS/T_FF/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "E:/VLSI1ST/BEHAIVIORAL/SEQUENTIAL_C/FLIP-FLOPS/T_FF/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory E:/VLSI1ST/BEHAIVIORAL/SEQUENTIAL_C/FLIP-FLOPS/T_FF/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
ls
# run.do  t_ff.v  t_l.v  transcript  vsim.wlf  work      
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:03:09 on Sep 12,2025
# vlog -reportprogress 300 t_ff.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# -- Compiling module t_ff
# -- Compiling module t_ff_tb
# 
# Top level modules:
# 	t_tb
# 	t_ff_tb
# End time: 16:03:09 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim t_ff_tb 
# Start time: 15:59:17 on Sep 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.t_ff_tb(fast)
# Loading work.t_ff(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x Q=0 Qbar=1 $time=0
# clk=0 rst=1 t=x Q=0 Qbar=1 $time=3
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=6
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=13
# clk=0 rst=1 t=1 Q=1 Qbar=0 $time=20
# clk=1 rst=1 t=1 Q=1 Qbar=0 $time=30
# clk=0 rst=1 t=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 t=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 t=0 Q=1 Qbar=0 $time=55
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=60
# clk=0 rst=1 t=1 Q=0 Qbar=1 $time=62
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=70
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=76
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=80
# clk=0 rst=1 t=1 Q=0 Qbar=1 $time=83
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=90
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=97
# clk=0 rst=1 t=0 Q=1 Qbar=0 $time=100
# clk=0 rst=1 t=1 Q=1 Qbar=0 $time=104
# clk=1 rst=1 t=1 Q=1 Qbar=0 $time=110
# clk=1 rst=1 t=0 Q=1 Qbar=0 $time=111
# clk=1 rst=1 t=1 Q=1 Qbar=0 $time=118
# clk=0 rst=1 t=1 Q=0 Qbar=1 $time=120
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=125
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=130
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=132
# clk=0 rst=1 t=1 Q=0 Qbar=1 $time=140
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=146
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=150
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=153
# clk=0 rst=1 t=0 Q=1 Qbar=0 $time=160
# clk=1 rst=1 t=0 Q=1 Qbar=0 $time=170
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=180
# clk=0 rst=1 t=1 Q=0 Qbar=1 $time=181
# clk=0 rst=1 t=0 Q=0 Qbar=1 $time=188
# clk=1 rst=1 t=0 Q=0 Qbar=1 $time=190
# clk=1 rst=1 t=1 Q=0 Qbar=1 $time=195
# ** Note: $stop    : t_ff.v(33)
#    Time: 200 ns  Iteration: 0  Instance: /t_ff_tb
# Break in Module t_ff_tb at t_ff.v line 33
# End time: 16:03:42 on Sep 12,2025, Elapsed time: 0:04:25
# Errors: 1, Warnings: 0
