$date
	Sun Oct 23 04:21:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#407551
b11 !
1"
#407554
b11 &
b11 %
1$
#407555
0"
#407558
b1010 &
b1010 %
#407562
b101 &
b101 %
#407566
b10000 &
b10000 %
#407570
b1000 &
b1000 %
#407574
b100 &
b100 %
#407578
b10 &
b10 %
#407582
b1 &
1#
b1 %
#407586
b0 &
b0 %
0#
0$
#1447492
b110 !
1"
#1447494
b110 &
b110 %
1$
#1447495
0"
#1447498
b11 &
b11 %
#1447502
b1010 &
b1010 %
#1447506
b101 &
b101 %
#1447510
b10000 &
b10000 %
#1447514
b1000 &
b1000 %
#1447518
b100 &
b100 %
#1447522
b10 &
b10 %
#1447526
b1 &
1#
b1 %
#1447530
b0 &
b0 %
0#
0$
#2412219
b1 !
1"
#2412222
b1 &
b1 %
1$
#2412223
0"
#2412226
1#
#2412230
b0 &
0#
b0 %
0$
#4500012
