

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Mon Dec 21 21:23:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_spare_matrix_vector_opt_prj
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19| 95.000 ns | 95.000 ns |   19|   19|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       17|       17|        11|          1|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    273|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    1720|      8|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|    1591|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     24|    3311|    649|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       3|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |matrix_vector_mulbkb_U1  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U2  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U3  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U4  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U5  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U6  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U7  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U8  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|     24| 1720|   8|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_304_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln14_2_fu_317_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln14_3_fu_308_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln14_4_fu_296_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln14_5_fu_312_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln14_6_fu_321_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln14_fu_300_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_252_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln9_fu_246_p2       |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 273|         235|         233|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |i_0_reg_235               |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|    7|         16|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |M_0_load_reg_436          |  32|   0|   32|          0|
    |M_1_load_reg_441          |  32|   0|   32|          0|
    |M_2_load_reg_446          |  32|   0|   32|          0|
    |M_3_load_reg_451          |  32|   0|   32|          0|
    |M_4_load_reg_456          |  32|   0|   32|          0|
    |M_5_load_reg_461          |  32|   0|   32|          0|
    |M_6_load_reg_426          |  32|   0|   32|          0|
    |M_7_load_reg_431          |  32|   0|   32|          0|
    |V_In_0_read_reg_346       |  32|   0|   32|          0|
    |V_In_1_read_reg_351       |  32|   0|   32|          0|
    |V_In_2_read_reg_356       |  32|   0|   32|          0|
    |V_In_3_read_reg_361       |  32|   0|   32|          0|
    |V_In_4_read_reg_366       |  32|   0|   32|          0|
    |V_In_5_read_reg_371       |  32|   0|   32|          0|
    |V_In_6_read_reg_376       |  32|   0|   32|          0|
    |V_In_7_read_reg_386       |  32|   0|   32|          0|
    |add_ln14_1_reg_516        |  32|   0|   32|          0|
    |add_ln14_4_reg_506        |  32|   0|   32|          0|
    |add_ln14_5_reg_521        |  32|   0|   32|          0|
    |add_ln14_6_reg_526        |  32|   0|   32|          0|
    |add_ln14_reg_511          |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_reg_235               |   4|   0|    4|          0|
    |icmp_ln9_reg_326          |   1|   0|    1|          0|
    |mul_ln14_1_reg_481        |  32|   0|   32|          0|
    |mul_ln14_2_reg_486        |  32|   0|   32|          0|
    |mul_ln14_3_reg_491        |  32|   0|   32|          0|
    |mul_ln14_4_reg_496        |  32|   0|   32|          0|
    |mul_ln14_5_reg_501        |  32|   0|   32|          0|
    |mul_ln14_6_reg_466        |  32|   0|   32|          0|
    |mul_ln14_7_reg_471        |  32|   0|   32|          0|
    |mul_ln14_reg_476          |  32|   0|   32|          0|
    |zext_ln14_reg_335         |   4|   0|   64|         60|
    |V_In_0_read_reg_346       |  64|  32|   32|          0|
    |V_In_1_read_reg_351       |  64|  32|   32|          0|
    |V_In_2_read_reg_356       |  64|  32|   32|          0|
    |V_In_3_read_reg_361       |  64|  32|   32|          0|
    |V_In_4_read_reg_366       |  64|  32|   32|          0|
    |V_In_5_read_reg_371       |  64|  32|   32|          0|
    |V_In_6_read_reg_376       |  64|  32|   32|          0|
    |V_In_7_read_reg_386       |  64|  32|   32|          0|
    |icmp_ln9_reg_326          |  64|  32|    1|          0|
    |zext_ln14_reg_335         |  64|  32|   64|         60|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1591| 320| 1332|        120|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_0_address0    | out |    3|  ap_memory |      M_0      |     array    |
|M_0_ce0         | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q0          |  in |   32|  ap_memory |      M_0      |     array    |
|M_1_address0    | out |    3|  ap_memory |      M_1      |     array    |
|M_1_ce0         | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q0          |  in |   32|  ap_memory |      M_1      |     array    |
|M_2_address0    | out |    3|  ap_memory |      M_2      |     array    |
|M_2_ce0         | out |    1|  ap_memory |      M_2      |     array    |
|M_2_q0          |  in |   32|  ap_memory |      M_2      |     array    |
|M_3_address0    | out |    3|  ap_memory |      M_3      |     array    |
|M_3_ce0         | out |    1|  ap_memory |      M_3      |     array    |
|M_3_q0          |  in |   32|  ap_memory |      M_3      |     array    |
|M_4_address0    | out |    3|  ap_memory |      M_4      |     array    |
|M_4_ce0         | out |    1|  ap_memory |      M_4      |     array    |
|M_4_q0          |  in |   32|  ap_memory |      M_4      |     array    |
|M_5_address0    | out |    3|  ap_memory |      M_5      |     array    |
|M_5_ce0         | out |    1|  ap_memory |      M_5      |     array    |
|M_5_q0          |  in |   32|  ap_memory |      M_5      |     array    |
|M_6_address0    | out |    3|  ap_memory |      M_6      |     array    |
|M_6_ce0         | out |    1|  ap_memory |      M_6      |     array    |
|M_6_q0          |  in |   32|  ap_memory |      M_6      |     array    |
|M_7_address0    | out |    3|  ap_memory |      M_7      |     array    |
|M_7_ce0         | out |    1|  ap_memory |      M_7      |     array    |
|M_7_q0          |  in |   32|  ap_memory |      M_7      |     array    |
|V_In_0          |  in |   32|   ap_none  |     V_In_0    |    pointer   |
|V_In_1          |  in |   32|   ap_none  |     V_In_1    |    pointer   |
|V_In_2          |  in |   32|   ap_none  |     V_In_2    |    pointer   |
|V_In_3          |  in |   32|   ap_none  |     V_In_3    |    pointer   |
|V_In_4          |  in |   32|   ap_none  |     V_In_4    |    pointer   |
|V_In_5          |  in |   32|   ap_none  |     V_In_5    |    pointer   |
|V_In_6          |  in |   32|   ap_none  |     V_In_6    |    pointer   |
|V_In_7          |  in |   32|   ap_none  |     V_In_7    |    pointer   |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

