// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="KWTA_mini1_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.739500,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=510,HLS_SYN_LUT=1438,HLS_VERSION=2018_2}" *)

module KWTA_mini1_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] top_heap_V;
reg   [5:0] heap_tree_V_address0;
reg    heap_tree_V_ce0;
reg    heap_tree_V_we0;
reg   [63:0] heap_tree_V_d0;
wire   [63:0] heap_tree_V_q0;
reg    alloc_size_blk_n;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_772_p2;
wire   [0:0] or_cond_fu_836_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_3_fu_781_p2;
reg    alloc_cmd_blk_n;
reg   [7:0] alloc_cmd_read_reg_1135;
reg    ap_block_state1;
reg   [31:0] alloc_size_read_reg_1141;
reg   [31:0] alloc_free_target_re_reg_1146;
reg   [0:0] tmp_reg_1152;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_predicate_op33_write_state2;
reg    ap_predicate_op53_write_state2;
reg    ap_block_state2_io;
reg   [63:0] p_Val2_2_reg_1156;
reg   [0:0] tmp_3_reg_1162;
wire   [5:0] tmp_25_fu_786_p1;
reg   [5:0] tmp_25_reg_1166;
wire   [63:0] tmp_6_fu_798_p1;
reg   [63:0] tmp_6_reg_1171;
reg   [0:0] or_cond_reg_1181;
wire   [63:0] p_not_fu_842_p2;
reg   [63:0] p_not_reg_1185;
wire   [5:0] p_0167_0_i1_cast_fu_906_p1;
reg   [5:0] p_0167_0_i1_cast_reg_1205;
wire    ap_CS_fsm_state4;
wire   [6:0] p_0252_0_i1_cast_fu_916_p1;
reg   [6:0] p_0252_0_i1_cast_reg_1213;
wire   [7:0] tmp_13_fu_958_p2;
reg   [7:0] tmp_13_reg_1224;
wire    ap_CS_fsm_state5;
wire   [63:0] tmp_14_fu_964_p1;
reg   [63:0] tmp_14_reg_1230;
reg   [63:0] p_Val2_4_reg_1240;
wire    ap_CS_fsm_state6;
wire   [63:0] p_not1_fu_969_p2;
reg   [63:0] p_not1_reg_1246;
wire   [15:0] DD_V_1_fu_1003_p4;
reg   [15:0] DD_V_1_reg_1260;
wire    ap_CS_fsm_state7;
wire   [5:0] p_0167_0_i_cast_fu_1019_p1;
reg   [5:0] p_0167_0_i_cast_reg_1267;
wire   [6:0] p_0252_0_i_cast_fu_1029_p1;
reg   [6:0] p_0252_0_i_cast_reg_1275;
wire   [0:0] tmp_18_fu_1039_p2;
reg   [0:0] tmp_18_reg_1283;
wire   [7:0] tmp_19_fu_1071_p2;
reg   [7:0] tmp_19_reg_1287;
wire    ap_CS_fsm_state8;
wire   [13:0] tmp_20_fu_1088_p2;
reg   [13:0] tmp_20_reg_1292;
reg   [3:0] ap_phi_mux_p_0167_0_i1_phi_fu_292_p34;
wire   [0:0] tmp_5_fu_900_p2;
wire   [15:0] AA_V_fu_866_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i1_phi_fu_348_p34;
wire   [0:0] tmp_8_fu_910_p2;
wire   [15:0] BB_V_fu_870_p4;
reg   [5:0] p_0248_0_i1_reg_401;
wire   [0:0] tmp_s_fu_920_p2;
wire   [15:0] CC_V_fu_880_p4;
reg   [4:0] p_0244_0_i1_reg_458;
wire   [0:0] tmp_10_fu_926_p2;
wire   [15:0] DD_V_fu_890_p4;
reg   [3:0] ap_phi_mux_p_0167_0_i_phi_fu_534_p34;
wire   [0:0] tmp_15_fu_1013_p2;
wire   [15:0] AA_V_1_fu_979_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i_phi_fu_590_p34;
wire   [0:0] tmp_16_fu_1023_p2;
wire   [15:0] BB_V_1_fu_983_p4;
reg   [5:0] p_0248_0_i_reg_643;
wire   [0:0] tmp_17_fu_1033_p2;
wire   [15:0] CC_V_1_fu_993_p4;
reg   [4:0] ap_phi_mux_p_0244_0_i_phi_fu_719_p34;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state10;
reg   [63:0] p_Result_1_fu_807_p4;
reg   [63:0] p_Result_4_fu_1120_p4;
wire   [0:0] tmp_23_fu_1111_p2;
wire   [31:0] tmp_22_fu_1094_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg   [63:0] p_Result_s_fu_851_p4;
reg   [63:0] p_Result_3_fu_1101_p4;
wire   [9:0] p_Result_2_fu_789_p4;
wire   [31:0] i_assign_1_fu_803_p1;
wire   [0:0] tmp_1_fu_823_p2;
wire   [0:0] tmp_2_fu_829_p3;
wire   [31:0] i_assign_fu_848_p1;
wire   [63:0] p_Val2_s_fu_862_p2;
wire  signed [5:0] p_0244_0_i1_cast8_fu_932_p1;
wire   [5:0] tmp2_fu_940_p2;
wire   [6:0] p_0244_0_i1_cast_fu_936_p1;
wire   [6:0] tmp3_fu_949_p2;
wire   [7:0] tmp2_cast_fu_945_p1;
wire   [7:0] tmp3_cast_fu_954_p1;
wire   [63:0] p_Val2_3_fu_975_p2;
wire  signed [5:0] p_0244_0_i_cast7_fu_1045_p1;
wire   [5:0] tmp5_fu_1053_p2;
wire   [6:0] p_0244_0_i_cast_fu_1049_p1;
wire   [6:0] tmp6_fu_1062_p2;
wire   [7:0] tmp5_cast_fu_1058_p1;
wire   [7:0] tmp6_cast_fu_1067_p1;
wire   [13:0] tmp_25_cast_fu_1084_p1;
wire   [13:0] r_V_fu_1077_p3;
wire   [31:0] i_assign_2_fu_1098_p1;
wire   [31:0] i_assign_3_fu_1117_p1;
reg   [9:0] ap_NS_fsm;
reg    ap_condition_910;
reg    ap_condition_395;
reg    ap_condition_746;
reg    ap_condition_579;
reg    ap_condition_495;
reg    ap_condition_829;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 top_heap_V = 64'd18446744073709551615;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

KWTA_mini1_theta_bkb #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_address0),
    .ce0(heap_tree_V_ce0),
    .we0(heap_tree_V_we0),
    .d0(heap_tree_V_d0),
    .q0(heap_tree_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state9) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1)) | ((ap_predicate_op53_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io)) | ((ap_predicate_op33_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state9) & (1'b1 == alloc_addr_ap_ack)) | ((ap_predicate_op53_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == alloc_addr_ap_ack)) | ((ap_predicate_op33_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == alloc_addr_ap_ack)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((tmp_10_fu_926_p2 == 1'd1)) begin
            p_0244_0_i1_reg_458 <= 5'd0;
        end else if ((1'b1 == ap_condition_579)) begin
            p_0244_0_i1_reg_458 <= 5'd16;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd2 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd17;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd4 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd18;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd8 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd19;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd16 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd20;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd32 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd21;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd64 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd22;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd128 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd23;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd256 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd24;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd512 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd25;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd1024 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd26;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd2048 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd27;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd4096 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd28;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd8192 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd29;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd16384 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd30;
        end else if (((tmp_10_fu_926_p2 == 1'd0) & (16'd32768 == DD_V_fu_890_p4))) begin
            p_0244_0_i1_reg_458 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((tmp_s_fu_920_p2 == 1'd1)) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_495)) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd2 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd4 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd8 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd16 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd32 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd64 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd128 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b0;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd256 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd512 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd1024 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd2048 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b0;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd4096 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd8192 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b0;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd16384 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b0;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end else if (((tmp_s_fu_920_p2 == 1'd0) & (16'd32768 == CC_V_fu_880_p4))) begin
                        p_0248_0_i1_reg_401[0] <= 1'b1;
            p_0248_0_i1_reg_401[1] <= 1'b1;
            p_0248_0_i1_reg_401[2] <= 1'b1;
            p_0248_0_i1_reg_401[3] <= 1'b1;
            p_0248_0_i1_reg_401[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_17_fu_1033_p2 == 1'd1)) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_829)) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd2 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd4 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd8 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd16 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd32 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd64 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd128 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b0;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd256 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd512 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd1024 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd2048 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b0;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd4096 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd8192 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b0;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd16384 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b0;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end else if (((tmp_17_fu_1033_p2 == 1'd0) & (16'd32768 == CC_V_1_fu_993_p4))) begin
                        p_0248_0_i_reg_643[0] <= 1'b1;
            p_0248_0_i_reg_643[1] <= 1'b1;
            p_0248_0_i_reg_643[2] <= 1'b1;
            p_0248_0_i_reg_643[3] <= 1'b1;
            p_0248_0_i_reg_643[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_1181 == 1'd0) & (tmp_23_fu_1111_p2 == 1'd1) & (tmp_reg_1152 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        top_heap_V <= p_Result_4_fu_1120_p4;
    end else if (((tmp_3_fu_781_p2 == 1'd1) & (tmp_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        top_heap_V <= p_Result_1_fu_807_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        DD_V_1_reg_1260 <= {{p_Val2_3_fu_975_p2[63:48]}};
        p_0167_0_i_cast_reg_1267[3 : 0] <= p_0167_0_i_cast_fu_1019_p1[3 : 0];
        p_0252_0_i_cast_reg_1275[4 : 0] <= p_0252_0_i_cast_fu_1029_p1[4 : 0];
        tmp_18_reg_1283 <= tmp_18_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_read_reg_1135 <= alloc_cmd;
        alloc_free_target_re_reg_1146 <= alloc_free_target;
        alloc_size_read_reg_1141 <= alloc_size;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        or_cond_reg_1181 <= or_cond_fu_836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0167_0_i1_cast_reg_1205[3 : 0] <= p_0167_0_i1_cast_fu_906_p1[3 : 0];
        p_0252_0_i1_cast_reg_1213[4 : 0] <= p_0252_0_i1_cast_fu_916_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        p_Val2_2_reg_1156 <= top_heap_V;
        tmp_reg_1152 <= tmp_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_4_reg_1240 <= heap_tree_V_q0;
        p_not1_reg_1246 <= p_not1_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_fu_836_p2 == 1'd0) & (tmp_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        p_not_reg_1185 <= p_not_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_13_reg_1224 <= tmp_13_fu_958_p2;
        tmp_14_reg_1230[7 : 0] <= tmp_14_fu_964_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_19_reg_1287 <= tmp_19_fu_1071_p2;
        tmp_20_reg_1292 <= tmp_20_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_781_p2 == 1'd1) & (tmp_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        tmp_25_reg_1166 <= tmp_25_fu_786_p1;
        tmp_6_reg_1171[9 : 0] <= tmp_6_fu_798_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
        tmp_3_reg_1162 <= tmp_3_fu_781_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        alloc_addr = tmp_22_fu_1094_p1;
    end else if ((((ap_predicate_op53_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_predicate_op33_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (ap_predicate_op53_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((tmp_3_fu_781_p2 == 1'd0) & (tmp_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((or_cond_fu_836_p2 == 1'd1) & (tmp_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(16'd2 == AA_V_fu_866_p1) & ~(16'd4 == AA_V_fu_866_p1) & ~(16'd8 == AA_V_fu_866_p1) & ~(16'd16 == AA_V_fu_866_p1) & ~(16'd32 == AA_V_fu_866_p1) & ~(16'd64 == AA_V_fu_866_p1) & ~(16'd128 == AA_V_fu_866_p1) & ~(16'd256 == AA_V_fu_866_p1) & ~(16'd512 == AA_V_fu_866_p1) & ~(16'd1024 == AA_V_fu_866_p1) & ~(16'd2048 == AA_V_fu_866_p1) & ~(16'd4096 == AA_V_fu_866_p1) & ~(16'd8192 == AA_V_fu_866_p1) & ~(16'd16384 == AA_V_fu_866_p1) & ~(16'd32768 == AA_V_fu_866_p1) & (tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd0;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd2 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd1;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd4 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd2;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd8 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd3;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd16 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd4;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd32 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd5;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd64 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd6;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd128 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd7;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd256 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd8;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd512 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd9;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd1024 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd10;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd2048 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd11;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd4096 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd12;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd8192 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd13;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd16384 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd14;
    end else if (((tmp_5_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (16'd32768 == AA_V_fu_866_p1))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i1_phi_fu_292_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_15_fu_1013_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(16'd2 == AA_V_1_fu_979_p1) & ~(16'd4 == AA_V_1_fu_979_p1) & ~(16'd8 == AA_V_1_fu_979_p1) & ~(16'd16 == AA_V_1_fu_979_p1) & ~(16'd32 == AA_V_1_fu_979_p1) & ~(16'd64 == AA_V_1_fu_979_p1) & ~(16'd128 == AA_V_1_fu_979_p1) & ~(16'd256 == AA_V_1_fu_979_p1) & ~(16'd512 == AA_V_1_fu_979_p1) & ~(16'd1024 == AA_V_1_fu_979_p1) & ~(16'd2048 == AA_V_1_fu_979_p1) & ~(16'd4096 == AA_V_1_fu_979_p1) & ~(16'd8192 == AA_V_1_fu_979_p1) & ~(16'd16384 == AA_V_1_fu_979_p1) & ~(16'd32768 == AA_V_1_fu_979_p1) & (tmp_15_fu_1013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd0;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd2 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd1;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd4 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd2;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd8 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd3;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd16 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd4;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd32 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd5;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd64 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd6;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd128 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd7;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd256 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd8;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd512 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd9;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd1024 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd10;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd2048 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd11;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd4096 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd12;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (16'd8192 == AA_V_1_fu_979_p1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd13;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (16'd16384 == AA_V_1_fu_979_p1))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd14;
    end else if (((tmp_15_fu_1013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (16'd32768 == AA_V_1_fu_979_p1))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i_phi_fu_534_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((tmp_18_reg_1283 == 1'd1)) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_910)) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd16;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd2 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd17;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd4 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd18;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd8 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd19;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd16 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd20;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd32 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd21;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd64 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd22;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd128 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd23;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd256 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd24;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd512 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd25;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd1024 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd26;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd2048 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd27;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd4096 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd28;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd8192 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd29;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd16384 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd30;
        end else if (((tmp_18_reg_1283 == 1'd0) & (16'd32768 == DD_V_1_reg_1260))) begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0244_0_i_phi_fu_719_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((tmp_8_fu_910_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_395)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd16;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd2 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd17;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd4 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd18;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd8 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd19;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd16 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd20;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd32 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd21;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd64 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd22;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd128 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd23;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd256 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd24;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd512 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd25;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd1024 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd26;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd2048 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd27;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd4096 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd28;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd8192 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd29;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd16384 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd30;
        end else if (((tmp_8_fu_910_p2 == 1'd0) & (16'd32768 == BB_V_fu_870_p4))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i1_phi_fu_348_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_16_fu_1023_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_746)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd16;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd2 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd17;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd4 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd18;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd8 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd19;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd16 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd20;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd32 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd21;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd64 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd22;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd128 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd23;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd256 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd24;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd512 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd25;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd1024 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd26;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd2048 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd27;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd4096 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd28;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd8192 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd29;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd16384 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd30;
        end else if (((tmp_16_fu_1023_p2 == 1'd0) & (16'd32768 == BB_V_1_fu_983_p4))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i_phi_fu_590_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_address0 = tmp_14_reg_1230;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        heap_tree_V_address0 = tmp_14_fu_964_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        heap_tree_V_address0 = tmp_6_reg_1171;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        heap_tree_V_address0 = tmp_6_fu_798_p1;
    end else begin
        heap_tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io)))) begin
        heap_tree_V_ce0 = 1'b1;
    end else begin
        heap_tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_d0 = p_Result_3_fu_1101_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        heap_tree_V_d0 = p_Result_s_fu_851_p4;
    end else begin
        heap_tree_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_reg_1181 == 1'd0) & (tmp_reg_1152 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_3_reg_1162 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        heap_tree_V_we0 = 1'b1;
    end else begin
        heap_tree_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((or_cond_fu_836_p2 == 1'd1) & (tmp_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((or_cond_fu_836_p2 == 1'd0) & (tmp_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((tmp_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AA_V_1_fu_979_p1 = p_Val2_3_fu_975_p2[15:0];

assign AA_V_fu_866_p1 = p_Val2_s_fu_862_p2[15:0];

assign BB_V_1_fu_983_p4 = {{p_Val2_3_fu_975_p2[31:16]}};

assign BB_V_fu_870_p4 = {{p_Val2_s_fu_862_p2[31:16]}};

assign CC_V_1_fu_993_p4 = {{p_Val2_3_fu_975_p2[47:32]}};

assign CC_V_fu_880_p4 = {{p_Val2_s_fu_862_p2[47:32]}};

assign DD_V_1_fu_1003_p4 = {{p_Val2_3_fu_975_p2[63:48]}};

assign DD_V_fu_890_p4 = {{p_Val2_s_fu_862_p2[63:48]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (ap_predicate_op53_write_state2 == 1'b1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_395 = (~(16'd2 == BB_V_fu_870_p4) & ~(16'd4 == BB_V_fu_870_p4) & ~(16'd8 == BB_V_fu_870_p4) & ~(16'd16 == BB_V_fu_870_p4) & ~(16'd32 == BB_V_fu_870_p4) & ~(16'd64 == BB_V_fu_870_p4) & ~(16'd128 == BB_V_fu_870_p4) & ~(16'd256 == BB_V_fu_870_p4) & ~(16'd512 == BB_V_fu_870_p4) & ~(16'd1024 == BB_V_fu_870_p4) & ~(16'd2048 == BB_V_fu_870_p4) & ~(16'd4096 == BB_V_fu_870_p4) & ~(16'd8192 == BB_V_fu_870_p4) & ~(16'd16384 == BB_V_fu_870_p4) & ~(16'd32768 == BB_V_fu_870_p4) & (tmp_8_fu_910_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_495 = (~(16'd2 == CC_V_fu_880_p4) & ~(16'd4 == CC_V_fu_880_p4) & ~(16'd8 == CC_V_fu_880_p4) & ~(16'd16 == CC_V_fu_880_p4) & ~(16'd32 == CC_V_fu_880_p4) & ~(16'd64 == CC_V_fu_880_p4) & ~(16'd128 == CC_V_fu_880_p4) & ~(16'd256 == CC_V_fu_880_p4) & ~(16'd512 == CC_V_fu_880_p4) & ~(16'd1024 == CC_V_fu_880_p4) & ~(16'd2048 == CC_V_fu_880_p4) & ~(16'd4096 == CC_V_fu_880_p4) & ~(16'd8192 == CC_V_fu_880_p4) & ~(16'd16384 == CC_V_fu_880_p4) & ~(16'd32768 == CC_V_fu_880_p4) & (tmp_s_fu_920_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_579 = (~(16'd2 == DD_V_fu_890_p4) & ~(16'd4 == DD_V_fu_890_p4) & ~(16'd8 == DD_V_fu_890_p4) & ~(16'd16 == DD_V_fu_890_p4) & ~(16'd32 == DD_V_fu_890_p4) & ~(16'd64 == DD_V_fu_890_p4) & ~(16'd128 == DD_V_fu_890_p4) & ~(16'd256 == DD_V_fu_890_p4) & ~(16'd512 == DD_V_fu_890_p4) & ~(16'd1024 == DD_V_fu_890_p4) & ~(16'd2048 == DD_V_fu_890_p4) & ~(16'd4096 == DD_V_fu_890_p4) & ~(16'd8192 == DD_V_fu_890_p4) & ~(16'd16384 == DD_V_fu_890_p4) & ~(16'd32768 == DD_V_fu_890_p4) & (tmp_10_fu_926_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_746 = (~(16'd2 == BB_V_1_fu_983_p4) & ~(16'd4 == BB_V_1_fu_983_p4) & ~(16'd8 == BB_V_1_fu_983_p4) & ~(16'd16 == BB_V_1_fu_983_p4) & ~(16'd32 == BB_V_1_fu_983_p4) & ~(16'd64 == BB_V_1_fu_983_p4) & ~(16'd128 == BB_V_1_fu_983_p4) & ~(16'd256 == BB_V_1_fu_983_p4) & ~(16'd512 == BB_V_1_fu_983_p4) & ~(16'd1024 == BB_V_1_fu_983_p4) & ~(16'd2048 == BB_V_1_fu_983_p4) & ~(16'd4096 == BB_V_1_fu_983_p4) & ~(16'd8192 == BB_V_1_fu_983_p4) & ~(16'd16384 == BB_V_1_fu_983_p4) & ~(16'd32768 == BB_V_1_fu_983_p4) & (tmp_16_fu_1023_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_829 = (~(16'd2 == CC_V_1_fu_993_p4) & ~(16'd4 == CC_V_1_fu_993_p4) & ~(16'd8 == CC_V_1_fu_993_p4) & ~(16'd16 == CC_V_1_fu_993_p4) & ~(16'd32 == CC_V_1_fu_993_p4) & ~(16'd64 == CC_V_1_fu_993_p4) & ~(16'd128 == CC_V_1_fu_993_p4) & ~(16'd256 == CC_V_1_fu_993_p4) & ~(16'd512 == CC_V_1_fu_993_p4) & ~(16'd1024 == CC_V_1_fu_993_p4) & ~(16'd2048 == CC_V_1_fu_993_p4) & ~(16'd4096 == CC_V_1_fu_993_p4) & ~(16'd8192 == CC_V_1_fu_993_p4) & ~(16'd16384 == CC_V_1_fu_993_p4) & ~(16'd32768 == CC_V_1_fu_993_p4) & (tmp_17_fu_1033_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_910 = (~(16'd2 == DD_V_1_reg_1260) & ~(16'd4 == DD_V_1_reg_1260) & ~(16'd8 == DD_V_1_reg_1260) & ~(16'd16 == DD_V_1_reg_1260) & ~(16'd32 == DD_V_1_reg_1260) & ~(16'd64 == DD_V_1_reg_1260) & ~(16'd128 == DD_V_1_reg_1260) & ~(16'd256 == DD_V_1_reg_1260) & ~(16'd512 == DD_V_1_reg_1260) & ~(16'd1024 == DD_V_1_reg_1260) & ~(16'd2048 == DD_V_1_reg_1260) & ~(16'd4096 == DD_V_1_reg_1260) & ~(16'd8192 == DD_V_1_reg_1260) & ~(16'd16384 == DD_V_1_reg_1260) & ~(16'd32768 == DD_V_1_reg_1260) & (tmp_18_reg_1283 == 1'd0));
end

always @ (*) begin
    ap_predicate_op33_write_state2 = ((tmp_3_fu_781_p2 == 1'd0) & (tmp_fu_772_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_write_state2 = ((or_cond_fu_836_p2 == 1'd1) & (tmp_fu_772_p2 == 1'd1));
end

assign i_assign_1_fu_803_p1 = p_Result_2_fu_789_p4;

assign i_assign_2_fu_1098_p1 = tmp_19_reg_1287;

assign i_assign_3_fu_1117_p1 = tmp_13_reg_1224;

assign i_assign_fu_848_p1 = tmp_25_reg_1166;

assign or_cond_fu_836_p2 = (tmp_2_fu_829_p3 | tmp_1_fu_823_p2);

assign p_0167_0_i1_cast_fu_906_p1 = ap_phi_mux_p_0167_0_i1_phi_fu_292_p34;

assign p_0167_0_i_cast_fu_1019_p1 = ap_phi_mux_p_0167_0_i_phi_fu_534_p34;

assign p_0244_0_i1_cast8_fu_932_p1 = $signed(p_0244_0_i1_reg_458);

assign p_0244_0_i1_cast_fu_936_p1 = $unsigned(p_0244_0_i1_cast8_fu_932_p1);

assign p_0244_0_i_cast7_fu_1045_p1 = $signed(ap_phi_mux_p_0244_0_i_phi_fu_719_p34);

assign p_0244_0_i_cast_fu_1049_p1 = $unsigned(p_0244_0_i_cast7_fu_1045_p1);

assign p_0252_0_i1_cast_fu_916_p1 = ap_phi_mux_p_0252_0_i1_phi_fu_348_p34;

assign p_0252_0_i_cast_fu_1029_p1 = ap_phi_mux_p_0252_0_i_phi_fu_590_p34;

always @ (*) begin
    p_Result_1_fu_807_p4 = top_heap_V;
    p_Result_1_fu_807_p4[i_assign_1_fu_803_p1] = |(1'd1);
end

assign p_Result_2_fu_789_p4 = {{alloc_free_target_re_reg_1146[15:6]}};

always @ (*) begin
    p_Result_3_fu_1101_p4 = p_Val2_4_reg_1240;
    p_Result_3_fu_1101_p4[i_assign_2_fu_1098_p1] = |(1'd0);
end

always @ (*) begin
    p_Result_4_fu_1120_p4 = p_Val2_2_reg_1156;
    p_Result_4_fu_1120_p4[i_assign_3_fu_1117_p1] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_851_p4 = heap_tree_V_q0;
    p_Result_s_fu_851_p4[i_assign_fu_848_p1] = |(1'd1);
end

assign p_Val2_3_fu_975_p2 = (p_not1_reg_1246 & p_Val2_4_reg_1240);

assign p_Val2_s_fu_862_p2 = (p_not_reg_1185 & p_Val2_2_reg_1156);

assign p_not1_fu_969_p2 = (64'd0 - heap_tree_V_q0);

assign p_not_fu_842_p2 = (64'd0 - top_heap_V);

assign r_V_fu_1077_p3 = {{tmp_13_reg_1224}, {6'd0}};

assign tmp2_cast_fu_945_p1 = tmp2_fu_940_p2;

assign tmp2_fu_940_p2 = (p_0248_0_i1_reg_401 + p_0167_0_i1_cast_reg_1205);

assign tmp3_cast_fu_954_p1 = tmp3_fu_949_p2;

assign tmp3_fu_949_p2 = (p_0244_0_i1_cast_fu_936_p1 + p_0252_0_i1_cast_reg_1213);

assign tmp5_cast_fu_1058_p1 = tmp5_fu_1053_p2;

assign tmp5_fu_1053_p2 = (p_0248_0_i_reg_643 + p_0167_0_i_cast_reg_1267);

assign tmp6_cast_fu_1067_p1 = tmp6_fu_1062_p2;

assign tmp6_fu_1062_p2 = (p_0244_0_i_cast_fu_1049_p1 + p_0252_0_i_cast_reg_1275);

assign tmp_10_fu_926_p2 = ((DD_V_fu_890_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_958_p2 = (tmp2_cast_fu_945_p1 + tmp3_cast_fu_954_p1);

assign tmp_14_fu_964_p1 = tmp_13_fu_958_p2;

assign tmp_15_fu_1013_p2 = ((AA_V_1_fu_979_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_16_fu_1023_p2 = ((BB_V_1_fu_983_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_17_fu_1033_p2 = ((CC_V_1_fu_993_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_18_fu_1039_p2 = ((DD_V_1_fu_1003_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_19_fu_1071_p2 = (tmp5_cast_fu_1058_p1 + tmp6_cast_fu_1067_p1);

assign tmp_1_fu_823_p2 = ((top_heap_V == 64'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_1088_p2 = (tmp_25_cast_fu_1084_p1 + r_V_fu_1077_p3);

assign tmp_22_fu_1094_p1 = tmp_20_reg_1292;

assign tmp_23_fu_1111_p2 = ((p_Result_3_fu_1101_p4 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1084_p1 = tmp_19_fu_1071_p2;

assign tmp_25_fu_786_p1 = alloc_free_target_re_reg_1146[5:0];

assign tmp_2_fu_829_p3 = alloc_size_read_reg_1141[32'd1];

assign tmp_3_fu_781_p2 = ((alloc_cmd_read_reg_1135 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_5_fu_900_p2 = ((AA_V_fu_866_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_798_p1 = p_Result_2_fu_789_p4;

assign tmp_8_fu_910_p2 = ((BB_V_fu_870_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_fu_772_p2 = ((alloc_cmd_read_reg_1135 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_920_p2 = ((CC_V_fu_880_p4 == 16'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_6_reg_1171[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    p_0167_0_i1_cast_reg_1205[5:4] <= 2'b00;
    p_0252_0_i1_cast_reg_1213[6:5] <= 2'b00;
    tmp_14_reg_1230[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    p_0167_0_i_cast_reg_1267[5:4] <= 2'b00;
    p_0252_0_i_cast_reg_1275[6:5] <= 2'b00;
    p_0248_0_i1_reg_401[4] <= 1'b0;
    p_0248_0_i_reg_643[4] <= 1'b0;
end

endmodule //KWTA_mini1_theta
