ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s079: Started on Dec 09, 2025 at 18:03:55 EST
ncverilog
	../src/mem_reg_tb.v
	../syn/mem_reg_syn.v
	tcbn65gplus.v
Recompiling... reason: file '../src/mem_reg_tb.v' is newer than expected.
	expected: Tue Dec  9 18:01:37 2025
	actual:   Tue Dec  9 18:03:48 2025
file: ../src/mem_reg_tb.v
	module worklib.mem_reg_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    .db_we(db_we), .db_waddr(db_waddr), .db_wdata(db_wdata),
                                    |
ncelab: *W,CUVMPW (../src/mem_reg_tb.v,32|36): port sizes differ in port connection (3/5).
    .db_raddr_a(db_raddr_a), .db_raddr_b(db_raddr_b),
                         |
ncelab: *W,CUVMPW (../src/mem_reg_tb.v,33|25): port sizes differ in port connection (3/5).
    .db_raddr_a(db_raddr_a), .db_raddr_b(db_raddr_b),
                                                  |
ncelab: *W,CUVMPW (../src/mem_reg_tb.v,33|50): port sizes differ in port connection (3/5).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AOI221D0:v <0x2c333ebc>
			streams:   0, words:     0
		worklib.DFQD1:v <0x3560910e>
			streams:   0, words:     0
		worklib.EDFQD1:v <0x234d8790>
			streams:   0, words:     0
		worklib.MAOI22D0:v <0x52a06fe6>
			streams:   0, words:     0
		worklib.MUX2ND0:v <0x1fe05926>
			streams:   0, words:     0
		worklib.OA211D0:v <0x0cb8b992>
			streams:   0, words:     0
		worklib.OAI221D0:v <0x175d6ead>
			streams:   0, words:     0
		worklib.OAI22D0:v <0x75205813>
			streams:   0, words:     0
		worklib.mem_reg_tb:v <0x6cf3c307>
			streams:  18, words: 21784
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                3663     847
		UDPs:                   3930       4
		Primitives:            14540      10
		Timing outputs:         2844      28
		Registers:              1187     375
		Scalar wires:           3967       -
		Expanded wires:           87       6
		Always blocks:            57      57
		Initial blocks:            2       2
		Pseudo assignments:        1       1
		Timing checks:          9242       -
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.mem_reg_tb:v
Loading snapshot worklib.mem_reg_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
mem_reg_tb: PASS (21 checks)
Simulation complete via $finish(1) at time 206 NS + 0
../src/mem_reg_tb.v:162     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s079: Exiting on Dec 09, 2025 at 18:03:57 EST  (total: 00:00:02)
