Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce455705f39448fdab6eb88e08029c98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port empty [G:/FIFO_project/project_1/project_1.srcs/sim_1/new/TB.sv:250]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_if
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_top_sv
Compiling package std.std
Built simulation snapshot tb_behav
