`timescale 1ns / 1ps

module mux(
    input logic [1:0] in0, 
    input logic [1:0] in1, 
    input logic sel,
    output logic [1:0] out0
    );
    
    assign out0= sel ? in1 : in0;
    
endmodule
