{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.72924,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79102,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0707583,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0734067,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0107771,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0734067,
	"finish__design__instance__count__class:antenna_cell": 150,
	"finish__design__instance__area__class:antenna_cell": 375.36,
	"finish__design__instance__count__class:clock_buffer": 426,
	"finish__design__instance__area__class:clock_buffer": 9250.12,
	"finish__design__instance__count__class:timing_repair_buffer": 1605,
	"finish__design__instance__area__class:timing_repair_buffer": 18584.1,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2683.82,
	"finish__design__instance__count__class:clock_inverter": 201,
	"finish__design__instance__area__class:clock_inverter": 2297.2,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79271,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11824,
	"finish__design__instance__area__class:multi_input_combinational_cell": 161165,
	"finish__design__instance__count": 17651,
	"finish__design__instance__area": 273626,
	"finish__timing__setup__tns": -175.235,
	"finish__timing__setup__ws": -3.22149,
	"finish__clock__skew__setup": 0.103678,
	"finish__clock__skew__hold": 0.103678,
	"finish__timing__drv__max_slew_limit": 0.0433975,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0215165,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 360,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.390621,
	"finish__power__switching__total": 0.491508,
	"finish__power__leakage__total": 1.08539e-07,
	"finish__power__total": 0.882129,
	"finish__design__io": 771,
	"finish__design__die__area": 575815,
	"finish__design__core__area": 569781,
	"finish__design__instance__count": 25184,
	"finish__design__instance__area": 283051,
	"finish__design__instance__count__stdcell": 25184,
	"finish__design__instance__area__stdcell": 283051,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.496772,
	"finish__design__instance__utilization__stdcell": 0.496772,
	"finish__design__rows": 277,
	"finish__design__rows:unithd": 277,
	"finish__design__sites": 455388,
	"finish__design__sites:unithd": 455388,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}