
raspbian-preinstalled/grotty:     file format elf32-littlearm


Disassembly of section .init:

00010e44 <.init>:
   10e44:	push	{r3, lr}
   10e48:	bl	1156c <__printf_chk@plt+0x480>
   10e4c:	pop	{r3, pc}

Disassembly of section .plt:

00010e50 <__aeabi_atexit@plt-0x14>:
   10e50:	push	{lr}		; (str lr, [sp, #-4]!)
   10e54:	ldr	lr, [pc, #4]	; 10e60 <__aeabi_atexit@plt-0x4>
   10e58:	add	lr, pc, lr
   10e5c:	ldr	pc, [lr, #8]!
   10e60:	strheq	r2, [r2], -r4

00010e64 <__aeabi_atexit@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #139264	; 0x22000
   10e6c:	ldr	pc, [ip, #180]!	; 0xb4

00010e70 <strcasecmp@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #139264	; 0x22000
   10e78:	ldr	pc, [ip, #172]!	; 0xac

00010e7c <strtol@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #139264	; 0x22000
   10e84:	ldr	pc, [ip, #164]!	; 0xa4

00010e88 <free@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #139264	; 0x22000
   10e90:	ldr	pc, [ip, #156]!	; 0x9c

00010e94 <strncmp@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #139264	; 0x22000
   10e9c:	ldr	pc, [ip, #148]!	; 0x94

00010ea0 <__aeabi_uidivmod@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #139264	; 0x22000
   10ea8:	ldr	pc, [ip, #140]!	; 0x8c

00010eac <exit@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #139264	; 0x22000
   10eb4:	ldr	pc, [ip, #132]!	; 0x84

00010eb8 <stpcpy@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #139264	; 0x22000
   10ec0:	ldr	pc, [ip, #124]!	; 0x7c

00010ec4 <strtok@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #139264	; 0x22000
   10ecc:	ldr	pc, [ip, #116]!	; 0x74

00010ed0 <_Znaj@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #139264	; 0x22000
   10ed8:	ldr	pc, [ip, #108]!	; 0x6c

00010edc <abort@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #139264	; 0x22000
   10ee4:	ldr	pc, [ip, #100]!	; 0x64

00010ee8 <setbuf@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #139264	; 0x22000
   10ef0:	ldr	pc, [ip, #92]!	; 0x5c

00010ef4 <wcwidth@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #139264	; 0x22000
   10efc:	ldr	pc, [ip, #84]!	; 0x54

00010f00 <realloc@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #139264	; 0x22000
   10f08:	ldr	pc, [ip, #76]!	; 0x4c

00010f0c <strcpy@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #139264	; 0x22000
   10f14:	ldr	pc, [ip, #68]!	; 0x44

00010f18 <strcat@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #139264	; 0x22000
   10f20:	ldr	pc, [ip, #60]!	; 0x3c

00010f24 <ungetc@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #139264	; 0x22000
   10f2c:	ldr	pc, [ip, #52]!	; 0x34

00010f30 <__stack_chk_fail@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #139264	; 0x22000
   10f38:	ldr	pc, [ip, #44]!	; 0x2c

00010f3c <__cxa_end_cleanup@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #139264	; 0x22000
   10f44:	ldr	pc, [ip, #36]!	; 0x24

00010f48 <putc@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #139264	; 0x22000
   10f50:	ldr	pc, [ip, #28]!

00010f54 <__strcpy_chk@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #139264	; 0x22000
   10f5c:	ldr	pc, [ip, #20]!

00010f60 <getc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #139264	; 0x22000
   10f68:	ldr	pc, [ip, #12]!

00010f6c <_ZdaPv@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #139264	; 0x22000
   10f74:	ldr	pc, [ip, #4]!

00010f78 <__aeabi_idivmod@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #135168	; 0x21000
   10f80:	ldr	pc, [ip, #4092]!	; 0xffc

00010f84 <__ctype_b_loc@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #135168	; 0x21000
   10f8c:	ldr	pc, [ip, #4084]!	; 0xff4

00010f90 <setlocale@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #135168	; 0x21000
   10f98:	ldr	pc, [ip, #4076]!	; 0xfec

00010f9c <ferror@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #135168	; 0x21000
   10fa4:	ldr	pc, [ip, #4068]!	; 0xfe4

00010fa8 <__aeabi_uidiv@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #135168	; 0x21000
   10fb0:	ldr	pc, [ip, #4060]!	; 0xfdc

00010fb4 <fgets@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #135168	; 0x21000
   10fbc:	ldr	pc, [ip, #4052]!	; 0xfd4

00010fc0 <__aeabi_idiv@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #135168	; 0x21000
   10fc8:	ldr	pc, [ip, #4044]!	; 0xfcc

00010fcc <fputc@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #135168	; 0x21000
   10fd4:	ldr	pc, [ip, #4036]!	; 0xfc4

00010fd8 <fwrite@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #135168	; 0x21000
   10fe0:	ldr	pc, [ip, #4028]!	; 0xfbc

00010fe4 <memcpy@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #135168	; 0x21000
   10fec:	ldr	pc, [ip, #4020]!	; 0xfb4

00010ff0 <tan@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #135168	; 0x21000
   10ff8:	ldr	pc, [ip, #4012]!	; 0xfac

00010ffc <malloc@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #135168	; 0x21000
   11004:	ldr	pc, [ip, #4004]!	; 0xfa4

00011008 <strlen@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #135168	; 0x21000
   11010:	ldr	pc, [ip, #3996]!	; 0xf9c

00011014 <__snprintf_chk@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #135168	; 0x21000
   1101c:	ldr	pc, [ip, #3988]!	; 0xf94

00011020 <fclose@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #135168	; 0x21000
   11028:	ldr	pc, [ip, #3980]!	; 0xf8c

0001102c <write@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #135168	; 0x21000
   11034:	ldr	pc, [ip, #3972]!	; 0xf84

00011038 <__gxx_personality_v0@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #135168	; 0x21000
   11040:	ldr	pc, [ip, #3964]!	; 0xf7c

00011044 <_exit@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #135168	; 0x21000
   1104c:	ldr	pc, [ip, #3956]!	; 0xf74

00011050 <strcmp@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #135168	; 0x21000
   11058:	ldr	pc, [ip, #3948]!	; 0xf6c

0001105c <__errno_location@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #135168	; 0x21000
   11064:	ldr	pc, [ip, #3940]!	; 0xf64

00011068 <sscanf@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #135168	; 0x21000
   11070:	ldr	pc, [ip, #3932]!	; 0xf5c

00011074 <strncpy@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #135168	; 0x21000
   1107c:	ldr	pc, [ip, #3924]!	; 0xf54

00011080 <fflush@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #135168	; 0x21000
   11088:	ldr	pc, [ip, #3916]!	; 0xf4c

0001108c <fopen64@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #135168	; 0x21000
   11094:	ldr	pc, [ip, #3908]!	; 0xf44

00011098 <__sprintf_chk@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #135168	; 0x21000
   110a0:	ldr	pc, [ip, #3900]!	; 0xf3c

000110a4 <fputs@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #135168	; 0x21000
   110ac:	ldr	pc, [ip, #3892]!	; 0xf34

000110b0 <getenv@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #135168	; 0x21000
   110b8:	ldr	pc, [ip, #3884]!	; 0xf2c

000110bc <__libc_start_main@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #135168	; 0x21000
   110c4:	ldr	pc, [ip, #3876]!	; 0xf24

000110c8 <__gmon_start__@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #135168	; 0x21000
   110d0:	ldr	pc, [ip, #3868]!	; 0xf1c

000110d4 <__cxa_pure_virtual@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #135168	; 0x21000
   110dc:	ldr	pc, [ip, #3860]!	; 0xf14

000110e0 <strchr@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #135168	; 0x21000
   110e8:	ldr	pc, [ip, #3852]!	; 0xf0c

000110ec <__printf_chk@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #135168	; 0x21000
   110f4:	ldr	pc, [ip, #3844]!	; 0xf04

Disassembly of section .text:

000110f8 <_Znwj@@Base-0xb5c4>:
   110f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   110fc:	mov	r6, r0
   11100:	ldr	sl, [pc, #572]	; 11344 <__printf_chk@plt+0x258>
   11104:	ldr	r3, [r1]
   11108:	sub	sp, sp, #12
   1110c:	ldr	r0, [pc, #564]	; 11348 <__printf_chk@plt+0x25c>
   11110:	str	r3, [sl]
   11114:	mov	r5, r1
   11118:	bl	110b0 <getenv@plt>
   1111c:	ldr	fp, [pc, #552]	; 1134c <__printf_chk@plt+0x260>
   11120:	ldr	r1, [pc, #552]	; 11350 <__printf_chk@plt+0x264>
   11124:	ldr	r8, [pc, #552]	; 11354 <__printf_chk@plt+0x268>
   11128:	ldr	r7, [pc, #552]	; 11358 <__printf_chk@plt+0x26c>
   1112c:	ldr	r9, [pc, #552]	; 1135c <__printf_chk@plt+0x270>
   11130:	cmp	r0, #0
   11134:	movne	r2, #1
   11138:	ldrne	r3, [pc, #544]	; 11360 <__printf_chk@plt+0x274>
   1113c:	ldr	r0, [fp]
   11140:	strne	r2, [r3]
   11144:	bl	10ee8 <setbuf@plt>
   11148:	ldr	r1, [pc, #532]	; 11364 <__printf_chk@plt+0x278>
   1114c:	mov	r0, #0
   11150:	bl	10f90 <setlocale@plt>
   11154:	mov	r4, #0
   11158:	str	r4, [sp]
   1115c:	mov	r3, r8
   11160:	mov	r2, r7
   11164:	mov	r1, r5
   11168:	mov	r0, r6
   1116c:	bl	1b4fc <__printf_chk@plt+0xa410>
   11170:	cmn	r0, #1
   11174:	beq	112f8 <__printf_chk@plt+0x20c>
   11178:	cmp	r0, #100	; 0x64
   1117c:	beq	11298 <__printf_chk@plt+0x1ac>
   11180:	ble	111c8 <__printf_chk@plt+0xdc>
   11184:	cmp	r0, #111	; 0x6f
   11188:	beq	11290 <__printf_chk@plt+0x1a4>
   1118c:	ble	11210 <__printf_chk@plt+0x124>
   11190:	cmp	r0, #117	; 0x75
   11194:	beq	11278 <__printf_chk@plt+0x18c>
   11198:	ble	111f8 <__printf_chk@plt+0x10c>
   1119c:	cmp	r0, #118	; 0x76
   111a0:	beq	112d0 <__printf_chk@plt+0x1e4>
   111a4:	cmp	r0, #256	; 0x100
   111a8:	bne	11228 <__printf_chk@plt+0x13c>
   111ac:	ldr	r3, [pc, #436]	; 11368 <__printf_chk@plt+0x27c>
   111b0:	ldr	r2, [sl]
   111b4:	ldr	r1, [pc, #432]	; 1136c <__printf_chk@plt+0x280>
   111b8:	ldr	r0, [r3]
   111bc:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   111c0:	mov	r0, #0
   111c4:	bl	10eac <exit@plt>
   111c8:	cmp	r0, #73	; 0x49
   111cc:	beq	11158 <__printf_chk@plt+0x6c>
   111d0:	ble	11238 <__printf_chk@plt+0x14c>
   111d4:	cmp	r0, #98	; 0x62
   111d8:	streq	r4, [r9, #4]
   111dc:	beq	11154 <__printf_chk@plt+0x68>
   111e0:	bgt	112c0 <__printf_chk@plt+0x1d4>
   111e4:	cmp	r0, #85	; 0x55
   111e8:	moveq	r3, #1
   111ec:	strbeq	r3, [r9]
   111f0:	beq	11154 <__printf_chk@plt+0x68>
   111f4:	b	11228 <__printf_chk@plt+0x13c>
   111f8:	cmp	r0, #114	; 0x72
   111fc:	moveq	r2, #1
   11200:	ldreq	r3, [pc, #344]	; 11360 <__printf_chk@plt+0x274>
   11204:	streq	r2, [r3, #28]
   11208:	beq	11154 <__printf_chk@plt+0x68>
   1120c:	b	11228 <__printf_chk@plt+0x13c>
   11210:	cmp	r0, #104	; 0x68
   11214:	beq	112a0 <__printf_chk@plt+0x1b4>
   11218:	cmp	r0, #105	; 0x69
   1121c:	beq	11280 <__printf_chk@plt+0x194>
   11220:	cmp	r0, #102	; 0x66
   11224:	beq	112b0 <__printf_chk@plt+0x1c4>
   11228:	ldr	r1, [pc, #320]	; 11370 <__printf_chk@plt+0x284>
   1122c:	mov	r0, #912	; 0x390
   11230:	bl	16250 <__printf_chk@plt+0x5164>
   11234:	b	11154 <__printf_chk@plt+0x68>
   11238:	cmp	r0, #66	; 0x42
   1123c:	beq	112ec <__printf_chk@plt+0x200>
   11240:	cmp	r0, #70	; 0x46
   11244:	bne	11258 <__printf_chk@plt+0x16c>
   11248:	ldr	r3, [pc, #292]	; 11374 <__printf_chk@plt+0x288>
   1124c:	ldr	r0, [r3]
   11250:	bl	1a738 <__printf_chk@plt+0x964c>
   11254:	b	11154 <__printf_chk@plt+0x68>
   11258:	cmp	r0, #63	; 0x3f
   1125c:	bne	11228 <__printf_chk@plt+0x13c>
   11260:	ldr	r2, [sl]
   11264:	ldr	r0, [fp]
   11268:	ldr	r1, [pc, #252]	; 1136c <__printf_chk@plt+0x280>
   1126c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   11270:	mov	r0, #1
   11274:	bl	10eac <exit@plt>
   11278:	str	r4, [r9, #8]
   1127c:	b	11154 <__printf_chk@plt+0x68>
   11280:	ldr	r3, [pc, #216]	; 11360 <__printf_chk@plt+0x274>
   11284:	mov	r2, #1
   11288:	str	r2, [r3, #24]
   1128c:	b	11154 <__printf_chk@plt+0x68>
   11290:	str	r4, [r9, #24]
   11294:	b	11154 <__printf_chk@plt+0x68>
   11298:	str	r4, [r9, #20]
   1129c:	b	11154 <__printf_chk@plt+0x68>
   112a0:	ldr	r3, [pc, #184]	; 11360 <__printf_chk@plt+0x274>
   112a4:	mov	r2, #1
   112a8:	str	r2, [r3, #32]
   112ac:	b	11154 <__printf_chk@plt+0x68>
   112b0:	ldr	r3, [pc, #168]	; 11360 <__printf_chk@plt+0x274>
   112b4:	mov	r2, #1
   112b8:	str	r2, [r3, #36]	; 0x24
   112bc:	b	11154 <__printf_chk@plt+0x68>
   112c0:	ldr	r3, [pc, #152]	; 11360 <__printf_chk@plt+0x274>
   112c4:	mov	r2, #1
   112c8:	str	r2, [r3]
   112cc:	b	11154 <__printf_chk@plt+0x68>
   112d0:	ldr	r3, [pc, #160]	; 11378 <__printf_chk@plt+0x28c>
   112d4:	ldr	r1, [pc, #160]	; 1137c <__printf_chk@plt+0x290>
   112d8:	mov	r0, #1
   112dc:	ldr	r2, [r3]
   112e0:	bl	110ec <__printf_chk@plt>
   112e4:	mov	r0, #0
   112e8:	bl	10eac <exit@plt>
   112ec:	mov	r3, #2
   112f0:	strb	r3, [r9]
   112f4:	b	11154 <__printf_chk@plt+0x68>
   112f8:	bl	11674 <__printf_chk@plt+0x588>
   112fc:	ldr	r3, [pc, #124]	; 11380 <__printf_chk@plt+0x294>
   11300:	ldr	r3, [r3]
   11304:	cmp	r3, r6
   11308:	bge	11338 <__printf_chk@plt+0x24c>
   1130c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11310:	add	r4, r5, r6, lsl #2
   11314:	sub	r4, r4, #4
   11318:	add	r5, r5, r3, lsl #2
   1131c:	ldr	r0, [r5, #4]!
   11320:	bl	15074 <__printf_chk@plt+0x3f88>
   11324:	cmp	r5, r4
   11328:	bne	1131c <__printf_chk@plt+0x230>
   1132c:	mov	r0, #0
   11330:	add	sp, sp, #12
   11334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11338:	ldr	r0, [pc, #68]	; 11384 <__printf_chk@plt+0x298>
   1133c:	bl	15074 <__printf_chk@plt+0x3f88>
   11340:	b	1132c <__printf_chk@plt+0x240>
   11344:	andeq	r7, r3, r4, lsl r7
   11348:	andeq	pc, r1, ip, asr #15
   1134c:	ldrdeq	r3, [r3], -r0
   11350:	andeq	r3, r3, r4, lsl #30
   11354:	andeq	pc, r1, r8, lsr #9
   11358:	ldrdeq	pc, [r1], -ip
   1135c:	andeq	r3, r3, r8
   11360:	ldrdeq	r3, [r3], -ip
   11364:	andeq	pc, r1, r0, lsr #29
   11368:	ldrdeq	r3, [r3], -r4
   1136c:	andeq	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   11370:	andeq	pc, r1, ip, lsl #10
   11374:	andeq	r7, r3, ip, lsr r7
   11378:			; <UNDEFINED> instruction: 0x00033ebc
   1137c:	strdeq	pc, [r1], -r0
   11380:	andeq	r3, r3, r0, lsr r0
   11384:	andeq	pc, r1, r0, asr #16
   11388:	push	{r4, lr}
   1138c:	ldr	r4, [pc, #44]	; 113c0 <__printf_chk@plt+0x2d4>
   11390:	mov	r0, r4
   11394:	bl	17000 <__printf_chk@plt+0x5f14>
   11398:	ldr	r3, [pc, #36]	; 113c4 <__printf_chk@plt+0x2d8>
   1139c:	mov	ip, #0
   113a0:	add	r0, r4, #4
   113a4:	ldr	r3, [r3]
   113a8:	str	ip, [r4, #4]
   113ac:	str	r3, [r4, #28]
   113b0:	ldr	r2, [pc, #16]	; 113c8 <__printf_chk@plt+0x2dc>
   113b4:	ldr	r1, [pc, #16]	; 113cc <__printf_chk@plt+0x2e0>
   113b8:	pop	{r4, lr}
   113bc:	b	10e64 <__aeabi_atexit@plt>
   113c0:	andeq	r5, r3, r4, lsr #30
   113c4:	andeq	r7, r3, r4, lsr r7
   113c8:	andeq	r3, r3, r4
   113cc:			; <UNDEFINED> instruction: 0x000162b0
   113d0:	ldr	r3, [pc, #12]	; 113e4 <__printf_chk@plt+0x2f8>
   113d4:	ldr	r3, [r3]
   113d8:	cmp	r3, #0
   113dc:	bxne	lr
   113e0:	b	16cb4 <__printf_chk@plt+0x5bc8>
   113e4:	andeq	r5, r3, r4, asr #30
   113e8:	ldr	r3, [pc, #8]	; 113f8 <__printf_chk@plt+0x30c>
   113ec:	mov	r2, #0
   113f0:	str	r2, [r3]
   113f4:	bx	lr
   113f8:	andeq	r6, r3, r8, asr #20
   113fc:	push	{r4, lr}
   11400:	ldr	r4, [pc, #16]	; 11418 <__printf_chk@plt+0x32c>
   11404:	mov	r0, r4
   11408:	bl	17000 <__printf_chk@plt+0x5f14>
   1140c:	add	r0, r4, #4
   11410:	pop	{r4, lr}
   11414:	b	1c9f4 <_ZdlPv@@Base+0x2e8>
   11418:	andeq	r6, r3, r8, asr sl
   1141c:	push	{r4, lr}
   11420:	sub	sp, sp, #8
   11424:	ldr	r4, [pc, #44]	; 11458 <__printf_chk@plt+0x36c>
   11428:	mov	r3, #0
   1142c:	mov	r0, r4
   11430:	str	r3, [sp]
   11434:	ldr	r2, [pc, #32]	; 1145c <__printf_chk@plt+0x370>
   11438:	ldr	r1, [pc, #32]	; 11460 <__printf_chk@plt+0x374>
   1143c:	bl	1cad0 <_ZdlPv@@Base+0x3c4>
   11440:	mov	r0, r4
   11444:	ldr	r2, [pc, #24]	; 11464 <__printf_chk@plt+0x378>
   11448:	ldr	r1, [pc, #24]	; 11468 <__printf_chk@plt+0x37c>
   1144c:	add	sp, sp, #8
   11450:	pop	{r4, lr}
   11454:	b	10e64 <__aeabi_atexit@plt>
   11458:	andeq	r6, r3, r0, ror #20
   1145c:	andeq	r0, r2, r8, asr #13
   11460:	andeq	r0, r2, r0, lsl r7
   11464:	andeq	r3, r3, r4
   11468:	andeq	ip, r1, r4, lsl #25
   1146c:	push	{r4, lr}
   11470:	ldr	r4, [pc, #32]	; 11498 <__printf_chk@plt+0x3ac>
   11474:	mov	r0, r4
   11478:	bl	1b608 <__printf_chk@plt+0xa51c>
   1147c:	mov	r0, r4
   11480:	ldr	r2, [pc, #20]	; 1149c <__printf_chk@plt+0x3b0>
   11484:	ldr	r1, [pc, #20]	; 114a0 <__printf_chk@plt+0x3b4>
   11488:	bl	10e64 <__aeabi_atexit@plt>
   1148c:	add	r0, r4, #12
   11490:	pop	{r4, lr}
   11494:	b	1ba14 <__printf_chk@plt+0xa928>
   11498:	ldrdeq	r6, [r3], -r8
   1149c:	andeq	r3, r3, r4
   114a0:	andeq	fp, r1, ip, lsr #11
   114a4:	push	{r4, lr}
   114a8:	ldr	r4, [pc, #24]	; 114c8 <__printf_chk@plt+0x3dc>
   114ac:	mov	r0, r4
   114b0:	bl	1c388 <__printf_chk@plt+0xb29c>
   114b4:	mov	r0, r4
   114b8:	ldr	r2, [pc, #12]	; 114cc <__printf_chk@plt+0x3e0>
   114bc:	ldr	r1, [pc, #12]	; 114d0 <__printf_chk@plt+0x3e4>
   114c0:	pop	{r4, lr}
   114c4:	b	10e64 <__aeabi_atexit@plt>
   114c8:	andeq	r6, r3, r8, lsl fp
   114cc:	andeq	r3, r3, r4
   114d0:	andeq	ip, r1, r8, rrx
   114d4:	ldr	r3, [pc, #12]	; 114e8 <__printf_chk@plt+0x3fc>
   114d8:	ldr	r3, [r3, #984]	; 0x3d8
   114dc:	cmp	r3, #0
   114e0:	bxne	lr
   114e4:	b	1c81c <_ZdlPv@@Base+0x110>
   114e8:	andeq	r7, r3, r8, lsr r3
   114ec:	ldr	r3, [pc, #36]	; 11518 <__printf_chk@plt+0x42c>
   114f0:	push	{lr}		; (str lr, [sp, #-4]!)
   114f4:	mov	ip, #0
   114f8:	ldr	lr, [pc, #28]	; 1151c <__printf_chk@plt+0x430>
   114fc:	add	r0, r3, #28
   11500:	str	lr, [r3, #24]
   11504:	mov	r2, ip
   11508:	ldr	r1, [pc, #16]	; 11520 <__printf_chk@plt+0x434>
   1150c:	pop	{lr}		; (ldr lr, [sp], #4)
   11510:	str	ip, [r3, #20]
   11514:	b	1d1a4 <_ZdlPv@@Base+0xa98>
   11518:	andeq	r7, r3, r8, lsl r7
   1151c:	andeq	pc, r1, r0, lsr #29
   11520:	andeq	pc, r1, r8, asr #29
   11524:	ldr	r0, [pc]	; 1152c <__printf_chk@plt+0x440>
   11528:	b	17000 <__printf_chk@plt+0x5f14>
   1152c:	andeq	r7, r3, r8, lsr r7
   11530:	mov	fp, #0
   11534:	mov	lr, #0
   11538:	pop	{r1}		; (ldr r1, [sp], #4)
   1153c:	mov	r2, sp
   11540:	push	{r2}		; (str r2, [sp, #-4]!)
   11544:	push	{r0}		; (str r0, [sp, #-4]!)
   11548:	ldr	ip, [pc, #16]	; 11560 <__printf_chk@plt+0x474>
   1154c:	push	{ip}		; (str ip, [sp, #-4]!)
   11550:	ldr	r0, [pc, #12]	; 11564 <__printf_chk@plt+0x478>
   11554:	ldr	r3, [pc, #12]	; 11568 <__printf_chk@plt+0x47c>
   11558:	bl	110bc <__libc_start_main@plt>
   1155c:	bl	10edc <abort@plt>
   11560:	andeq	pc, r1, r8, lsl #8
   11564:	strdeq	r1, [r1], -r8
   11568:	andeq	pc, r1, r8, lsr #7
   1156c:	ldr	r3, [pc, #20]	; 11588 <__printf_chk@plt+0x49c>
   11570:	ldr	r2, [pc, #20]	; 1158c <__printf_chk@plt+0x4a0>
   11574:	add	r3, pc, r3
   11578:	ldr	r2, [r3, r2]
   1157c:	cmp	r2, #0
   11580:	bxeq	lr
   11584:	b	110c8 <__gmon_start__@plt>
   11588:	muleq	r2, r8, r9
   1158c:	andeq	r0, r0, r8, ror #1
   11590:	ldr	r0, [pc, #24]	; 115b0 <__printf_chk@plt+0x4c4>
   11594:	ldr	r3, [pc, #24]	; 115b4 <__printf_chk@plt+0x4c8>
   11598:	cmp	r3, r0
   1159c:	bxeq	lr
   115a0:	ldr	r3, [pc, #16]	; 115b8 <__printf_chk@plt+0x4cc>
   115a4:	cmp	r3, #0
   115a8:	bxeq	lr
   115ac:	bx	r3
   115b0:	andeq	r3, r3, r8, asr #29
   115b4:	andeq	r3, r3, r8, asr #29
   115b8:	andeq	r0, r0, r0
   115bc:	ldr	r0, [pc, #36]	; 115e8 <__printf_chk@plt+0x4fc>
   115c0:	ldr	r1, [pc, #36]	; 115ec <__printf_chk@plt+0x500>
   115c4:	sub	r1, r1, r0
   115c8:	asr	r1, r1, #2
   115cc:	add	r1, r1, r1, lsr #31
   115d0:	asrs	r1, r1, #1
   115d4:	bxeq	lr
   115d8:	ldr	r3, [pc, #16]	; 115f0 <__printf_chk@plt+0x504>
   115dc:	cmp	r3, #0
   115e0:	bxeq	lr
   115e4:	bx	r3
   115e8:	andeq	r3, r3, r8, asr #29
   115ec:	andeq	r3, r3, r8, asr #29
   115f0:	andeq	r0, r0, r0
   115f4:	push	{r4, lr}
   115f8:	ldr	r4, [pc, #24]	; 11618 <__printf_chk@plt+0x52c>
   115fc:	ldrb	r3, [r4]
   11600:	cmp	r3, #0
   11604:	popne	{r4, pc}
   11608:	bl	11590 <__printf_chk@plt+0x4a4>
   1160c:	mov	r3, #1
   11610:	strb	r3, [r4]
   11614:	pop	{r4, pc}
   11618:	ldrdeq	r3, [r3], -r8
   1161c:	b	115bc <__printf_chk@plt+0x4d0>
   11620:	ldr	r3, [pc, #20]	; 1163c <__printf_chk@plt+0x550>
   11624:	push	{r4, lr}
   11628:	mov	r4, r0
   1162c:	str	r3, [r0]
   11630:	bl	17594 <__printf_chk@plt+0x64a8>
   11634:	mov	r0, r4
   11638:	pop	{r4, pc}
   1163c:	andeq	pc, r1, r0, lsr #8
   11640:	ldr	r3, [pc, #40]	; 11670 <__printf_chk@plt+0x584>
   11644:	push	{r4, lr}
   11648:	mov	r4, r0
   1164c:	str	r3, [r0]
   11650:	bl	17594 <__printf_chk@plt+0x64a8>
   11654:	mov	r0, r4
   11658:	bl	1c70c <_ZdlPv@@Base>
   1165c:	mov	r0, r4
   11660:	pop	{r4, pc}
   11664:	mov	r0, r4
   11668:	bl	1c70c <_ZdlPv@@Base>
   1166c:	bl	10f3c <__cxa_end_cleanup@plt>
   11670:	andeq	pc, r1, r0, lsr #8
   11674:	ldr	r3, [pc, #88]	; 116d4 <__printf_chk@plt+0x5e8>
   11678:	ldr	r2, [r3]
   1167c:	cmp	r2, #0
   11680:	beq	116ac <__printf_chk@plt+0x5c0>
   11684:	ldr	r2, [pc, #76]	; 116d8 <__printf_chk@plt+0x5ec>
   11688:	mov	r1, #0
   1168c:	str	r1, [r3, #4]
   11690:	ldrb	ip, [r2]
   11694:	ldmib	r2, {r0, r2}
   11698:	str	r1, [r3, #8]
   1169c:	strb	ip, [r3, #12]
   116a0:	str	r0, [r3, #16]
   116a4:	str	r2, [r3, #20]
   116a8:	bx	lr
   116ac:	ldr	ip, [r3, #24]
   116b0:	ldr	r0, [r3, #28]
   116b4:	mov	r2, #1
   116b8:	mov	r1, #3
   116bc:	str	ip, [r3, #4]
   116c0:	str	r0, [r3, #8]
   116c4:	strb	r1, [r3, #12]
   116c8:	str	r2, [r3, #16]
   116cc:	str	r2, [r3, #20]
   116d0:	bx	lr
   116d4:	ldrdeq	r3, [r3], -ip
   116d8:	andeq	r3, r3, r8
   116dc:	mov	r2, #0
   116e0:	str	r2, [r0]
   116e4:	str	r2, [r0, #4]
   116e8:	bx	lr
   116ec:	mov	r3, #17
   116f0:	push	{r4, lr}
   116f4:	mov	r4, r0
   116f8:	str	r3, [r0, #4]
   116fc:	mov	r0, #136	; 0x88
   11700:	bl	10ed0 <_Znaj@plt>
   11704:	mov	r2, #0
   11708:	mov	r3, r0
   1170c:	add	r1, r0, #136	; 0x88
   11710:	str	r2, [r3]
   11714:	str	r2, [r3, #4]
   11718:	add	r3, r3, #8
   1171c:	cmp	r1, r3
   11720:	bne	11710 <__printf_chk@plt+0x624>
   11724:	str	r0, [r4]
   11728:	str	r2, [r4, #8]
   1172c:	mov	r0, r4
   11730:	pop	{r4, pc}
   11734:	ldr	r3, [r0, #4]
   11738:	push	{r4, r5, r6, lr}
   1173c:	cmp	r3, #0
   11740:	mov	r5, r0
   11744:	beq	11768 <__printf_chk@plt+0x67c>
   11748:	mov	r4, #0
   1174c:	ldr	r3, [r5]
   11750:	ldr	r0, [r3, r4, lsl #3]
   11754:	bl	10e88 <free@plt>
   11758:	ldr	r3, [r5, #4]
   1175c:	add	r4, r4, #1
   11760:	cmp	r3, r4
   11764:	bhi	1174c <__printf_chk@plt+0x660>
   11768:	ldr	r0, [r5]
   1176c:	cmp	r0, #0
   11770:	beq	11778 <__printf_chk@plt+0x68c>
   11774:	bl	10f6c <_ZdaPv@plt>
   11778:	mov	r0, r5
   1177c:	pop	{r4, r5, r6, pc}
   11780:	push	{r4, lr}
   11784:	mov	r4, r0
   11788:	ldr	r0, [r0, #36]	; 0x24
   1178c:	ldr	r3, [pc, #36]	; 117b8 <__printf_chk@plt+0x6cc>
   11790:	cmp	r0, #0
   11794:	str	r3, [r4]
   11798:	beq	117a0 <__printf_chk@plt+0x6b4>
   1179c:	bl	10f6c <_ZdaPv@plt>
   117a0:	add	r0, r4, #68	; 0x44
   117a4:	bl	11734 <__printf_chk@plt+0x648>
   117a8:	mov	r0, r4
   117ac:	bl	15cb8 <__printf_chk@plt+0x4bcc>
   117b0:	mov	r0, r4
   117b4:	pop	{r4, pc}
   117b8:	andeq	pc, r1, r4, lsr r4	; <UNPREDICTABLE>
   117bc:	push	{r4, lr}
   117c0:	mov	r4, r0
   117c4:	bl	11780 <__printf_chk@plt+0x694>
   117c8:	mov	r0, r4
   117cc:	bl	1c70c <_ZdlPv@@Base>
   117d0:	mov	r0, r4
   117d4:	pop	{r4, pc}
   117d8:	mov	r0, r4
   117dc:	bl	1c70c <_ZdlPv@@Base>
   117e0:	bl	10f3c <__cxa_end_cleanup@plt>
   117e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117e8:	subs	r7, r1, #0
   117ec:	sub	sp, sp, #12
   117f0:	mov	r9, r0
   117f4:	mov	sl, r2
   117f8:	beq	118b0 <__printf_chk@plt+0x7c4>
   117fc:	mov	r0, r7
   11800:	bl	1ca1c <_ZdlPv@@Base+0x310>
   11804:	ldr	r8, [r9, #4]
   11808:	mov	r1, r8
   1180c:	str	r0, [sp, #4]
   11810:	bl	10ea0 <__aeabi_uidivmod@plt>
   11814:	ldr	r5, [r9]
   11818:	mov	r4, r1
   1181c:	b	11838 <__printf_chk@plt+0x74c>
   11820:	bl	11050 <strcmp@plt>
   11824:	cmp	r0, #0
   11828:	beq	118a0 <__printf_chk@plt+0x7b4>
   1182c:	cmp	r4, #0
   11830:	subeq	r4, r8, #1
   11834:	subne	r4, r4, #1
   11838:	ldr	fp, [r5, r4, lsl #3]
   1183c:	mov	r1, r7
   11840:	subs	r0, fp, #0
   11844:	add	r6, r5, r4, lsl #3
   11848:	bne	11820 <__printf_chk@plt+0x734>
   1184c:	cmp	sl, #0
   11850:	beq	11894 <__printf_chk@plt+0x7a8>
   11854:	ldr	r4, [r9, #8]
   11858:	cmp	r8, r4, lsl #2
   1185c:	bls	118c0 <__printf_chk@plt+0x7d4>
   11860:	mov	r0, r7
   11864:	bl	11008 <strlen@plt>
   11868:	add	r4, r4, #1
   1186c:	add	r5, r0, #1
   11870:	mov	r0, r5
   11874:	bl	10ffc <malloc@plt>
   11878:	mov	r2, r5
   1187c:	mov	r1, r7
   11880:	mov	fp, r0
   11884:	bl	10fe4 <memcpy@plt>
   11888:	str	fp, [r6]
   1188c:	str	sl, [r6, #4]
   11890:	str	r4, [r9, #8]
   11894:	mov	r0, fp
   11898:	add	sp, sp, #12
   1189c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118a0:	mov	r0, fp
   118a4:	str	sl, [r6, #4]
   118a8:	add	sp, sp, #12
   118ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118b0:	ldr	r1, [pc, #320]	; 119f8 <__printf_chk@plt+0x90c>
   118b4:	mov	r0, #27
   118b8:	bl	16250 <__printf_chk@plt+0x5164>
   118bc:	b	117fc <__printf_chk@plt+0x710>
   118c0:	mov	r0, r8
   118c4:	bl	1ca64 <_ZdlPv@@Base+0x358>
   118c8:	cmn	r0, #-268435455	; 0xf0000001
   118cc:	mov	r6, r0
   118d0:	str	r0, [r9, #4]
   118d4:	lslls	r0, r0, #3
   118d8:	mvnhi	r0, #0
   118dc:	bl	10ed0 <_Znaj@plt>
   118e0:	subs	r2, r6, #1
   118e4:	movpl	r1, #0
   118e8:	mov	r4, r0
   118ec:	movpl	r3, r0
   118f0:	bmi	1190c <__printf_chk@plt+0x820>
   118f4:	sub	r2, r2, #1
   118f8:	cmn	r2, #1
   118fc:	str	r1, [r3]
   11900:	str	r1, [r3, #4]
   11904:	add	r3, r3, #8
   11908:	bne	118f4 <__printf_chk@plt+0x808>
   1190c:	cmp	r8, #0
   11910:	str	r4, [r9]
   11914:	addne	r4, r5, r8, lsl #3
   11918:	addne	r4, r4, #4
   1191c:	addne	r6, r5, #4
   11920:	bne	11938 <__printf_chk@plt+0x84c>
   11924:	b	1199c <__printf_chk@plt+0x8b0>
   11928:	bl	10e88 <free@plt>
   1192c:	add	r6, r6, #8
   11930:	cmp	r4, r6
   11934:	beq	11998 <__printf_chk@plt+0x8ac>
   11938:	ldr	r0, [r6, #-4]
   1193c:	cmp	r0, #0
   11940:	beq	1192c <__printf_chk@plt+0x840>
   11944:	ldr	r3, [r6]
   11948:	cmp	r3, #0
   1194c:	beq	11928 <__printf_chk@plt+0x83c>
   11950:	bl	1ca1c <_ZdlPv@@Base+0x310>
   11954:	ldr	r8, [r9, #4]
   11958:	mov	r1, r8
   1195c:	bl	10ea0 <__aeabi_uidivmod@plt>
   11960:	ldr	r3, [r9]
   11964:	b	11974 <__printf_chk@plt+0x888>
   11968:	cmp	r1, #0
   1196c:	subeq	r1, r8, #1
   11970:	subne	r1, r1, #1
   11974:	ldr	r2, [r3, r1, lsl #3]
   11978:	add	r0, r3, r1, lsl #3
   1197c:	cmp	r2, #0
   11980:	bne	11968 <__printf_chk@plt+0x87c>
   11984:	ldrd	r2, [r6, #-4]
   11988:	add	r6, r6, #8
   1198c:	cmp	r4, r6
   11990:	strd	r2, [r0]
   11994:	bne	11938 <__printf_chk@plt+0x84c>
   11998:	ldr	r4, [r9]
   1199c:	ldr	fp, [r9, #4]
   119a0:	ldr	r0, [sp, #4]
   119a4:	mov	r1, fp
   119a8:	bl	10ea0 <__aeabi_uidivmod@plt>
   119ac:	b	119bc <__printf_chk@plt+0x8d0>
   119b0:	cmp	r1, #0
   119b4:	subeq	r1, fp, #1
   119b8:	subne	r1, r1, #1
   119bc:	ldr	r2, [r4, r1, lsl #3]
   119c0:	lsl	r8, r1, #3
   119c4:	cmp	r2, #0
   119c8:	add	r6, r4, r8
   119cc:	bne	119b0 <__printf_chk@plt+0x8c4>
   119d0:	cmp	r5, #0
   119d4:	beq	119f0 <__printf_chk@plt+0x904>
   119d8:	mov	r0, r5
   119dc:	bl	10f6c <_ZdaPv@plt>
   119e0:	ldr	r6, [r9]
   119e4:	ldr	r4, [r9, #8]
   119e8:	add	r6, r6, r8
   119ec:	b	11860 <__printf_chk@plt+0x774>
   119f0:	ldr	r4, [r9, #8]
   119f4:	b	11860 <__printf_chk@plt+0x774>
   119f8:	andeq	pc, r1, ip, lsl #10
   119fc:	push	{r4, r5, r6, r7, r8, lr}
   11a00:	subs	r6, r1, #0
   11a04:	mov	r5, r0
   11a08:	beq	11a6c <__printf_chk@plt+0x980>
   11a0c:	mov	r0, r6
   11a10:	bl	1ca1c <_ZdlPv@@Base+0x310>
   11a14:	ldr	r8, [r5, #4]
   11a18:	mov	r1, r8
   11a1c:	bl	10ea0 <__aeabi_uidivmod@plt>
   11a20:	ldr	r5, [r5]
   11a24:	mov	r4, r1
   11a28:	b	11a44 <__printf_chk@plt+0x958>
   11a2c:	bl	11050 <strcmp@plt>
   11a30:	cmp	r0, #0
   11a34:	beq	11a60 <__printf_chk@plt+0x974>
   11a38:	cmp	r4, #0
   11a3c:	subeq	r4, r8, #1
   11a40:	subne	r4, r4, #1
   11a44:	ldr	r3, [r5, r4, lsl #3]
   11a48:	mov	r1, r6
   11a4c:	subs	r0, r3, #0
   11a50:	add	r7, r5, r4, lsl #3
   11a54:	bne	11a2c <__printf_chk@plt+0x940>
   11a58:	mov	r0, r3
   11a5c:	pop	{r4, r5, r6, r7, r8, pc}
   11a60:	ldr	r3, [r7, #4]
   11a64:	mov	r0, r3
   11a68:	pop	{r4, r5, r6, r7, r8, pc}
   11a6c:	ldr	r1, [pc, #8]	; 11a7c <__printf_chk@plt+0x990>
   11a70:	mov	r0, #27
   11a74:	bl	16250 <__printf_chk@plt+0x5164>
   11a78:	b	11a0c <__printf_chk@plt+0x920>
   11a7c:	andeq	pc, r1, ip, lsl #10
   11a80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11a84:	mov	sl, r1
   11a88:	ldr	r7, [r1]
   11a8c:	mov	r5, r0
   11a90:	cmp	r7, #0
   11a94:	beq	11afc <__printf_chk@plt+0xa10>
   11a98:	mov	r0, r7
   11a9c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   11aa0:	ldr	r9, [r5, #4]
   11aa4:	mov	r1, r9
   11aa8:	bl	10ea0 <__aeabi_uidivmod@plt>
   11aac:	ldr	r6, [r5]
   11ab0:	mov	r4, r1
   11ab4:	b	11ad0 <__printf_chk@plt+0x9e4>
   11ab8:	bl	11050 <strcmp@plt>
   11abc:	cmp	r0, #0
   11ac0:	beq	11aec <__printf_chk@plt+0xa00>
   11ac4:	cmp	r4, #0
   11ac8:	subeq	r4, r9, #1
   11acc:	subne	r4, r4, #1
   11ad0:	ldr	r5, [r6, r4, lsl #3]
   11ad4:	mov	r1, r7
   11ad8:	subs	r0, r5, #0
   11adc:	add	r8, r6, r4, lsl #3
   11ae0:	bne	11ab8 <__printf_chk@plt+0x9cc>
   11ae4:	mov	r0, r5
   11ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11aec:	str	r5, [sl]
   11af0:	ldr	r5, [r8, #4]
   11af4:	mov	r0, r5
   11af8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11afc:	ldr	r1, [pc, #8]	; 11b0c <__printf_chk@plt+0xa20>
   11b00:	mov	r0, #27
   11b04:	bl	16250 <__printf_chk@plt+0x5164>
   11b08:	b	11a98 <__printf_chk@plt+0x9ac>
   11b0c:	andeq	pc, r1, ip, lsl #10
   11b10:	mov	r2, #0
   11b14:	stm	r0, {r1, r2}
   11b18:	bx	lr
   11b1c:	ldr	ip, [r0]
   11b20:	push	{r4, r5, r6, r7, lr}
   11b24:	ldrd	r4, [ip]
   11b28:	ldr	r3, [r0, #4]
   11b2c:	cmp	r3, r5
   11b30:	bcs	11ba0 <__printf_chk@plt+0xab4>
   11b34:	ldr	lr, [r4, r3, lsl #3]
   11b38:	add	r6, r4, r3, lsl #3
   11b3c:	cmp	lr, #0
   11b40:	addne	ip, r3, #1
   11b44:	bne	11b84 <__printf_chk@plt+0xa98>
   11b48:	add	r3, r3, #1
   11b4c:	sub	r7, r4, #8
   11b50:	b	11b68 <__printf_chk@plt+0xa7c>
   11b54:	ldr	lr, [r7, ip, lsl #3]
   11b58:	add	r6, r4, r3, lsl #3
   11b5c:	cmp	lr, #0
   11b60:	mov	r3, ip
   11b64:	bne	11b84 <__printf_chk@plt+0xa98>
   11b68:	cmp	r5, r3
   11b6c:	add	ip, r3, #1
   11b70:	bne	11b54 <__printf_chk@plt+0xa68>
   11b74:	mov	r3, #0
   11b78:	str	r5, [r0, #4]
   11b7c:	mov	r0, r3
   11b80:	pop	{r4, r5, r6, r7, pc}
   11b84:	ldr	r4, [r6, #4]
   11b88:	mov	r3, #1
   11b8c:	str	lr, [r1]
   11b90:	str	r4, [r2]
   11b94:	str	ip, [r0, #4]
   11b98:	mov	r0, r3
   11b9c:	pop	{r4, r5, r6, r7, pc}
   11ba0:	mov	r3, #0
   11ba4:	b	11b7c <__printf_chk@plt+0xa90>
   11ba8:	push	{r4, r5, r6, lr}
   11bac:	mov	r5, r0
   11bb0:	mov	r0, #72	; 0x48
   11bb4:	bl	1c6bc <_Znwj@@Base>
   11bb8:	mov	r1, r5
   11bbc:	mov	r4, r0
   11bc0:	bl	17d04 <__printf_chk@plt+0x6c18>
   11bc4:	ldr	r3, [pc, #200]	; 11c94 <__printf_chk@plt+0xba8>
   11bc8:	mov	r5, #0
   11bcc:	str	r3, [r4]
   11bd0:	strb	r5, [r4, #68]	; 0x44
   11bd4:	mov	r2, r5
   11bd8:	mov	r1, r5
   11bdc:	mov	r0, r4
   11be0:	bl	18f58 <__printf_chk@plt+0x7e6c>
   11be4:	subs	r3, r0, #0
   11be8:	beq	11c6c <__printf_chk@plt+0xb80>
   11bec:	mov	r0, r4
   11bf0:	bl	18920 <__printf_chk@plt+0x7834>
   11bf4:	cmp	r0, #0
   11bf8:	beq	11c18 <__printf_chk@plt+0xb2c>
   11bfc:	mov	r2, r5
   11c00:	mov	r1, r5
   11c04:	bl	10e7c <strtol@plt>
   11c08:	cmp	r0, #0
   11c0c:	andne	r0, r0, #3
   11c10:	strbne	r0, [r4, #68]	; 0x44
   11c14:	bne	11c1c <__printf_chk@plt+0xb30>
   11c18:	ldrb	r0, [r4, #68]	; 0x44
   11c1c:	ldr	r3, [pc, #116]	; 11c98 <__printf_chk@plt+0xbac>
   11c20:	ldr	r2, [r3, #20]
   11c24:	cmp	r2, #0
   11c28:	ldr	r2, [r3, #16]
   11c2c:	andeq	r0, r0, #254	; 0xfe
   11c30:	strbeq	r0, [r4, #68]	; 0x44
   11c34:	cmp	r2, #0
   11c38:	andeq	r0, r0, #253	; 0xfd
   11c3c:	and	r2, r0, #3
   11c40:	strbeq	r0, [r4, #68]	; 0x44
   11c44:	cmp	r2, #3
   11c48:	beq	11c54 <__printf_chk@plt+0xb68>
   11c4c:	mov	r0, r4
   11c50:	pop	{r4, r5, r6, pc}
   11c54:	ldrb	r3, [r3, #12]
   11c58:	bic	r0, r0, #3
   11c5c:	orr	r0, r0, r3
   11c60:	strb	r0, [r4, #68]	; 0x44
   11c64:	mov	r0, r4
   11c68:	pop	{r4, r5, r6, pc}
   11c6c:	ldr	r2, [r4]
   11c70:	mov	r0, r4
   11c74:	mov	r4, r3
   11c78:	ldr	r3, [r2, #4]
   11c7c:	blx	r3
   11c80:	mov	r0, r4
   11c84:	pop	{r4, r5, r6, pc}
   11c88:	mov	r0, r4
   11c8c:	bl	1c70c <_ZdlPv@@Base>
   11c90:	bl	10f3c <__cxa_end_cleanup@plt>
   11c94:	andeq	pc, r1, r0, lsr #8
   11c98:	ldrdeq	r3, [r3], -ip
   11c9c:	mov	r0, r1
   11ca0:	b	11ba8 <__printf_chk@plt+0xabc>
   11ca4:	push	{r4, lr}
   11ca8:	mov	r4, r0
   11cac:	bl	17d04 <__printf_chk@plt+0x6c18>
   11cb0:	ldr	r2, [pc, #16]	; 11cc8 <__printf_chk@plt+0xbdc>
   11cb4:	mov	r3, #0
   11cb8:	str	r2, [r4]
   11cbc:	strb	r3, [r4, #68]	; 0x44
   11cc0:	mov	r0, r4
   11cc4:	pop	{r4, pc}
   11cc8:	andeq	pc, r1, r0, lsr #8
   11ccc:	push	{r4, r5, r6, r7, r8, lr}
   11cd0:	mov	r0, #8
   11cd4:	mov	r5, r1
   11cd8:	mov	r6, r3
   11cdc:	mov	r7, r2
   11ce0:	bl	10ed0 <_Znaj@plt>
   11ce4:	lsr	lr, r5, #8
   11ce8:	mvn	r3, #127	; 0x7f
   11cec:	uxtb	lr, lr
   11cf0:	strb	r5, [r0, #1]
   11cf4:	add	ip, r0, #1
   11cf8:	add	r4, r0, #6
   11cfc:	mvn	r1, r0
   11d00:	mov	r5, #1
   11d04:	strb	r7, [r0, #3]
   11d08:	strb	r6, [r0, #5]
   11d0c:	lsr	r7, r7, #8
   11d10:	lsr	r6, r6, #8
   11d14:	strb	r3, [r0, #6]
   11d18:	mov	r3, #0
   11d1c:	strb	lr, [r0]
   11d20:	strb	r7, [r0, #2]
   11d24:	strb	r6, [r0, #4]
   11d28:	strb	r3, [r0, #7]
   11d2c:	cmp	lr, #0
   11d30:	strbeq	r5, [ip, #-1]
   11d34:	ldrbeq	r3, [r0, #6]
   11d38:	add	r2, r1, ip
   11d3c:	orreq	r3, r3, r5, lsl r2
   11d40:	strbeq	r3, [r0, #6]
   11d44:	cmp	ip, r4
   11d48:	popeq	{r4, r5, r6, r7, r8, pc}
   11d4c:	ldrb	lr, [ip], #1
   11d50:	b	11d2c <__printf_chk@plt+0xc40>
   11d54:	push	{r4, r5, r6, r7, r8, lr}
   11d58:	add	r4, r0, #68	; 0x44
   11d5c:	ldr	r7, [sp, #24]
   11d60:	ldrsb	r8, [sp, #28]
   11d64:	bl	11ccc <__printf_chk@plt+0xbe0>
   11d68:	mov	r1, r0
   11d6c:	mov	r5, r0
   11d70:	mov	r0, r4
   11d74:	bl	119fc <__printf_chk@plt+0x910>
   11d78:	subs	r6, r0, #0
   11d7c:	movne	r4, #0
   11d80:	beq	11da4 <__printf_chk@plt+0xcb8>
   11d84:	ldrsb	r3, [r6]
   11d88:	cmp	r5, #0
   11d8c:	strb	r3, [r7]
   11d90:	beq	11d9c <__printf_chk@plt+0xcb0>
   11d94:	mov	r0, r5
   11d98:	bl	10f6c <_ZdaPv@plt>
   11d9c:	mov	r0, r4
   11da0:	pop	{r4, r5, r6, r7, r8, pc}
   11da4:	mov	r0, #1
   11da8:	bl	10ed0 <_Znaj@plt>
   11dac:	mov	r1, r5
   11db0:	mov	r2, r0
   11db4:	strb	r8, [r0]
   11db8:	mov	r6, r0
   11dbc:	mov	r0, r4
   11dc0:	bl	117e4 <__printf_chk@plt+0x6f8>
   11dc4:	mov	r4, #1
   11dc8:	b	11d84 <__printf_chk@plt+0xc98>
   11dcc:	push	{r4, r5, r6, r7, lr}
   11dd0:	sub	sp, sp, #20
   11dd4:	ldr	r6, [pc, #452]	; 11fa0 <__printf_chk@plt+0xeb4>
   11dd8:	mov	r4, r0
   11ddc:	add	r7, r0, #68	; 0x44
   11de0:	ldr	r3, [r6]
   11de4:	str	r3, [sp, #12]
   11de8:	bl	15c9c <__printf_chk@plt+0x4bb0>
   11dec:	ldr	r2, [pc, #432]	; 11fa4 <__printf_chk@plt+0xeb8>
   11df0:	mov	r3, #0
   11df4:	str	r2, [r4]
   11df8:	str	r3, [r4, #44]	; 0x2c
   11dfc:	mov	r0, r7
   11e00:	bl	116ec <__printf_chk@plt+0x600>
   11e04:	ldr	r3, [pc, #412]	; 11fa8 <__printf_chk@plt+0xebc>
   11e08:	add	r5, sp, #11
   11e0c:	mov	r0, r4
   11e10:	ldr	r3, [r3]
   11e14:	cmp	r3, #0
   11e18:	movne	r1, #9472	; 0x2500
   11e1c:	ldrne	r3, [pc, #392]	; 11fac <__printf_chk@plt+0xec0>
   11e20:	ldrne	r2, [pc, #392]	; 11fb0 <__printf_chk@plt+0xec4>
   11e24:	strne	r1, [r3, #12]
   11e28:	strne	r2, [r3, #16]
   11e2c:	mov	r3, #0
   11e30:	str	r3, [sp, #4]
   11e34:	mov	r2, r3
   11e38:	mov	r1, r3
   11e3c:	str	r5, [sp]
   11e40:	bl	11d54 <__printf_chk@plt+0xc68>
   11e44:	ldr	r3, [pc, #360]	; 11fb4 <__printf_chk@plt+0xec8>
   11e48:	mov	r0, #7
   11e4c:	str	r0, [sp, #4]
   11e50:	str	r5, [sp]
   11e54:	mov	r2, r3
   11e58:	mov	r1, r3
   11e5c:	mov	r0, r4
   11e60:	bl	11d54 <__printf_chk@plt+0xc68>
   11e64:	mov	r2, #1
   11e68:	mov	r3, #0
   11e6c:	str	r2, [sp, #4]
   11e70:	str	r5, [sp]
   11e74:	mov	r2, r3
   11e78:	ldr	r1, [pc, #308]	; 11fb4 <__printf_chk@plt+0xec8>
   11e7c:	mov	r0, r4
   11e80:	bl	11d54 <__printf_chk@plt+0xc68>
   11e84:	mov	r2, #2
   11e88:	mov	r3, #0
   11e8c:	str	r2, [sp, #4]
   11e90:	str	r5, [sp]
   11e94:	mov	r1, r3
   11e98:	ldr	r2, [pc, #276]	; 11fb4 <__printf_chk@plt+0xec8>
   11e9c:	mov	r0, r4
   11ea0:	bl	11d54 <__printf_chk@plt+0xc68>
   11ea4:	mov	r3, #4
   11ea8:	mov	r2, #0
   11eac:	str	r3, [sp, #4]
   11eb0:	str	r5, [sp]
   11eb4:	mov	r1, r2
   11eb8:	ldr	r3, [pc, #244]	; 11fb4 <__printf_chk@plt+0xec8>
   11ebc:	mov	r0, r4
   11ec0:	bl	11d54 <__printf_chk@plt+0xc68>
   11ec4:	ldr	r2, [pc, #232]	; 11fb4 <__printf_chk@plt+0xec8>
   11ec8:	mov	r3, #3
   11ecc:	str	r3, [sp, #4]
   11ed0:	str	r5, [sp]
   11ed4:	mov	r1, r2
   11ed8:	mov	r3, #0
   11edc:	mov	r0, r4
   11ee0:	bl	11d54 <__printf_chk@plt+0xc68>
   11ee4:	ldr	r3, [pc, #200]	; 11fb4 <__printf_chk@plt+0xec8>
   11ee8:	mov	r2, #5
   11eec:	str	r2, [sp, #4]
   11ef0:	str	r5, [sp]
   11ef4:	mov	r1, r3
   11ef8:	mov	r2, #0
   11efc:	mov	r0, r4
   11f00:	bl	11d54 <__printf_chk@plt+0xc68>
   11f04:	ldr	r3, [pc, #168]	; 11fb4 <__printf_chk@plt+0xec8>
   11f08:	mov	r1, #6
   11f0c:	str	r1, [sp, #4]
   11f10:	str	r5, [sp]
   11f14:	mov	r2, r3
   11f18:	mov	r1, #0
   11f1c:	mov	r0, r4
   11f20:	bl	11d54 <__printf_chk@plt+0xc68>
   11f24:	mov	r3, #66	; 0x42
   11f28:	str	r3, [r4, #40]	; 0x28
   11f2c:	mov	r0, #264	; 0x108
   11f30:	bl	10ed0 <_Znaj@plt>
   11f34:	ldr	r3, [r4, #40]	; 0x28
   11f38:	str	r0, [r4, #36]	; 0x24
   11f3c:	cmp	r3, #0
   11f40:	ble	11f60 <__printf_chk@plt+0xe74>
   11f44:	add	r3, r0, r3, lsl #2
   11f48:	sub	r3, r3, #4
   11f4c:	sub	r0, r0, #4
   11f50:	mov	r2, #0
   11f54:	str	r2, [r0, #4]!
   11f58:	cmp	r0, r3
   11f5c:	bne	11f54 <__printf_chk@plt+0xe68>
   11f60:	ldr	r1, [sp, #12]
   11f64:	ldr	r2, [r6]
   11f68:	mov	r3, #0
   11f6c:	cmp	r1, r2
   11f70:	str	r3, [r4, #64]	; 0x40
   11f74:	mov	r0, r4
   11f78:	bne	11f84 <__printf_chk@plt+0xe98>
   11f7c:	add	sp, sp, #20
   11f80:	pop	{r4, r5, r6, r7, pc}
   11f84:	bl	10f30 <__stack_chk_fail@plt>
   11f88:	mov	r0, r7
   11f8c:	bl	11734 <__printf_chk@plt+0x648>
   11f90:	mov	r0, r4
   11f94:	bl	15cb8 <__printf_chk@plt+0x4bcc>
   11f98:	bl	10f3c <__cxa_end_cleanup@plt>
   11f9c:	b	11f90 <__printf_chk@plt+0xea4>
   11fa0:	andeq	r2, r3, r0, lsr #27
   11fa4:	andeq	pc, r1, r4, lsr r4	; <UNPREDICTABLE>
   11fa8:	andeq	r6, r3, r0, lsl #21
   11fac:	andeq	r3, r3, r8
   11fb0:	andeq	r2, r0, r2, lsl #10
   11fb4:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   11fb8:	ldr	r2, [pc, #172]	; 1206c <__printf_chk@plt+0xf80>
   11fbc:	push	{r4, lr}
   11fc0:	ldr	r3, [r2]
   11fc4:	cmp	r3, #0
   11fc8:	beq	1200c <__printf_chk@plt+0xf20>
   11fcc:	cmp	r1, #0
   11fd0:	bne	11fec <__printf_chk@plt+0xf00>
   11fd4:	ldr	r3, [pc, #148]	; 12070 <__printf_chk@plt+0xf84>
   11fd8:	ldr	r0, [pc, #148]	; 12074 <__printf_chk@plt+0xf88>
   11fdc:	mov	r2, r3
   11fe0:	mov	r1, r3
   11fe4:	pop	{r4, lr}
   11fe8:	b	17458 <__printf_chk@plt+0x636c>
   11fec:	ldr	r4, [pc, #132]	; 12078 <__printf_chk@plt+0xf8c>
   11ff0:	mov	r0, #95	; 0x5f
   11ff4:	ldr	r1, [r4]
   11ff8:	bl	10f48 <putc@plt>
   11ffc:	ldr	r1, [r4]
   12000:	mov	r0, #8
   12004:	pop	{r4, lr}
   12008:	b	10f48 <putc@plt>
   1200c:	ldr	r3, [r0, #56]	; 0x38
   12010:	mov	r4, r0
   12014:	cmp	r3, #0
   12018:	bne	1204c <__printf_chk@plt+0xf60>
   1201c:	ldr	r3, [pc, #84]	; 12078 <__printf_chk@plt+0xf8c>
   12020:	ldr	r1, [r2, #4]
   12024:	cmp	r1, #0
   12028:	ldr	r3, [r3]
   1202c:	bne	12058 <__printf_chk@plt+0xf6c>
   12030:	ldr	r2, [r2, #8]
   12034:	mov	r1, #1
   12038:	cmp	r2, #0
   1203c:	mov	r2, #4
   12040:	ldrne	r0, [pc, #52]	; 1207c <__printf_chk@plt+0xf90>
   12044:	ldreq	r0, [pc, #52]	; 12080 <__printf_chk@plt+0xf94>
   12048:	bl	10fd8 <fwrite@plt>
   1204c:	mov	r3, #1
   12050:	str	r3, [r4, #56]	; 0x38
   12054:	pop	{r4, pc}
   12058:	mov	r2, #4
   1205c:	mov	r1, #1
   12060:	ldr	r0, [pc, #28]	; 12084 <__printf_chk@plt+0xf98>
   12064:	bl	10fd8 <fwrite@plt>
   12068:	b	1204c <__printf_chk@plt+0xf60>
   1206c:	ldrdeq	r3, [r3], -ip
   12070:	andeq	r6, r3, r8, asr #20
   12074:	andeq	pc, r1, r0, lsr r5	; <UNPREDICTABLE>
   12078:	ldrdeq	r3, [r3], -r4
   1207c:	andeq	pc, r1, r0, ror #10
   12080:	andeq	pc, r1, r8, ror #10
   12084:	andeq	pc, r1, r8, asr r5	; <UNPREDICTABLE>
   12088:	push	{r4, r5, r6, lr}
   1208c:	sub	sp, sp, #48	; 0x30
   12090:	ldr	r5, [pc, #188]	; 12154 <__printf_chk@plt+0x1068>
   12094:	ldr	r2, [r1]
   12098:	ldr	r3, [r5]
   1209c:	cmp	r2, #0
   120a0:	str	r3, [sp, #44]	; 0x2c
   120a4:	beq	12148 <__printf_chk@plt+0x105c>
   120a8:	mov	r4, r1
   120ac:	mov	r6, r0
   120b0:	add	r3, sp, #20
   120b4:	add	r2, sp, #16
   120b8:	add	r1, sp, #12
   120bc:	mov	r0, r4
   120c0:	bl	165e0 <__printf_chk@plt+0x54f4>
   120c4:	mvn	r2, #0
   120c8:	add	r3, sp, #11
   120cc:	str	r2, [sp, #4]
   120d0:	str	r3, [sp]
   120d4:	mov	r0, r6
   120d8:	ldrd	r2, [sp, #16]
   120dc:	ldr	r1, [sp, #12]
   120e0:	bl	11d54 <__printf_chk@plt+0xc68>
   120e4:	cmp	r0, #0
   120e8:	bne	12108 <__printf_chk@plt+0x101c>
   120ec:	ldrsb	r0, [sp, #11]
   120f0:	ldr	r2, [sp, #44]	; 0x2c
   120f4:	ldr	r3, [r5]
   120f8:	cmp	r2, r3
   120fc:	bne	12150 <__printf_chk@plt+0x1064>
   12100:	add	sp, sp, #48	; 0x30
   12104:	pop	{r4, r5, r6, pc}
   12108:	mov	r0, r4
   1210c:	bl	16b34 <__printf_chk@plt+0x5a48>
   12110:	mov	r1, r0
   12114:	mov	r4, r0
   12118:	add	r0, sp, #24
   1211c:	bl	17028 <__printf_chk@plt+0x5f3c>
   12120:	ldr	r3, [pc, #48]	; 12158 <__printf_chk@plt+0x106c>
   12124:	add	r1, sp, #24
   12128:	mov	r2, r3
   1212c:	ldr	r0, [pc, #40]	; 1215c <__printf_chk@plt+0x1070>
   12130:	bl	17414 <__printf_chk@plt+0x6328>
   12134:	cmp	r4, #0
   12138:	beq	120ec <__printf_chk@plt+0x1000>
   1213c:	mov	r0, r4
   12140:	bl	10f6c <_ZdaPv@plt>
   12144:	b	120ec <__printf_chk@plt+0x1000>
   12148:	mvn	r0, #0
   1214c:	b	120f0 <__printf_chk@plt+0x1004>
   12150:	bl	10f30 <__stack_chk_fail@plt>
   12154:	andeq	r2, r3, r0, lsr #27
   12158:	andeq	r6, r3, r8, asr #20
   1215c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   12160:	ldr	ip, [pc, #536]	; 12380 <__printf_chk@plt+0x1294>
   12164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12168:	mov	r6, r0
   1216c:	sub	sp, sp, #28
   12170:	mov	r0, r3
   12174:	mov	sl, r1
   12178:	ldr	r1, [ip]
   1217c:	mov	fp, r2
   12180:	bl	10fc0 <__aeabi_idiv@plt>
   12184:	ldr	r9, [sp, #64]	; 0x40
   12188:	ldrb	r8, [sp, #76]	; 0x4c
   1218c:	add	r3, r0, #32768	; 0x8000
   12190:	cmp	r3, #65536	; 0x10000
   12194:	ldr	r3, [sp, #68]	; 0x44
   12198:	str	r3, [sp, #4]
   1219c:	ldr	r3, [sp, #72]	; 0x48
   121a0:	str	r3, [sp, #8]
   121a4:	bcs	12358 <__printf_chk@plt+0x126c>
   121a8:	ldr	r2, [r6, #44]	; 0x2c
   121ac:	mov	r4, r0
   121b0:	cmp	r2, #0
   121b4:	sub	r3, r2, r9
   121b8:	clz	r3, r3
   121bc:	lsr	r3, r3, #5
   121c0:	moveq	r3, #0
   121c4:	cmp	r3, #0
   121c8:	ldrne	r7, [r6, #48]	; 0x30
   121cc:	bne	12218 <__printf_chk@plt+0x112c>
   121d0:	ldr	r5, [pc, #428]	; 12384 <__printf_chk@plt+0x1298>
   121d4:	mov	r0, r9
   121d8:	ldr	r7, [r5]
   121dc:	mov	r1, r7
   121e0:	bl	10f78 <__aeabi_idivmod@plt>
   121e4:	cmp	r1, #0
   121e8:	bne	1233c <__printf_chk@plt+0x1250>
   121ec:	mov	r1, r7
   121f0:	mov	r0, r9
   121f4:	bl	10fc0 <__aeabi_idiv@plt>
   121f8:	ldr	r3, [r6, #40]	; 0x28
   121fc:	cmp	r3, r0
   12200:	mov	r7, r0
   12204:	blt	122c4 <__printf_chk@plt+0x11d8>
   12208:	cmp	r7, #0
   1220c:	strgt	r9, [r6, #44]	; 0x2c
   12210:	strgt	r7, [r6, #48]	; 0x30
   12214:	ble	12374 <__printf_chk@plt+0x1288>
   12218:	mov	r0, #20
   1221c:	bl	1c6bc <_Znwj@@Base>
   12220:	ldr	r1, [sp, #4]
   12224:	sub	r7, r7, #-1073741823	; 0xc0000001
   12228:	mov	r5, r0
   1222c:	mov	r0, r6
   12230:	str	fp, [r5, #4]
   12234:	str	r4, [r5, #8]
   12238:	str	sl, [r5, #12]
   1223c:	bl	12088 <__printf_chk@plt+0xf9c>
   12240:	ldr	r1, [sp, #8]
   12244:	strb	r0, [r5, #18]
   12248:	mov	r0, r6
   1224c:	bl	12088 <__printf_chk@plt+0xf9c>
   12250:	ldr	r3, [r6, #36]	; 0x24
   12254:	strb	r8, [r5, #16]
   12258:	add	r1, r3, r7, lsl #2
   1225c:	strb	r0, [r5, #17]
   12260:	ldr	r3, [r3, r7, lsl #2]
   12264:	cmp	r3, #0
   12268:	beq	122b4 <__printf_chk@plt+0x11c8>
   1226c:	ldr	r2, [r3, #8]
   12270:	cmp	r4, r2
   12274:	bgt	122b4 <__printf_chk@plt+0x11c8>
   12278:	and	r8, r8, #60	; 0x3c
   1227c:	b	1229c <__printf_chk@plt+0x11b0>
   12280:	mov	r1, r3
   12284:	ldr	r3, [r3]
   12288:	cmp	r3, #0
   1228c:	beq	122b4 <__printf_chk@plt+0x11c8>
   12290:	ldr	r2, [r3, #8]
   12294:	cmp	r2, r4
   12298:	blt	122b4 <__printf_chk@plt+0x11c8>
   1229c:	cmp	r4, r2
   122a0:	bne	12280 <__printf_chk@plt+0x1194>
   122a4:	ldrb	r2, [r3, #16]
   122a8:	and	r2, r2, #60	; 0x3c
   122ac:	cmp	r8, r2
   122b0:	bhi	12280 <__printf_chk@plt+0x1194>
   122b4:	str	r3, [r5]
   122b8:	str	r5, [r1]
   122bc:	add	sp, sp, #28
   122c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122c4:	add	r3, r0, #1
   122c8:	cmn	r3, #-536870910	; 0xe0000002
   122cc:	ldr	r2, [r6, #36]	; 0x24
   122d0:	lslls	r0, r3, #2
   122d4:	mvnhi	r0, #0
   122d8:	str	r3, [sp, #16]
   122dc:	str	r2, [sp, #12]
   122e0:	bl	10ed0 <_Znaj@plt>
   122e4:	ldr	r5, [r6, #40]	; 0x28
   122e8:	ldr	r1, [sp, #12]
   122ec:	lsl	r3, r5, #2
   122f0:	mov	r2, r3
   122f4:	str	r3, [sp, #20]
   122f8:	str	r0, [r6, #36]	; 0x24
   122fc:	bl	10fe4 <memcpy@plt>
   12300:	cmp	r5, r7
   12304:	bgt	12328 <__printf_chk@plt+0x123c>
   12308:	ldr	r2, [sp, #20]
   1230c:	add	r3, r0, r7, lsl #2
   12310:	sub	r5, r2, #4
   12314:	add	r5, r0, r5
   12318:	mov	r2, #0
   1231c:	str	r2, [r5, #4]!
   12320:	cmp	r5, r3
   12324:	bne	1231c <__printf_chk@plt+0x1230>
   12328:	ldr	r0, [sp, #12]
   1232c:	bl	10f6c <_ZdaPv@plt>
   12330:	ldr	r3, [sp, #16]
   12334:	str	r3, [r6, #40]	; 0x28
   12338:	b	12208 <__printf_chk@plt+0x111c>
   1233c:	ldr	r3, [pc, #68]	; 12388 <__printf_chk@plt+0x129c>
   12340:	ldr	r0, [pc, #68]	; 1238c <__printf_chk@plt+0x12a0>
   12344:	mov	r2, r3
   12348:	mov	r1, r3
   1234c:	bl	1749c <__printf_chk@plt+0x63b0>
   12350:	ldr	r7, [r5]
   12354:	b	121ec <__printf_chk@plt+0x1100>
   12358:	ldr	r3, [pc, #40]	; 12388 <__printf_chk@plt+0x129c>
   1235c:	ldr	r0, [pc, #44]	; 12390 <__printf_chk@plt+0x12a4>
   12360:	mov	r2, r3
   12364:	mov	r1, r3
   12368:	add	sp, sp, #28
   1236c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12370:	b	17414 <__printf_chk@plt+0x6328>
   12374:	ldr	r3, [pc, #12]	; 12388 <__printf_chk@plt+0x129c>
   12378:	ldr	r0, [pc, #20]	; 12394 <__printf_chk@plt+0x12a8>
   1237c:	b	12360 <__printf_chk@plt+0x1274>
   12380:	andeq	r3, r3, ip, lsr #32
   12384:	andeq	r3, r3, r8, lsr #32
   12388:	andeq	r6, r3, r8, asr #20
   1238c:	ldrdeq	pc, [r1], -r0
   12390:	muleq	r1, r8, r5
   12394:	andeq	pc, r1, r8, lsl #12
   12398:	ldr	ip, [pc, #136]	; 12428 <__printf_chk@plt+0x133c>
   1239c:	push	{r4, r5, r6, r7, lr}
   123a0:	sub	sp, sp, #20
   123a4:	mov	r6, r0
   123a8:	mov	r7, r1
   123ac:	ldr	r0, [sp, #40]	; 0x28
   123b0:	ldr	r1, [ip]
   123b4:	mov	r5, r2
   123b8:	mov	r4, r3
   123bc:	bl	10f78 <__aeabi_idivmod@plt>
   123c0:	cmp	r1, #0
   123c4:	bne	12410 <__printf_chk@plt+0x1324>
   123c8:	mov	r1, r7
   123cc:	mov	r0, r5
   123d0:	bl	185f4 <__printf_chk@plt+0x7508>
   123d4:	ldrb	r3, [r5, #68]	; 0x44
   123d8:	ldr	r1, [r4, #28]
   123dc:	ldr	r2, [r4, #24]
   123e0:	str	r3, [sp, #12]
   123e4:	ldr	r3, [r4, #12]
   123e8:	str	r1, [sp, #8]
   123ec:	str	r2, [sp, #4]
   123f0:	str	r3, [sp]
   123f4:	ldr	r2, [sp, #40]	; 0x28
   123f8:	ldr	r3, [r4, #8]
   123fc:	mov	r1, r0
   12400:	mov	r0, r6
   12404:	bl	12160 <__printf_chk@plt+0x1074>
   12408:	add	sp, sp, #20
   1240c:	pop	{r4, r5, r6, r7, pc}
   12410:	ldr	r3, [pc, #20]	; 1242c <__printf_chk@plt+0x1340>
   12414:	ldr	r0, [pc, #20]	; 12430 <__printf_chk@plt+0x1344>
   12418:	mov	r2, r3
   1241c:	mov	r1, r3
   12420:	bl	1749c <__printf_chk@plt+0x63b0>
   12424:	b	123c8 <__printf_chk@plt+0x12dc>
   12428:	andeq	r3, r3, ip, lsr #32
   1242c:	andeq	r6, r3, r8, asr #20
   12430:	andeq	pc, r1, r0, lsr r6	; <UNPREDICTABLE>
   12434:	push	{r4, r5, r6, lr}
   12438:	sub	sp, sp, #24
   1243c:	ldr	r5, [pc, #472]	; 1261c <__printf_chk@plt+0x1530>
   12440:	cmp	r3, #117	; 0x75
   12444:	ldr	ip, [r5]
   12448:	str	ip, [sp, #20]
   1244c:	beq	125a0 <__printf_chk@plt+0x14b4>
   12450:	cmp	r3, #112	; 0x70
   12454:	beq	12470 <__printf_chk@plt+0x1384>
   12458:	ldr	r2, [sp, #20]
   1245c:	ldr	r3, [r5]
   12460:	cmp	r2, r3
   12464:	bne	12618 <__printf_chk@plt+0x152c>
   12468:	add	sp, sp, #24
   1246c:	pop	{r4, r5, r6, pc}
   12470:	ldrb	r3, [r1]
   12474:	cmp	r3, #32
   12478:	cmpne	r3, #10
   1247c:	bne	12490 <__printf_chk@plt+0x13a4>
   12480:	ldrb	r3, [r1, #1]!
   12484:	cmp	r3, #32
   12488:	cmpne	r3, #10
   1248c:	beq	12480 <__printf_chk@plt+0x1394>
   12490:	cmp	r3, #58	; 0x3a
   12494:	cmpne	r3, #0
   12498:	beq	12530 <__printf_chk@plt+0x1444>
   1249c:	mov	r4, r1
   124a0:	ldrb	r3, [r4, #1]!
   124a4:	cmp	r3, #58	; 0x3a
   124a8:	cmpne	r3, #0
   124ac:	beq	12594 <__printf_chk@plt+0x14a8>
   124b0:	cmp	r3, #32
   124b4:	cmpne	r3, #10
   124b8:	bne	124a0 <__printf_chk@plt+0x13b4>
   124bc:	sub	r2, r4, r1
   124c0:	mov	r0, r1
   124c4:	ldr	r1, [pc, #340]	; 12620 <__printf_chk@plt+0x1534>
   124c8:	bl	10e94 <strncmp@plt>
   124cc:	cmp	r0, #0
   124d0:	bne	1253c <__printf_chk@plt+0x1450>
   124d4:	ldrb	r3, [r4, #1]
   124d8:	add	r0, r4, #1
   124dc:	cmp	r3, #32
   124e0:	cmpne	r3, #10
   124e4:	bne	124f8 <__printf_chk@plt+0x140c>
   124e8:	ldrb	r3, [r0, #1]!
   124ec:	cmp	r3, #32
   124f0:	cmpne	r3, #10
   124f4:	beq	124e8 <__printf_chk@plt+0x13fc>
   124f8:	tst	r3, #223	; 0xdf
   124fc:	beq	12554 <__printf_chk@plt+0x1468>
   12500:	mov	r6, r0
   12504:	ldrb	r4, [r6, #1]!
   12508:	and	r3, r4, #223	; 0xdf
   1250c:	cmp	r3, #0
   12510:	cmpne	r4, #10
   12514:	bne	12504 <__printf_chk@plt+0x1418>
   12518:	sub	r2, r6, r0
   1251c:	ldr	r1, [pc, #256]	; 12624 <__printf_chk@plt+0x1538>
   12520:	bl	10e94 <strncmp@plt>
   12524:	cmp	r0, #0
   12528:	bne	12458 <__printf_chk@plt+0x136c>
   1252c:	b	1256c <__printf_chk@plt+0x1480>
   12530:	cmp	r3, #0
   12534:	movne	r4, r1
   12538:	bne	124d4 <__printf_chk@plt+0x13e8>
   1253c:	ldr	r3, [pc, #228]	; 12628 <__printf_chk@plt+0x153c>
   12540:	ldr	r0, [pc, #228]	; 1262c <__printf_chk@plt+0x1540>
   12544:	mov	r2, r3
   12548:	mov	r1, r3
   1254c:	bl	17414 <__printf_chk@plt+0x6328>
   12550:	b	12458 <__printf_chk@plt+0x136c>
   12554:	cmp	r3, #0
   12558:	beq	12600 <__printf_chk@plt+0x1514>
   1255c:	cmp	r3, #32
   12560:	mov	r6, r0
   12564:	bne	125d8 <__printf_chk@plt+0x14ec>
   12568:	ldrb	r4, [r6, #1]!
   1256c:	cmp	r4, #32
   12570:	cmpne	r4, #10
   12574:	beq	12568 <__printf_chk@plt+0x147c>
   12578:	cmp	r4, #0
   1257c:	bne	125d8 <__printf_chk@plt+0x14ec>
   12580:	mov	r3, #0
   12584:	ldr	r2, [pc, #164]	; 12630 <__printf_chk@plt+0x1544>
   12588:	str	r3, [r2]
   1258c:	bl	11674 <__printf_chk@plt+0x588>
   12590:	b	12458 <__printf_chk@plt+0x136c>
   12594:	cmp	r3, #0
   12598:	beq	1253c <__printf_chk@plt+0x1450>
   1259c:	b	124bc <__printf_chk@plt+0x13d0>
   125a0:	ldr	r3, [r2, #28]
   125a4:	ldr	ip, [r2, #24]
   125a8:	ldrb	r1, [r1]
   125ac:	str	r3, [sp, #8]
   125b0:	ldr	r3, [r2, #12]
   125b4:	str	ip, [sp, #4]
   125b8:	mov	ip, #16
   125bc:	str	r3, [sp]
   125c0:	sub	r1, r1, #48	; 0x30
   125c4:	ldr	r3, [r2, #8]
   125c8:	str	ip, [sp, #12]
   125cc:	mov	r2, #0
   125d0:	bl	12160 <__printf_chk@plt+0x1074>
   125d4:	b	12458 <__printf_chk@plt+0x136c>
   125d8:	mov	r0, r6
   125dc:	add	r2, sp, #16
   125e0:	ldr	r1, [pc, #76]	; 12634 <__printf_chk@plt+0x1548>
   125e4:	bl	11068 <sscanf@plt>
   125e8:	cmp	r0, #1
   125ec:	bne	12580 <__printf_chk@plt+0x1494>
   125f0:	ldr	r3, [sp, #16]
   125f4:	clz	r3, r3
   125f8:	lsr	r3, r3, #5
   125fc:	b	12584 <__printf_chk@plt+0x1498>
   12600:	ldr	r3, [pc, #32]	; 12628 <__printf_chk@plt+0x153c>
   12604:	ldr	r0, [pc, #44]	; 12638 <__printf_chk@plt+0x154c>
   12608:	mov	r2, r3
   1260c:	mov	r1, r3
   12610:	bl	17414 <__printf_chk@plt+0x6328>
   12614:	b	12458 <__printf_chk@plt+0x136c>
   12618:	bl	10f30 <__stack_chk_fail@plt>
   1261c:	andeq	r2, r3, r0, lsr #27
   12620:	andeq	pc, r1, ip, ror #12
   12624:	muleq	r1, r8, r6
   12628:	andeq	r6, r3, r8, asr #20
   1262c:	andeq	pc, r1, r0, ror r6	; <UNPREDICTABLE>
   12630:	ldrdeq	r3, [r3], -ip
   12634:			; <UNDEFINED> instruction: 0x0001f6b4
   12638:	muleq	r1, ip, r6
   1263c:	push	{lr}		; (str lr, [sp, #-4]!)
   12640:	sub	sp, sp, #20
   12644:	ldr	r2, [r1, #28]
   12648:	ldr	lr, [r1, #24]
   1264c:	ldr	r3, [r1, #12]
   12650:	mov	ip, #32
   12654:	str	r2, [sp, #8]
   12658:	mov	r2, #0
   1265c:	stm	sp, {r3, lr}
   12660:	ldr	r3, [r1, #8]
   12664:	str	ip, [sp, #12]
   12668:	mov	r1, r2
   1266c:	bl	12160 <__printf_chk@plt+0x1074>
   12670:	add	sp, sp, #20
   12674:	pop	{pc}		; (ldr pc, [sp], #4)
   12678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1267c:	sub	sp, sp, #28
   12680:	subs	r5, r3, #0
   12684:	mov	r4, r1
   12688:	str	r2, [sp, #20]
   1268c:	mov	r7, r0
   12690:	ldr	sl, [sp, #68]	; 0x44
   12694:	bne	12714 <__printf_chk@plt+0x1628>
   12698:	mov	r3, r2
   1269c:	ldr	r9, [pc, #568]	; 128dc <__printf_chk@plt+0x17f0>
   126a0:	ldr	r2, [sp, #64]	; 0x40
   126a4:	ldr	r8, [pc, #564]	; 128e0 <__printf_chk@plt+0x17f4>
   126a8:	cmp	r2, #0
   126ac:	ldr	r1, [r9, #16]
   126b0:	ldr	r2, [r8]
   126b4:	blt	127e8 <__printf_chk@plt+0x16fc>
   126b8:	bne	128a4 <__printf_chk@plt+0x17b8>
   126bc:	ldr	ip, [sp, #72]	; 0x48
   126c0:	mov	r3, #196	; 0xc4
   126c4:	str	r3, [sp, #12]
   126c8:	stmib	sp, {sl, ip}
   126cc:	ldr	ip, [sp, #20]
   126d0:	mov	r3, r4
   126d4:	str	ip, [sp]
   126d8:	bl	12160 <__printf_chk@plt+0x1074>
   126dc:	ldr	r3, [sp, #72]	; 0x48
   126e0:	mov	ip, #200	; 0xc8
   126e4:	str	r3, [sp, #8]
   126e8:	ldr	r3, [sp, #20]
   126ec:	str	sl, [sp, #4]
   126f0:	str	r3, [sp]
   126f4:	ldr	r2, [r8]
   126f8:	mov	r3, r4
   126fc:	ldr	r1, [r9, #12]
   12700:	mov	r0, r7
   12704:	str	ip, [sp, #12]
   12708:	bl	12160 <__printf_chk@plt+0x1074>
   1270c:	add	sp, sp, #28
   12710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12714:	ldr	r3, [sp, #64]	; 0x40
   12718:	cmp	r3, #0
   1271c:	bne	1270c <__printf_chk@plt+0x1620>
   12720:	cmp	r5, #0
   12724:	addlt	r4, r1, r5
   12728:	rsblt	r5, r5, #0
   1272c:	ldr	r2, [sp, #72]	; 0x48
   12730:	ldr	r8, [pc, #424]	; 128e0 <__printf_chk@plt+0x17f4>
   12734:	ldr	r9, [pc, #416]	; 128dc <__printf_chk@plt+0x17f0>
   12738:	str	r2, [sp, #8]
   1273c:	ldr	r2, [sp, #20]
   12740:	mov	r3, #72	; 0x48
   12744:	str	r2, [sp]
   12748:	str	r3, [sp, #12]
   1274c:	ldr	r2, [r8]
   12750:	mov	r3, r4
   12754:	str	sl, [sp, #4]
   12758:	ldr	r1, [r9, #12]
   1275c:	mov	r0, r7
   12760:	bl	12160 <__printf_chk@plt+0x1074>
   12764:	ldr	r2, [r8]
   12768:	sub	r5, r5, r2
   1276c:	cmp	r5, #0
   12770:	add	r4, r2, r4
   12774:	ble	127b4 <__printf_chk@plt+0x16c8>
   12778:	ldr	fp, [sp, #72]	; 0x48
   1277c:	mov	r6, #200	; 0xc8
   12780:	ldr	r3, [sp, #20]
   12784:	str	r6, [sp, #12]
   12788:	str	r3, [sp]
   1278c:	strd	sl, [sp, #4]
   12790:	mov	r3, r4
   12794:	ldr	r1, [r9, #12]
   12798:	mov	r0, r7
   1279c:	bl	12160 <__printf_chk@plt+0x1074>
   127a0:	ldr	r2, [r8]
   127a4:	sub	r5, r5, r2
   127a8:	cmp	r5, #0
   127ac:	add	r4, r4, r2
   127b0:	bgt	12780 <__printf_chk@plt+0x1694>
   127b4:	ldr	r3, [sp, #72]	; 0x48
   127b8:	mov	ip, #136	; 0x88
   127bc:	str	r3, [sp, #8]
   127c0:	ldr	r3, [sp, #20]
   127c4:	str	sl, [sp, #4]
   127c8:	str	r3, [sp]
   127cc:	ldr	r1, [r9, #12]
   127d0:	mov	r3, r4
   127d4:	mov	r0, r7
   127d8:	str	ip, [sp, #12]
   127dc:	bl	12160 <__printf_chk@plt+0x1074>
   127e0:	add	sp, sp, #28
   127e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127e8:	ldr	r0, [sp, #64]	; 0x40
   127ec:	add	r5, r3, r0
   127f0:	rsb	r6, r0, #0
   127f4:	ldr	r0, [sp, #72]	; 0x48
   127f8:	ldr	fp, [pc, #228]	; 128e4 <__printf_chk@plt+0x17f8>
   127fc:	mov	r3, #68	; 0x44
   12800:	str	r0, [sp, #8]
   12804:	stm	sp, {r5, sl}
   12808:	str	r3, [sp, #12]
   1280c:	mov	r0, r7
   12810:	mov	r3, r4
   12814:	bl	12160 <__printf_chk@plt+0x1074>
   12818:	ldr	r3, [fp]
   1281c:	sub	r6, r6, r3
   12820:	cmp	r6, #0
   12824:	add	r5, r3, r5
   12828:	ble	128b0 <__printf_chk@plt+0x17c4>
   1282c:	mov	r3, #196	; 0xc4
   12830:	str	r3, [sp, #12]
   12834:	ldr	r3, [sp, #72]	; 0x48
   12838:	stm	sp, {r5, sl}
   1283c:	str	r3, [sp, #8]
   12840:	ldr	r2, [r8]
   12844:	mov	r3, r4
   12848:	ldr	r1, [r9, #16]
   1284c:	mov	r0, r7
   12850:	bl	12160 <__printf_chk@plt+0x1074>
   12854:	ldr	r3, [fp]
   12858:	sub	r6, r6, r3
   1285c:	cmp	r6, #0
   12860:	add	r5, r5, r3
   12864:	bgt	1282c <__printf_chk@plt+0x1740>
   12868:	ldr	r2, [sp, #72]	; 0x48
   1286c:	mov	r3, #132	; 0x84
   12870:	str	r2, [sp, #8]
   12874:	str	r3, [sp, #12]
   12878:	stm	sp, {r5, sl}
   1287c:	mov	r3, r4
   12880:	ldr	r2, [r8]
   12884:	ldr	r1, [r9, #16]
   12888:	mov	r0, r7
   1288c:	bl	12160 <__printf_chk@plt+0x1074>
   12890:	ldr	r3, [sp, #64]	; 0x40
   12894:	cmp	r3, #0
   12898:	beq	126dc <__printf_chk@plt+0x15f0>
   1289c:	add	sp, sp, #28
   128a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128a4:	ldr	r6, [sp, #64]	; 0x40
   128a8:	ldr	r5, [sp, #20]
   128ac:	b	127f4 <__printf_chk@plt+0x1708>
   128b0:	ldr	r3, [sp, #72]	; 0x48
   128b4:	mov	ip, #132	; 0x84
   128b8:	str	r3, [sp, #8]
   128bc:	stm	sp, {r5, sl}
   128c0:	mov	r3, r4
   128c4:	ldr	r2, [r8]
   128c8:	ldr	r1, [r9, #16]
   128cc:	mov	r0, r7
   128d0:	str	ip, [sp, #12]
   128d4:	bl	12160 <__printf_chk@plt+0x1074>
   128d8:	b	1270c <__printf_chk@plt+0x1620>
   128dc:	andeq	r3, r3, r8
   128e0:	andeq	r3, r3, ip, lsr #32
   128e4:	andeq	r3, r3, r8, lsr #32
   128e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128ec:	ands	r5, r2, #1
   128f0:	sub	sp, sp, #20
   128f4:	bne	129ec <__printf_chk@plt+0x1900>
   128f8:	cmp	r2, #0
   128fc:	beq	12a08 <__printf_chk@plt+0x191c>
   12900:	mov	r6, r3
   12904:	mov	r7, r0
   12908:	ble	12a14 <__printf_chk@plt+0x1928>
   1290c:	mov	r3, r5
   12910:	mov	ip, r5
   12914:	add	r0, r1, #4
   12918:	ldr	lr, [r1, ip, lsl #2]
   1291c:	ldr	r4, [r0, ip, lsl #2]
   12920:	cmp	lr, #0
   12924:	add	ip, ip, #2
   12928:	beq	12934 <__printf_chk@plt+0x1848>
   1292c:	cmp	r4, #0
   12930:	bne	129e4 <__printf_chk@plt+0x18f8>
   12934:	cmp	r2, ip
   12938:	add	r5, r5, lr
   1293c:	add	r3, r3, r4
   12940:	bgt	12918 <__printf_chk@plt+0x182c>
   12944:	cmp	r3, #0
   12948:	cmpne	r5, #0
   1294c:	bne	129e4 <__printf_chk@plt+0x18f8>
   12950:	sub	r2, r2, #1
   12954:	ldr	r5, [r6, #8]
   12958:	lsr	r2, r2, #1
   1295c:	ldr	sl, [r6, #12]
   12960:	add	fp, r1, #8
   12964:	mov	r4, r1
   12968:	add	fp, fp, r2, lsl #3
   1296c:	mov	r9, r5
   12970:	mov	r8, sl
   12974:	ldr	r2, [r6, #28]
   12978:	ldr	r3, [r6, #24]
   1297c:	str	r2, [sp, #8]
   12980:	str	r3, [sp, #4]
   12984:	ldr	r2, [r4, #4]
   12988:	ldr	r3, [r4]
   1298c:	mov	r1, r9
   12990:	str	r2, [sp]
   12994:	mov	r0, r7
   12998:	mov	r2, r8
   1299c:	bl	12678 <__printf_chk@plt+0x158c>
   129a0:	ldrd	r2, [r4]
   129a4:	add	r4, r4, #8
   129a8:	cmp	r4, fp
   129ac:	add	r9, r9, r2
   129b0:	add	r8, r8, r3
   129b4:	bne	12974 <__printf_chk@plt+0x1888>
   129b8:	sub	r5, r5, r9
   129bc:	sub	sl, sl, r8
   129c0:	ldr	lr, [r6, #28]
   129c4:	ldr	ip, [r6, #24]
   129c8:	mov	r3, r5
   129cc:	str	sl, [sp]
   129d0:	mov	r2, r8
   129d4:	mov	r1, r9
   129d8:	mov	r0, r7
   129dc:	stmib	sp, {ip, lr}
   129e0:	bl	12678 <__printf_chk@plt+0x158c>
   129e4:	add	sp, sp, #20
   129e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129ec:	ldr	r3, [pc, #48]	; 12a24 <__printf_chk@plt+0x1938>
   129f0:	ldr	r0, [pc, #48]	; 12a28 <__printf_chk@plt+0x193c>
   129f4:	mov	r2, r3
   129f8:	mov	r1, r3
   129fc:	add	sp, sp, #20
   12a00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a04:	b	17414 <__printf_chk@plt+0x6328>
   12a08:	ldr	r3, [pc, #20]	; 12a24 <__printf_chk@plt+0x1938>
   12a0c:	ldr	r0, [pc, #24]	; 12a2c <__printf_chk@plt+0x1940>
   12a10:	b	129f4 <__printf_chk@plt+0x1908>
   12a14:	ldr	r9, [r3, #8]
   12a18:	ldr	r8, [r3, #12]
   12a1c:	mov	sl, r5
   12a20:	b	129c0 <__printf_chk@plt+0x18d4>
   12a24:	andeq	r6, r3, r8, asr #20
   12a28:			; <UNDEFINED> instruction: 0x0001f6b8
   12a2c:	andeq	pc, r1, r8, ror #13
   12a30:	cmp	r2, #2
   12a34:	beq	12a4c <__printf_chk@plt+0x1960>
   12a38:	ldr	r3, [pc, #68]	; 12a84 <__printf_chk@plt+0x1998>
   12a3c:	ldr	r0, [pc, #68]	; 12a88 <__printf_chk@plt+0x199c>
   12a40:	mov	r2, r3
   12a44:	mov	r1, r3
   12a48:	b	17414 <__printf_chk@plt+0x6328>
   12a4c:	push	{lr}		; (str lr, [sp, #-4]!)
   12a50:	mov	ip, r3
   12a54:	ldr	lr, [r3, #28]
   12a58:	ldr	r2, [r3, #24]
   12a5c:	sub	sp, sp, #20
   12a60:	ldr	r3, [r1, #4]
   12a64:	stmib	sp, {r2, lr}
   12a68:	str	r3, [sp]
   12a6c:	ldr	r3, [r1]
   12a70:	ldr	r2, [ip, #12]
   12a74:	ldr	r1, [ip, #8]
   12a78:	bl	12678 <__printf_chk@plt+0x158c>
   12a7c:	add	sp, sp, #20
   12a80:	pop	{pc}		; (ldr pc, [sp], #4)
   12a84:	andeq	r6, r3, r8, asr #20
   12a88:	andeq	pc, r1, r4, lsl #14
   12a8c:	ldr	ip, [pc, #64]	; 12ad4 <__printf_chk@plt+0x19e8>
   12a90:	push	{lr}		; (str lr, [sp, #-4]!)
   12a94:	mov	lr, r2
   12a98:	ldr	ip, [ip, #20]
   12a9c:	mov	r2, r3
   12aa0:	cmp	ip, #0
   12aa4:	ldr	r3, [sp, #4]
   12aa8:	popeq	{pc}		; (ldreq pc, [sp], #4)
   12aac:	cmp	r1, #108	; 0x6c
   12ab0:	beq	12ac8 <__printf_chk@plt+0x19dc>
   12ab4:	cmp	r1, #112	; 0x70
   12ab8:	popne	{pc}		; (ldrne pc, [sp], #4)
   12abc:	mov	r1, lr
   12ac0:	pop	{lr}		; (ldr lr, [sp], #4)
   12ac4:	b	128e8 <__printf_chk@plt+0x17fc>
   12ac8:	mov	r1, lr
   12acc:	pop	{lr}		; (ldr lr, [sp], #4)
   12ad0:	b	12a30 <__printf_chk@plt+0x1944>
   12ad4:	andeq	r3, r3, r8
   12ad8:	ldr	r3, [pc, #312]	; 12c18 <__printf_chk@plt+0x1b2c>
   12adc:	push	{r4, r5, lr}
   12ae0:	sub	sp, sp, #20
   12ae4:	ldr	r4, [pc, #304]	; 12c1c <__printf_chk@plt+0x1b30>
   12ae8:	ldr	r2, [r3]
   12aec:	ldr	r3, [r4]
   12af0:	cmp	r2, #0
   12af4:	cmpne	r1, #127	; 0x7f
   12af8:	str	r3, [sp, #12]
   12afc:	bhi	12b28 <__printf_chk@plt+0x1a3c>
   12b00:	ldr	r3, [pc, #280]	; 12c20 <__printf_chk@plt+0x1b34>
   12b04:	mov	r0, r1
   12b08:	ldr	r1, [r3]
   12b0c:	bl	10f48 <putc@plt>
   12b10:	ldr	r2, [sp, #12]
   12b14:	ldr	r3, [r4]
   12b18:	cmp	r2, r3
   12b1c:	bne	12c14 <__printf_chk@plt+0x1b28>
   12b20:	add	sp, sp, #20
   12b24:	pop	{r4, r5, pc}
   12b28:	cmp	r1, #2048	; 0x800
   12b2c:	bcc	12b84 <__printf_chk@plt+0x1a98>
   12b30:	cmp	r1, #65536	; 0x10000
   12b34:	bcs	12bc0 <__printf_chk@plt+0x1ad4>
   12b38:	mvn	r3, #31
   12b3c:	mov	r5, #2
   12b40:	orr	r3, r3, r1, lsr #12
   12b44:	strb	r3, [sp, #4]
   12b48:	sub	r2, r5, #1
   12b4c:	add	r0, sp, #4
   12b50:	add	r2, r2, r2, lsl #1
   12b54:	mov	ip, r0
   12b58:	lsl	r2, r2, #1
   12b5c:	mvn	lr, #127	; 0x7f
   12b60:	lsr	r3, r1, r2
   12b64:	sub	r2, r2, #6
   12b68:	and	r3, r3, #63	; 0x3f
   12b6c:	orr	r3, lr, r3
   12b70:	cmn	r2, #6
   12b74:	strb	r3, [ip, #1]!
   12b78:	bne	12b60 <__printf_chk@plt+0x1a74>
   12b7c:	add	r3, r0, r5
   12b80:	b	12ba8 <__printf_chk@plt+0x1abc>
   12b84:	and	r3, r1, #63	; 0x3f
   12b88:	mvn	r2, #63	; 0x3f
   12b8c:	mvn	r3, r3, lsl #25
   12b90:	add	r0, sp, #4
   12b94:	mvn	r3, r3, lsr #25
   12b98:	strb	r3, [sp, #5]
   12b9c:	add	r3, sp, #5
   12ba0:	orr	r1, r2, r1, lsr #6
   12ba4:	strb	r1, [sp, #4]
   12ba8:	ldr	r1, [pc, #112]	; 12c20 <__printf_chk@plt+0x1b34>
   12bac:	mov	r2, #0
   12bb0:	strb	r2, [r3, #1]
   12bb4:	ldr	r1, [r1]
   12bb8:	bl	110a4 <fputs@plt>
   12bbc:	b	12b10 <__printf_chk@plt+0x1a24>
   12bc0:	cmp	r1, #2097152	; 0x200000
   12bc4:	bcc	12be4 <__printf_chk@plt+0x1af8>
   12bc8:	cmn	r1, #-67108863	; 0xfc000001
   12bcc:	bhi	12bf8 <__printf_chk@plt+0x1b0c>
   12bd0:	mvn	r3, #7
   12bd4:	orr	r3, r3, r1, lsr #24
   12bd8:	strb	r3, [sp, #4]
   12bdc:	mov	r5, #4
   12be0:	b	12b48 <__printf_chk@plt+0x1a5c>
   12be4:	mvn	r3, #15
   12be8:	orr	r3, r3, r1, lsr #18
   12bec:	strb	r3, [sp, #4]
   12bf0:	mov	r5, #3
   12bf4:	b	12b48 <__printf_chk@plt+0x1a5c>
   12bf8:	cmp	r1, #0
   12bfc:	blt	12b10 <__printf_chk@plt+0x1a24>
   12c00:	mvn	r3, #3
   12c04:	orr	r3, r3, r1, lsr #30
   12c08:	mov	r5, #5
   12c0c:	strb	r3, [sp, #4]
   12c10:	b	12b48 <__printf_chk@plt+0x1a5c>
   12c14:	bl	10f30 <__stack_chk_fail@plt>
   12c18:	andeq	r6, r3, r0, lsl #21
   12c1c:	andeq	r2, r3, r0, lsr #27
   12c20:	ldrdeq	r3, [r3], -r4
   12c24:	ldr	r3, [pc, #124]	; 12ca8 <__printf_chk@plt+0x1bbc>
   12c28:	push	{r4, lr}
   12c2c:	ldr	r3, [r3]
   12c30:	cmp	r3, #0
   12c34:	beq	12c70 <__printf_chk@plt+0x1b84>
   12c38:	cmp	r2, #0
   12c3c:	bne	12c58 <__printf_chk@plt+0x1b6c>
   12c40:	ldr	r3, [pc, #100]	; 12cac <__printf_chk@plt+0x1bc0>
   12c44:	ldr	r0, [pc, #100]	; 12cb0 <__printf_chk@plt+0x1bc4>
   12c48:	mov	r2, r3
   12c4c:	mov	r1, r3
   12c50:	pop	{r4, lr}
   12c54:	b	17458 <__printf_chk@plt+0x636c>
   12c58:	bl	12ad8 <__printf_chk@plt+0x19ec>
   12c5c:	ldr	r3, [pc, #80]	; 12cb4 <__printf_chk@plt+0x1bc8>
   12c60:	mov	r0, #8
   12c64:	pop	{r4, lr}
   12c68:	ldr	r1, [r3]
   12c6c:	b	10f48 <putc@plt>
   12c70:	ldr	r3, [r0, #60]	; 0x3c
   12c74:	mov	r4, r0
   12c78:	cmp	r3, #0
   12c7c:	beq	12c8c <__printf_chk@plt+0x1ba0>
   12c80:	mov	r3, #1
   12c84:	str	r3, [r4, #60]	; 0x3c
   12c88:	pop	{r4, pc}
   12c8c:	ldr	r3, [pc, #32]	; 12cb4 <__printf_chk@plt+0x1bc8>
   12c90:	mov	r2, #4
   12c94:	mov	r1, #1
   12c98:	ldr	r3, [r3]
   12c9c:	ldr	r0, [pc, #20]	; 12cb8 <__printf_chk@plt+0x1bcc>
   12ca0:	bl	10fd8 <fwrite@plt>
   12ca4:	b	12c80 <__printf_chk@plt+0x1b94>
   12ca8:	ldrdeq	r3, [r3], -ip
   12cac:	andeq	r6, r3, r8, asr #20
   12cb0:	andeq	pc, r1, r4, lsr #14
   12cb4:	ldrdeq	r3, [r3], -r4
   12cb8:	andeq	pc, r1, r0, asr r7	; <UNPREDICTABLE>
   12cbc:	push	{r4, r5, r6, r7, r8, lr}
   12cc0:	cmn	r1, #1
   12cc4:	ldr	r4, [pc, #300]	; 12df8 <__printf_chk@plt+0x1d0c>
   12cc8:	mov	r6, r2
   12ccc:	ldr	r3, [r4]
   12cd0:	beq	12d18 <__printf_chk@plt+0x1c2c>
   12cd4:	mov	r5, r1
   12cd8:	mov	r2, #2
   12cdc:	mov	r1, #1
   12ce0:	ldr	r0, [pc, #276]	; 12dfc <__printf_chk@plt+0x1d10>
   12ce4:	bl	10fd8 <fwrite@plt>
   12ce8:	cmp	r6, #0
   12cec:	bne	12db0 <__printf_chk@plt+0x1cc4>
   12cf0:	ldr	r1, [r4]
   12cf4:	mov	r0, #51	; 0x33
   12cf8:	bl	10f48 <putc@plt>
   12cfc:	ldr	r1, [r4]
   12d00:	add	r0, r5, #48	; 0x30
   12d04:	bl	10f48 <putc@plt>
   12d08:	ldr	r1, [r4]
   12d0c:	mov	r0, #109	; 0x6d
   12d10:	pop	{r4, r5, r6, r7, r8, lr}
   12d14:	b	10f48 <putc@plt>
   12d18:	mov	r7, r0
   12d1c:	mov	r2, #4
   12d20:	mov	r1, #1
   12d24:	ldr	r0, [pc, #212]	; 12e00 <__printf_chk@plt+0x1d14>
   12d28:	bl	10fd8 <fwrite@plt>
   12d2c:	ldr	r3, [r7, #60]	; 0x3c
   12d30:	cmp	r3, #0
   12d34:	beq	12d4c <__printf_chk@plt+0x1c60>
   12d38:	ldr	r3, [r4]
   12d3c:	mov	r2, #4
   12d40:	mov	r1, #1
   12d44:	ldr	r0, [pc, #184]	; 12e04 <__printf_chk@plt+0x1d18>
   12d48:	bl	10fd8 <fwrite@plt>
   12d4c:	ldr	r3, [r7, #56]	; 0x38
   12d50:	cmp	r3, #0
   12d54:	beq	12d88 <__printf_chk@plt+0x1c9c>
   12d58:	ldr	r2, [pc, #168]	; 12e08 <__printf_chk@plt+0x1d1c>
   12d5c:	ldr	r3, [r4]
   12d60:	ldr	r1, [r2, #4]
   12d64:	cmp	r1, #0
   12d68:	bne	12de4 <__printf_chk@plt+0x1cf8>
   12d6c:	ldr	r2, [r2, #8]
   12d70:	mov	r1, #1
   12d74:	cmp	r2, #0
   12d78:	mov	r2, #4
   12d7c:	ldrne	r0, [pc, #136]	; 12e0c <__printf_chk@plt+0x1d20>
   12d80:	ldreq	r0, [pc, #136]	; 12e10 <__printf_chk@plt+0x1d24>
   12d84:	bl	10fd8 <fwrite@plt>
   12d88:	cmp	r6, #0
   12d8c:	bne	12dc0 <__printf_chk@plt+0x1cd4>
   12d90:	ldrsb	r5, [r7, #53]	; 0x35
   12d94:	cmn	r5, #1
   12d98:	popeq	{r4, r5, r6, r7, r8, pc}
   12d9c:	ldr	r3, [r4]
   12da0:	mov	r2, #2
   12da4:	mov	r1, #1
   12da8:	ldr	r0, [pc, #76]	; 12dfc <__printf_chk@plt+0x1d10>
   12dac:	bl	10fd8 <fwrite@plt>
   12db0:	ldr	r1, [r4]
   12db4:	mov	r0, #52	; 0x34
   12db8:	bl	10f48 <putc@plt>
   12dbc:	b	12cfc <__printf_chk@plt+0x1c10>
   12dc0:	ldrsb	r5, [r7, #52]	; 0x34
   12dc4:	cmn	r5, #1
   12dc8:	popeq	{r4, r5, r6, r7, r8, pc}
   12dcc:	ldr	r3, [r4]
   12dd0:	mov	r2, #2
   12dd4:	mov	r1, #1
   12dd8:	ldr	r0, [pc, #28]	; 12dfc <__printf_chk@plt+0x1d10>
   12ddc:	bl	10fd8 <fwrite@plt>
   12de0:	b	12cf0 <__printf_chk@plt+0x1c04>
   12de4:	mov	r2, #4
   12de8:	mov	r1, #1
   12dec:	ldr	r0, [pc, #32]	; 12e14 <__printf_chk@plt+0x1d28>
   12df0:	bl	10fd8 <fwrite@plt>
   12df4:	b	12d88 <__printf_chk@plt+0x1c9c>
   12df8:	ldrdeq	r3, [r3], -r4
   12dfc:	andeq	pc, r1, r0, ror #14
   12e00:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   12e04:	andeq	pc, r1, r0, asr r7	; <UNPREDICTABLE>
   12e08:	ldrdeq	r3, [r3], -ip
   12e0c:	andeq	pc, r1, r0, ror #10
   12e10:	andeq	pc, r1, r8, ror #10
   12e14:	andeq	pc, r1, r8, asr r5	; <UNPREDICTABLE>
   12e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e1c:	mov	r5, r1
   12e20:	ldr	r7, [pc, #1632]	; 13488 <__printf_chk@plt+0x239c>
   12e24:	sub	sp, sp, #12
   12e28:	mov	r6, r0
   12e2c:	ldr	r4, [r7]
   12e30:	mov	r0, r1
   12e34:	mov	r1, r4
   12e38:	bl	10f78 <__aeabi_idivmod@plt>
   12e3c:	cmp	r1, #0
   12e40:	bne	13454 <__printf_chk@plt+0x2368>
   12e44:	mov	r1, r4
   12e48:	mov	r0, r5
   12e4c:	bl	10fc0 <__aeabi_idiv@plt>
   12e50:	ldr	fp, [r6, #40]	; 0x28
   12e54:	cmp	fp, #0
   12e58:	str	r0, [sp, #4]
   12e5c:	ble	12e90 <__printf_chk@plt+0x1da4>
   12e60:	ldr	r3, [r6, #36]	; 0x24
   12e64:	sub	r2, fp, #-1073741823	; 0xc0000001
   12e68:	ldr	r1, [r3, r2, lsl #2]
   12e6c:	add	r2, r3, r2, lsl #2
   12e70:	cmp	r1, #0
   12e74:	beq	12e88 <__printf_chk@plt+0x1d9c>
   12e78:	b	12ee4 <__printf_chk@plt+0x1df8>
   12e7c:	ldr	r1, [r2, #-4]!
   12e80:	cmp	r1, #0
   12e84:	bne	12ee4 <__printf_chk@plt+0x1df8>
   12e88:	subs	fp, fp, #1
   12e8c:	bne	12e7c <__printf_chk@plt+0x1d90>
   12e90:	ldr	r9, [pc, #1524]	; 1348c <__printf_chk@plt+0x23a0>
   12e94:	ldr	r3, [r9, #36]	; 0x24
   12e98:	cmp	r3, #0
   12e9c:	bne	12ed0 <__printf_chk@plt+0x1de4>
   12ea0:	ldr	r4, [sp, #4]
   12ea4:	cmp	r4, fp
   12ea8:	ble	12edc <__printf_chk@plt+0x1df0>
   12eac:	ldr	r8, [pc, #1500]	; 13490 <__printf_chk@plt+0x23a4>
   12eb0:	add	fp, fp, #1
   12eb4:	ldr	r1, [r8]
   12eb8:	mov	r0, #10
   12ebc:	bl	10f48 <putc@plt>
   12ec0:	cmp	r4, fp
   12ec4:	bne	12eb0 <__printf_chk@plt+0x1dc4>
   12ec8:	add	sp, sp, #12
   12ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ed0:	ldr	r3, [sp, #4]
   12ed4:	cmp	r3, fp
   12ed8:	bgt	13470 <__printf_chk@plt+0x2384>
   12edc:	add	sp, sp, #12
   12ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ee4:	ldr	r9, [pc, #1440]	; 1348c <__printf_chk@plt+0x23a0>
   12ee8:	ldr	r8, [pc, #1440]	; 13490 <__printf_chk@plt+0x23a4>
   12eec:	mov	sl, #0
   12ef0:	str	fp, [sp]
   12ef4:	ldr	r5, [r3, sl, lsl #2]
   12ef8:	mov	r7, #0
   12efc:	cmp	r5, r7
   12f00:	str	r7, [r3, sl, lsl #2]
   12f04:	bne	12f14 <__printf_chk@plt+0x1e28>
   12f08:	b	133e4 <__printf_chk@plt+0x22f8>
   12f0c:	mov	r7, r5
   12f10:	mov	r5, r3
   12f14:	ldr	r3, [r5]
   12f18:	str	r7, [r5]
   12f1c:	cmp	r3, #0
   12f20:	bne	12f0c <__printf_chk@plt+0x1e20>
   12f24:	str	r3, [r6, #56]	; 0x38
   12f28:	str	r3, [r6, #60]	; 0x3c
   12f2c:	mov	r4, r3
   12f30:	mvn	r3, #0
   12f34:	strh	r3, [r6, #52]	; 0x34
   12f38:	ldrb	r2, [r5, #16]
   12f3c:	ldr	fp, [pc, #1360]	; 13494 <__printf_chk@plt+0x23a8>
   12f40:	tst	r2, #16
   12f44:	bne	13140 <__printf_chk@plt+0x2054>
   12f48:	cmp	r7, #0
   12f4c:	ldr	r3, [r5, #8]
   12f50:	beq	12f60 <__printf_chk@plt+0x1e74>
   12f54:	ldr	r1, [r7, #8]
   12f58:	cmp	r1, r3
   12f5c:	beq	13220 <__printf_chk@plt+0x2134>
   12f60:	cmp	r4, r3
   12f64:	bgt	1300c <__printf_chk@plt+0x1f20>
   12f68:	ldr	r2, [r9, #32]
   12f6c:	cmp	r2, #0
   12f70:	bne	132a4 <__printf_chk@plt+0x21b8>
   12f74:	cmp	r4, r3
   12f78:	blt	12fec <__printf_chk@plt+0x1f00>
   12f7c:	b	13028 <__printf_chk@plt+0x1f3c>
   12f80:	ldr	r3, [r9]
   12f84:	ldr	r1, [r8]
   12f88:	cmp	r3, #0
   12f8c:	bne	12fd4 <__printf_chk@plt+0x1ee8>
   12f90:	ldr	r3, [r6, #56]	; 0x38
   12f94:	cmp	r3, #0
   12f98:	beq	12fd4 <__printf_chk@plt+0x1ee8>
   12f9c:	ldr	r3, [r9, #4]
   12fa0:	cmp	r3, #0
   12fa4:	bne	13278 <__printf_chk@plt+0x218c>
   12fa8:	ldr	r3, [r9, #8]
   12fac:	mov	r2, #5
   12fb0:	cmp	r3, #0
   12fb4:	mov	r3, r1
   12fb8:	ldrne	r0, [pc, #1240]	; 13498 <__printf_chk@plt+0x23ac>
   12fbc:	mov	r1, #1
   12fc0:	ldreq	r0, [pc, #1236]	; 1349c <__printf_chk@plt+0x23b0>
   12fc4:	bl	10fd8 <fwrite@plt>
   12fc8:	ldr	r1, [r8]
   12fcc:	mov	r3, #0
   12fd0:	str	r3, [r6, #56]	; 0x38
   12fd4:	mov	r0, #32
   12fd8:	bl	10f48 <putc@plt>
   12fdc:	ldr	r3, [r5, #8]
   12fe0:	add	r4, r4, #1
   12fe4:	cmp	r3, r4
   12fe8:	ble	13028 <__printf_chk@plt+0x1f3c>
   12fec:	ldr	r3, [r6, #64]	; 0x40
   12ff0:	cmp	r3, #0
   12ff4:	beq	12f80 <__printf_chk@plt+0x1e94>
   12ff8:	ldr	r1, [r5, #4]
   12ffc:	mov	r0, r6
   13000:	bl	11fb8 <__printf_chk@plt+0xecc>
   13004:	ldr	r1, [r8]
   13008:	b	12fd4 <__printf_chk@plt+0x1ee8>
   1300c:	ldr	r1, [r8]
   13010:	mov	r0, #8
   13014:	bl	10f48 <putc@plt>
   13018:	ldr	r3, [r5, #8]
   1301c:	sub	r4, r4, #1
   13020:	cmp	r3, r4
   13024:	blt	1300c <__printf_chk@plt+0x1f20>
   13028:	cmp	r4, r3
   1302c:	bne	13210 <__printf_chk@plt+0x2124>
   13030:	ldrb	r3, [r5, #16]
   13034:	tst	r3, #32
   13038:	bne	131bc <__printf_chk@plt+0x20d0>
   1303c:	tst	r3, #1
   13040:	bne	13290 <__printf_chk@plt+0x21a4>
   13044:	ldr	r2, [r9]
   13048:	cmp	r2, #0
   1304c:	bne	13250 <__printf_chk@plt+0x2164>
   13050:	ldr	r2, [r6, #56]	; 0x38
   13054:	cmp	r2, #0
   13058:	beq	13354 <__printf_chk@plt+0x2268>
   1305c:	ldr	r2, [r9, #4]
   13060:	ldr	r3, [r8]
   13064:	cmp	r2, #0
   13068:	bne	133d0 <__printf_chk@plt+0x22e4>
   1306c:	ldr	r2, [r9, #8]
   13070:	mov	r1, #1
   13074:	cmp	r2, #0
   13078:	mov	r2, #5
   1307c:	ldrne	r0, [pc, #1044]	; 13498 <__printf_chk@plt+0x23ac>
   13080:	ldreq	r0, [pc, #1044]	; 1349c <__printf_chk@plt+0x23b0>
   13084:	bl	10fd8 <fwrite@plt>
   13088:	mov	r3, #0
   1308c:	str	r3, [r6, #56]	; 0x38
   13090:	ldrb	r3, [r5, #16]
   13094:	tst	r3, #2
   13098:	bne	13258 <__printf_chk@plt+0x216c>
   1309c:	ldr	r3, [r9]
   130a0:	cmp	r3, #0
   130a4:	bne	130fc <__printf_chk@plt+0x2010>
   130a8:	ldr	r3, [r6, #60]	; 0x3c
   130ac:	cmp	r3, #0
   130b0:	bne	13368 <__printf_chk@plt+0x227c>
   130b4:	ldrsb	r1, [r5, #18]
   130b8:	ldrsb	r3, [r6, #52]	; 0x34
   130bc:	cmp	r3, r1
   130c0:	beq	130d8 <__printf_chk@plt+0x1fec>
   130c4:	mov	r2, #0
   130c8:	mov	r0, r6
   130cc:	bl	12cbc <__printf_chk@plt+0x1bd0>
   130d0:	ldrb	r3, [r5, #18]
   130d4:	strb	r3, [r6, #52]	; 0x34
   130d8:	ldrsb	r1, [r5, #17]
   130dc:	ldrsb	r3, [r6, #53]	; 0x35
   130e0:	cmp	r3, r1
   130e4:	beq	130fc <__printf_chk@plt+0x2010>
   130e8:	mov	r2, #1
   130ec:	mov	r0, r6
   130f0:	bl	12cbc <__printf_chk@plt+0x1bd0>
   130f4:	ldrb	r3, [r5, #17]
   130f8:	strb	r3, [r6, #53]	; 0x35
   130fc:	ldr	r1, [r5, #12]
   13100:	mov	r0, r6
   13104:	bl	12ad8 <__printf_chk@plt+0x19ec>
   13108:	ldr	r3, [pc, #912]	; 134a0 <__printf_chk@plt+0x23b4>
   1310c:	ldr	r0, [r5, #4]
   13110:	ldr	r1, [r3]
   13114:	bl	10fc0 <__aeabi_idiv@plt>
   13118:	add	r4, r4, r0
   1311c:	mov	r0, r5
   13120:	bl	1c70c <_ZdlPv@@Base>
   13124:	cmp	r7, #0
   13128:	beq	13160 <__printf_chk@plt+0x2074>
   1312c:	mov	r5, r7
   13130:	ldr	r7, [r7]
   13134:	ldrb	r2, [r5, #16]
   13138:	tst	r2, #16
   1313c:	beq	12f48 <__printf_chk@plt+0x1e5c>
   13140:	ldr	r3, [r5, #12]
   13144:	mov	r0, r5
   13148:	adds	r3, r3, #0
   1314c:	movne	r3, #1
   13150:	str	r3, [r6, #64]	; 0x40
   13154:	bl	1c70c <_ZdlPv@@Base>
   13158:	cmp	r7, #0
   1315c:	bne	1312c <__printf_chk@plt+0x2040>
   13160:	ldr	r3, [r9]
   13164:	cmp	r3, #0
   13168:	bne	13198 <__printf_chk@plt+0x20ac>
   1316c:	ldr	r3, [r6, #60]	; 0x3c
   13170:	cmp	r3, #0
   13174:	bne	13184 <__printf_chk@plt+0x2098>
   13178:	ldr	r3, [r6, #56]	; 0x38
   1317c:	cmp	r3, #0
   13180:	beq	13400 <__printf_chk@plt+0x2314>
   13184:	ldr	r3, [r8]
   13188:	mov	r2, #4
   1318c:	mov	r1, #1
   13190:	ldr	r0, [pc, #780]	; 134a4 <__printf_chk@plt+0x23b8>
   13194:	bl	10fd8 <fwrite@plt>
   13198:	ldr	r1, [r8]
   1319c:	mov	r0, #10
   131a0:	bl	10f48 <putc@plt>
   131a4:	ldr	r3, [sp]
   131a8:	add	sl, sl, #1
   131ac:	cmp	r3, sl
   131b0:	ble	13440 <__printf_chk@plt+0x2354>
   131b4:	ldr	r3, [r6, #36]	; 0x24
   131b8:	b	12ef4 <__printf_chk@plt+0x1e08>
   131bc:	ldr	r2, [r9]
   131c0:	cmp	r2, #0
   131c4:	bne	1311c <__printf_chk@plt+0x2030>
   131c8:	ldrsb	r1, [r5, #18]
   131cc:	ldrsb	r3, [r6, #52]	; 0x34
   131d0:	cmp	r3, r1
   131d4:	beq	131e8 <__printf_chk@plt+0x20fc>
   131d8:	mov	r0, r6
   131dc:	bl	12cbc <__printf_chk@plt+0x1bd0>
   131e0:	ldrb	r3, [r5, #18]
   131e4:	strb	r3, [r6, #52]	; 0x34
   131e8:	ldrsb	r1, [r5, #17]
   131ec:	ldrsb	r3, [r6, #53]	; 0x35
   131f0:	cmp	r3, r1
   131f4:	beq	1311c <__printf_chk@plt+0x2030>
   131f8:	mov	r2, #1
   131fc:	mov	r0, r6
   13200:	bl	12cbc <__printf_chk@plt+0x1bd0>
   13204:	ldrb	r3, [r5, #17]
   13208:	strb	r3, [r6, #53]	; 0x35
   1320c:	b	1311c <__printf_chk@plt+0x2030>
   13210:	mov	r1, fp
   13214:	mov	r0, #744	; 0x2e8
   13218:	bl	16250 <__printf_chk@plt+0x5164>
   1321c:	b	13030 <__printf_chk@plt+0x1f44>
   13220:	and	r1, r2, #12
   13224:	cmp	r1, #8
   13228:	beq	13388 <__printf_chk@plt+0x229c>
   1322c:	cmp	r1, #0
   13230:	bne	133c4 <__printf_chk@plt+0x22d8>
   13234:	ldr	r2, [pc, #620]	; 134a8 <__printf_chk@plt+0x23bc>
   13238:	ldr	r2, [r2, #24]
   1323c:	cmp	r2, #0
   13240:	bne	12f60 <__printf_chk@plt+0x1e74>
   13244:	mov	r0, r5
   13248:	bl	1c70c <_ZdlPv@@Base>
   1324c:	b	1312c <__printf_chk@plt+0x2040>
   13250:	tst	r3, #2
   13254:	beq	130fc <__printf_chk@plt+0x2010>
   13258:	ldr	r2, [r5, #4]
   1325c:	ldr	r1, [r5, #12]
   13260:	mov	r0, r6
   13264:	bl	12c24 <__printf_chk@plt+0x1b38>
   13268:	ldr	r3, [r9]
   1326c:	cmp	r3, #0
   13270:	beq	130b4 <__printf_chk@plt+0x1fc8>
   13274:	b	130fc <__printf_chk@plt+0x2010>
   13278:	mov	r3, r1
   1327c:	mov	r2, #5
   13280:	mov	r1, #1
   13284:	ldr	r0, [pc, #544]	; 134ac <__printf_chk@plt+0x23c0>
   13288:	bl	10fd8 <fwrite@plt>
   1328c:	b	12fc8 <__printf_chk@plt+0x1edc>
   13290:	ldr	r1, [r5, #4]
   13294:	mov	r0, r6
   13298:	bl	11fb8 <__printf_chk@plt+0xecc>
   1329c:	ldrb	r3, [r5, #16]
   132a0:	b	13094 <__printf_chk@plt+0x1fa8>
   132a4:	adds	r2, r4, #8
   132a8:	addmi	r2, r4, #15
   132ac:	bic	r2, r2, #7
   132b0:	cmp	r2, r3
   132b4:	ble	13330 <__printf_chk@plt+0x2244>
   132b8:	b	12f74 <__printf_chk@plt+0x1e88>
   132bc:	ldr	r3, [r9]
   132c0:	ldr	r1, [r8]
   132c4:	cmp	r3, #0
   132c8:	bne	13310 <__printf_chk@plt+0x2224>
   132cc:	ldr	r3, [r6, #56]	; 0x38
   132d0:	cmp	r3, #0
   132d4:	beq	13310 <__printf_chk@plt+0x2224>
   132d8:	ldr	r3, [r9, #4]
   132dc:	cmp	r3, #0
   132e0:	bne	133ac <__printf_chk@plt+0x22c0>
   132e4:	ldr	r3, [r9, #8]
   132e8:	mov	r2, #5
   132ec:	cmp	r3, #0
   132f0:	mov	r3, r1
   132f4:	ldrne	r0, [pc, #412]	; 13498 <__printf_chk@plt+0x23ac>
   132f8:	mov	r1, #1
   132fc:	ldreq	r0, [pc, #408]	; 1349c <__printf_chk@plt+0x23b0>
   13300:	bl	10fd8 <fwrite@plt>
   13304:	ldr	r1, [r8]
   13308:	mov	r3, #0
   1330c:	str	r3, [r6, #56]	; 0x38
   13310:	mov	r0, #9
   13314:	bl	10f48 <putc@plt>
   13318:	adds	r2, r4, #8
   1331c:	addmi	r2, r4, #15
   13320:	ldr	r3, [r5, #8]
   13324:	bic	r2, r2, #7
   13328:	cmp	r3, r2
   1332c:	blt	12f74 <__printf_chk@plt+0x1e88>
   13330:	ldr	r3, [r6, #64]	; 0x40
   13334:	mov	r4, r2
   13338:	cmp	r3, #0
   1333c:	beq	132bc <__printf_chk@plt+0x21d0>
   13340:	ldr	r1, [r5, #4]
   13344:	mov	r0, r6
   13348:	bl	11fb8 <__printf_chk@plt+0xecc>
   1334c:	ldr	r1, [r8]
   13350:	b	13310 <__printf_chk@plt+0x2224>
   13354:	tst	r3, #2
   13358:	bne	13258 <__printf_chk@plt+0x216c>
   1335c:	ldr	r3, [r6, #60]	; 0x3c
   13360:	cmp	r3, #0
   13364:	beq	130b4 <__printf_chk@plt+0x1fc8>
   13368:	ldr	r3, [r8]
   1336c:	mov	r2, #5
   13370:	mov	r1, #1
   13374:	ldr	r0, [pc, #308]	; 134b0 <__printf_chk@plt+0x23c4>
   13378:	bl	10fd8 <fwrite@plt>
   1337c:	mov	r3, #0
   13380:	str	r3, [r6, #60]	; 0x3c
   13384:	b	13268 <__printf_chk@plt+0x217c>
   13388:	ldrb	r0, [r7, #16]
   1338c:	and	ip, r0, #12
   13390:	cmp	ip, #4
   13394:	beq	13410 <__printf_chk@plt+0x2324>
   13398:	cmp	r1, ip
   1339c:	bne	13234 <__printf_chk@plt+0x2148>
   133a0:	ldr	r3, [r5, #12]
   133a4:	str	r3, [r7, #12]
   133a8:	b	13244 <__printf_chk@plt+0x2158>
   133ac:	mov	r3, r1
   133b0:	mov	r2, #5
   133b4:	mov	r1, #1
   133b8:	ldr	r0, [pc, #236]	; 134ac <__printf_chk@plt+0x23c0>
   133bc:	bl	10fd8 <fwrite@plt>
   133c0:	b	13304 <__printf_chk@plt+0x2218>
   133c4:	ldrb	ip, [r7, #16]
   133c8:	and	ip, ip, #12
   133cc:	b	13398 <__printf_chk@plt+0x22ac>
   133d0:	mov	r2, #5
   133d4:	mov	r1, #1
   133d8:	ldr	r0, [pc, #204]	; 134ac <__printf_chk@plt+0x23c0>
   133dc:	bl	10fd8 <fwrite@plt>
   133e0:	b	13088 <__printf_chk@plt+0x1f9c>
   133e4:	ldr	r3, [r9]
   133e8:	str	r5, [r6, #56]	; 0x38
   133ec:	cmp	r3, #0
   133f0:	mvn	r3, #0
   133f4:	str	r5, [r6, #60]	; 0x3c
   133f8:	strh	r3, [r6, #52]	; 0x34
   133fc:	bne	13198 <__printf_chk@plt+0x20ac>
   13400:	ldrsh	r3, [r6, #52]	; 0x34
   13404:	cmn	r3, #1
   13408:	bne	13184 <__printf_chk@plt+0x2098>
   1340c:	b	13198 <__printf_chk@plt+0x20ac>
   13410:	ldr	r3, [pc, #156]	; 134b4 <__printf_chk@plt+0x23c8>
   13414:	ldr	r3, [r3]
   13418:	cmp	r3, #0
   1341c:	beq	13448 <__printf_chk@plt+0x235c>
   13420:	asr	r3, r2, #4
   13424:	and	r3, r3, #12
   13428:	add	r3, r3, r0, lsr #6
   1342c:	ldr	r2, [pc, #132]	; 134b8 <__printf_chk@plt+0x23cc>
   13430:	add	r3, r2, r3, lsl #2
   13434:	ldr	r3, [r3, #80]	; 0x50
   13438:	str	r3, [r7, #12]
   1343c:	b	13244 <__printf_chk@plt+0x2158>
   13440:	mov	fp, r3
   13444:	b	12e94 <__printf_chk@plt+0x1da8>
   13448:	mov	r3, #43	; 0x2b
   1344c:	str	r3, [r7, #12]
   13450:	b	13244 <__printf_chk@plt+0x2158>
   13454:	ldr	r3, [pc, #96]	; 134bc <__printf_chk@plt+0x23d0>
   13458:	ldr	r0, [pc, #96]	; 134c0 <__printf_chk@plt+0x23d4>
   1345c:	mov	r2, r3
   13460:	mov	r1, r3
   13464:	bl	17414 <__printf_chk@plt+0x6328>
   13468:	ldr	r4, [r7]
   1346c:	b	12e44 <__printf_chk@plt+0x1d58>
   13470:	ldr	r3, [pc, #24]	; 13490 <__printf_chk@plt+0x23a4>
   13474:	mov	r0, #12
   13478:	ldr	r1, [r3]
   1347c:	add	sp, sp, #12
   13480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13484:	b	10f48 <putc@plt>
   13488:	andeq	r3, r3, r8, lsr #32
   1348c:	ldrdeq	r3, [r3], -ip
   13490:	ldrdeq	r3, [r3], -r4
   13494:	andeq	pc, r1, ip, lsl #10
   13498:			; <UNDEFINED> instruction: 0x0001f7b4
   1349c:			; <UNDEFINED> instruction: 0x0001f7bc
   134a0:	andeq	r3, r3, ip, lsr #32
   134a4:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   134a8:	andeq	r3, r3, r8
   134ac:	andeq	pc, r1, ip, lsr #15
   134b0:	andeq	pc, r1, r4, asr #15
   134b4:	andeq	r6, r3, r0, lsl #21
   134b8:	andeq	pc, r1, r8, lsl r4	; <UNPREDICTABLE>
   134bc:	andeq	r6, r3, r8, asr #20
   134c0:	andeq	pc, r1, r4, ror #14
   134c4:	push	{r4, lr}
   134c8:	mov	r0, #80	; 0x50
   134cc:	bl	1c6bc <_Znwj@@Base>
   134d0:	mov	r4, r0
   134d4:	bl	11dcc <__printf_chk@plt+0xce0>
   134d8:	mov	r0, r4
   134dc:	pop	{r4, pc}
   134e0:	mov	r0, r4
   134e4:	bl	1c70c <_ZdlPv@@Base>
   134e8:	bl	10f3c <__cxa_end_cleanup@plt>
   134ec:	bx	lr
   134f0:	push	{r4, r5, r6, lr}
   134f4:	ldr	r5, [pc, #188]	; 135b8 <__printf_chk@plt+0x24cc>
   134f8:	ldr	r0, [r5]
   134fc:	bl	10f60 <getc@plt>
   13500:	add	r3, r0, #1
   13504:	mov	r4, r0
   13508:	cmp	r3, #33	; 0x21
   1350c:	ldrls	pc, [pc, r3, lsl #2]
   13510:	b	135b0 <__printf_chk@plt+0x24c4>
   13514:	muleq	r1, ip, r5
   13518:			; <UNDEFINED> instruction: 0x000135b0
   1351c:			; <UNDEFINED> instruction: 0x000135b0
   13520:			; <UNDEFINED> instruction: 0x000135b0
   13524:			; <UNDEFINED> instruction: 0x000135b0
   13528:			; <UNDEFINED> instruction: 0x000135b0
   1352c:			; <UNDEFINED> instruction: 0x000135b0
   13530:			; <UNDEFINED> instruction: 0x000135b0
   13534:			; <UNDEFINED> instruction: 0x000135b0
   13538:			; <UNDEFINED> instruction: 0x000135b0
   1353c:	strdeq	r3, [r1], -r8
   13540:	muleq	r1, ip, r5
   13544:			; <UNDEFINED> instruction: 0x000135b0
   13548:			; <UNDEFINED> instruction: 0x000135b0
   1354c:			; <UNDEFINED> instruction: 0x000135b0
   13550:			; <UNDEFINED> instruction: 0x000135b0
   13554:			; <UNDEFINED> instruction: 0x000135b0
   13558:			; <UNDEFINED> instruction: 0x000135b0
   1355c:			; <UNDEFINED> instruction: 0x000135b0
   13560:			; <UNDEFINED> instruction: 0x000135b0
   13564:			; <UNDEFINED> instruction: 0x000135b0
   13568:			; <UNDEFINED> instruction: 0x000135b0
   1356c:			; <UNDEFINED> instruction: 0x000135b0
   13570:			; <UNDEFINED> instruction: 0x000135b0
   13574:			; <UNDEFINED> instruction: 0x000135b0
   13578:			; <UNDEFINED> instruction: 0x000135b0
   1357c:			; <UNDEFINED> instruction: 0x000135b0
   13580:			; <UNDEFINED> instruction: 0x000135b0
   13584:			; <UNDEFINED> instruction: 0x000135b0
   13588:			; <UNDEFINED> instruction: 0x000135b0
   1358c:			; <UNDEFINED> instruction: 0x000135b0
   13590:			; <UNDEFINED> instruction: 0x000135b0
   13594:			; <UNDEFINED> instruction: 0x000135b0
   13598:	strdeq	r3, [r1], -r8
   1359c:	ldr	r3, [pc, #24]	; 135bc <__printf_chk@plt+0x24d0>
   135a0:	ldr	r0, [pc, #24]	; 135c0 <__printf_chk@plt+0x24d4>
   135a4:	mov	r2, r3
   135a8:	mov	r1, r3
   135ac:	bl	17414 <__printf_chk@plt+0x6328>
   135b0:	mov	r0, r4
   135b4:	pop	{r4, r5, r6, pc}
   135b8:	andeq	r5, r3, r4, lsl #30
   135bc:	andeq	r6, r3, r8, asr #20
   135c0:	andeq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   135c4:	push	{r4, lr}
   135c8:	ldr	r4, [pc, #44]	; 135fc <__printf_chk@plt+0x2510>
   135cc:	ldr	r3, [pc, #44]	; 13600 <__printf_chk@plt+0x2514>
   135d0:	ldr	r0, [pc, #44]	; 13604 <__printf_chk@plt+0x2518>
   135d4:	ldr	ip, [r4, #4]
   135d8:	mov	r2, r3
   135dc:	sub	ip, ip, #1
   135e0:	mov	r1, r3
   135e4:	str	ip, [r4, #4]
   135e8:	bl	17458 <__printf_chk@plt+0x636c>
   135ec:	ldr	r3, [r4, #4]
   135f0:	add	r3, r3, #1
   135f4:	str	r3, [r4, #4]
   135f8:	pop	{r4, pc}
   135fc:	andeq	r5, r3, r4, lsl #30
   13600:	andeq	r6, r3, r8, asr #20
   13604:	andeq	pc, r1, r8, ror #16
   13608:	mov	r3, #4
   1360c:	push	{r4, lr}
   13610:	mov	r4, r0
   13614:	str	r3, [r0]
   13618:	mov	r0, #16
   1361c:	bl	10ed0 <_Znaj@plt>
   13620:	mov	r3, #0
   13624:	str	r3, [r4, #4]
   13628:	str	r0, [r4, #8]
   1362c:	mov	r0, r4
   13630:	pop	{r4, pc}
   13634:	push	{r4, r5, r6, lr}
   13638:	subs	r4, r1, #0
   1363c:	mov	r5, r0
   13640:	beq	1366c <__printf_chk@plt+0x2580>
   13644:	cmn	r4, #-536870910	; 0xe0000002
   13648:	str	r4, [r0]
   1364c:	mvnhi	r0, #0
   13650:	bls	13684 <__printf_chk@plt+0x2598>
   13654:	bl	10ed0 <_Znaj@plt>
   13658:	mov	r3, #0
   1365c:	str	r3, [r5, #4]
   13660:	str	r0, [r5, #8]
   13664:	mov	r0, r5
   13668:	pop	{r4, r5, r6, pc}
   1366c:	ldr	r3, [pc, #24]	; 1368c <__printf_chk@plt+0x25a0>
   13670:	ldr	r0, [pc, #24]	; 13690 <__printf_chk@plt+0x25a4>
   13674:	mov	r2, r3
   13678:	mov	r1, r3
   1367c:	bl	1749c <__printf_chk@plt+0x63b0>
   13680:	str	r4, [r5]
   13684:	lsl	r0, r4, #2
   13688:	b	13654 <__printf_chk@plt+0x2568>
   1368c:	andeq	r6, r3, r8, asr #20
   13690:	andeq	pc, r1, ip, lsl #17
   13694:	push	{r4, lr}
   13698:	mov	r4, r0
   1369c:	ldr	r0, [r0, #8]
   136a0:	cmp	r0, #0
   136a4:	beq	136ac <__printf_chk@plt+0x25c0>
   136a8:	bl	10f6c <_ZdaPv@plt>
   136ac:	mov	r0, r4
   136b0:	pop	{r4, pc}
   136b4:	push	{r4, r5, r6, r7, r8, lr}
   136b8:	mov	r4, r0
   136bc:	ldm	r0, {r0, r5}
   136c0:	mov	r7, r1
   136c4:	ldr	r6, [r4, #8]
   136c8:	cmp	r5, r0
   136cc:	bcc	13730 <__printf_chk@plt+0x2644>
   136d0:	lsl	r3, r0, #1
   136d4:	cmn	r3, #-536870910	; 0xe0000002
   136d8:	str	r3, [r4]
   136dc:	lslls	r0, r0, #3
   136e0:	mvnhi	r0, #0
   136e4:	bl	10ed0 <_Znaj@plt>
   136e8:	ldr	r5, [r4, #4]
   136ec:	cmp	r5, #0
   136f0:	addne	lr, r6, r5, lsl #2
   136f4:	subne	r3, r6, #4
   136f8:	str	r0, [r4, #8]
   136fc:	subne	lr, lr, #4
   13700:	subne	r2, r0, #4
   13704:	beq	13718 <__printf_chk@plt+0x262c>
   13708:	ldr	ip, [r3, #4]!
   1370c:	cmp	lr, r3
   13710:	str	ip, [r2, #4]!
   13714:	bne	13708 <__printf_chk@plt+0x261c>
   13718:	cmp	r6, #0
   1371c:	moveq	r6, r0
   13720:	beq	13730 <__printf_chk@plt+0x2644>
   13724:	mov	r0, r6
   13728:	bl	10f6c <_ZdaPv@plt>
   1372c:	ldmib	r4, {r5, r6}
   13730:	str	r7, [r6, r5, lsl #2]
   13734:	ldr	r3, [r4, #4]
   13738:	add	r3, r3, #1
   1373c:	str	r3, [r4, #4]
   13740:	pop	{r4, r5, r6, r7, r8, pc}
   13744:	push	{r4, r5, r6, lr}
   13748:	mov	r3, #128	; 0x80
   1374c:	mov	r4, #0
   13750:	mov	r5, r0
   13754:	stm	r0, {r3, r4}
   13758:	mov	r0, #512	; 0x200
   1375c:	bl	10ed0 <_Znaj@plt>
   13760:	mov	r2, r4
   13764:	add	r1, r0, #512	; 0x200
   13768:	mov	r3, r0
   1376c:	str	r2, [r3], #4
   13770:	cmp	r1, r3
   13774:	bne	1376c <__printf_chk@plt+0x2680>
   13778:	str	r0, [r5, #8]
   1377c:	mov	r0, r5
   13780:	pop	{r4, r5, r6, pc}
   13784:	push	{r4, lr}
   13788:	mov	r4, r0
   1378c:	ldr	r0, [r0, #8]
   13790:	cmp	r0, #0
   13794:	beq	1379c <__printf_chk@plt+0x26b0>
   13798:	bl	10f6c <_ZdaPv@plt>
   1379c:	mov	r0, r4
   137a0:	pop	{r4, pc}
   137a4:	push	{r4, r5, r6, r7, r8, lr}
   137a8:	mov	r5, r0
   137ac:	ldm	r0, {r0, lr}
   137b0:	mov	r7, r1
   137b4:	ldr	r6, [r5, #8]
   137b8:	cmp	lr, r0
   137bc:	bcc	13844 <__printf_chk@plt+0x2758>
   137c0:	lsl	r4, r0, #1
   137c4:	cmn	r4, #-536870910	; 0xe0000002
   137c8:	lslls	r0, r0, #3
   137cc:	mvnhi	r0, #0
   137d0:	str	r4, [r5]
   137d4:	bl	10ed0 <_Znaj@plt>
   137d8:	subs	r3, r4, #1
   137dc:	movpl	r1, #0
   137e0:	movpl	r2, r0
   137e4:	bmi	137f8 <__printf_chk@plt+0x270c>
   137e8:	sub	r3, r3, #1
   137ec:	cmn	r3, #1
   137f0:	str	r1, [r2], #4
   137f4:	bne	137e8 <__printf_chk@plt+0x26fc>
   137f8:	ldr	lr, [r5, #4]
   137fc:	str	r0, [r5, #8]
   13800:	cmp	lr, #0
   13804:	addne	r4, r6, lr, lsl #2
   13808:	subne	r4, r4, #4
   1380c:	subne	r3, r6, #4
   13810:	subne	r2, r0, #4
   13814:	beq	13828 <__printf_chk@plt+0x273c>
   13818:	ldr	ip, [r3, #4]!
   1381c:	cmp	r4, r3
   13820:	str	ip, [r2, #4]!
   13824:	bne	13818 <__printf_chk@plt+0x272c>
   13828:	cmp	r6, #0
   1382c:	moveq	r6, r0
   13830:	beq	13844 <__printf_chk@plt+0x2758>
   13834:	mov	r0, r6
   13838:	bl	10f6c <_ZdaPv@plt>
   1383c:	ldr	r6, [r5, #8]
   13840:	ldr	lr, [r5, #4]
   13844:	add	r3, lr, #1
   13848:	str	r7, [r6, lr, lsl #2]
   1384c:	str	r3, [r5, #4]
   13850:	pop	{r4, r5, r6, r7, r8, pc}
   13854:	push	{r4, lr}
   13858:	mov	r4, r0
   1385c:	ldr	r0, [r0, #4]
   13860:	add	r0, r0, #1
   13864:	bl	10ed0 <_Znaj@plt>
   13868:	ldr	lr, [r4, #4]
   1386c:	cmp	lr, #0
   13870:	beq	138a8 <__printf_chk@plt+0x27bc>
   13874:	ldr	r3, [r4, #8]
   13878:	sub	r2, r0, #1
   1387c:	add	ip, r3, lr, lsl #2
   13880:	sub	ip, ip, #4
   13884:	sub	r3, r3, #4
   13888:	ldr	r1, [r3, #4]!
   1388c:	cmp	r3, ip
   13890:	strb	r1, [r2, #1]!
   13894:	bne	13888 <__printf_chk@plt+0x279c>
   13898:	add	lr, r0, lr
   1389c:	mov	r3, #0
   138a0:	strb	r3, [lr]
   138a4:	pop	{r4, pc}
   138a8:	mov	lr, r0
   138ac:	b	1389c <__printf_chk@plt+0x27b0>
   138b0:	mov	r3, #0
   138b4:	str	r3, [r0, #4]
   138b8:	bx	lr
   138bc:	rsb	r0, r0, #1000	; 0x3e8
   138c0:	ldr	r3, [pc, #12]	; 138d4 <__printf_chk@plt+0x27e8>
   138c4:	lsl	r0, r0, #16
   138c8:	umull	r3, r0, r3, r0
   138cc:	lsr	r0, r0, #6
   138d0:	bx	lr
   138d4:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   138d8:	push	{r4, r5, r6, lr}
   138dc:	ldr	r4, [pc, #96]	; 13944 <__printf_chk@plt+0x2858>
   138e0:	ldr	r0, [r4, #8]
   138e4:	ldr	r5, [r0, #24]
   138e8:	cmp	r5, #0
   138ec:	beq	13904 <__printf_chk@plt+0x2818>
   138f0:	mov	r0, r5
   138f4:	bl	162b0 <__printf_chk@plt+0x51c4>
   138f8:	mov	r0, r5
   138fc:	bl	1c70c <_ZdlPv@@Base>
   13900:	ldr	r0, [r4, #8]
   13904:	ldr	r5, [r0, #28]
   13908:	cmp	r5, #0
   1390c:	beq	13924 <__printf_chk@plt+0x2838>
   13910:	mov	r0, r5
   13914:	bl	162b0 <__printf_chk@plt+0x51c4>
   13918:	mov	r0, r5
   1391c:	bl	1c70c <_ZdlPv@@Base>
   13920:	ldr	r0, [r4, #8]
   13924:	bl	1c70c <_ZdlPv@@Base>
   13928:	mov	r3, #0
   1392c:	str	r3, [r4, #8]
   13930:	pop	{r4, r5, r6, pc}
   13934:	mov	r0, r5
   13938:	bl	1c70c <_ZdlPv@@Base>
   1393c:	bl	10f3c <__cxa_end_cleanup@plt>
   13940:	b	13934 <__printf_chk@plt+0x2848>
   13944:	andeq	r5, r3, r4, lsl #30
   13948:	push	{r4, lr}
   1394c:	sub	sp, sp, #24
   13950:	ldr	r4, [pc, #64]	; 13998 <__printf_chk@plt+0x28ac>
   13954:	mov	r1, r0
   13958:	mov	r0, sp
   1395c:	ldr	r3, [r4]
   13960:	str	r3, [sp, #20]
   13964:	bl	17074 <__printf_chk@plt+0x5f88>
   13968:	ldr	r3, [pc, #44]	; 1399c <__printf_chk@plt+0x28b0>
   1396c:	mov	r1, sp
   13970:	mov	r2, r3
   13974:	ldr	r0, [pc, #36]	; 139a0 <__printf_chk@plt+0x28b4>
   13978:	bl	1749c <__printf_chk@plt+0x63b0>
   1397c:	ldr	r2, [sp, #20]
   13980:	ldr	r3, [r4]
   13984:	cmp	r2, r3
   13988:	bne	13994 <__printf_chk@plt+0x28a8>
   1398c:	add	sp, sp, #24
   13990:	pop	{r4, pc}
   13994:	bl	10f30 <__stack_chk_fail@plt>
   13998:	andeq	r2, r3, r0, lsr #27
   1399c:	andeq	r6, r3, r8, asr #20
   139a0:			; <UNDEFINED> instruction: 0x0001f8bc
   139a4:	push	{r4, r5, lr}
   139a8:	sub	sp, sp, #20
   139ac:	ldr	r5, [pc, #232]	; 13a9c <__printf_chk@plt+0x29b0>
   139b0:	mov	r0, sp
   139b4:	ldr	r3, [r5]
   139b8:	str	r3, [sp, #12]
   139bc:	bl	13744 <__printf_chk@plt+0x2658>
   139c0:	bl	134f0 <__printf_chk@plt+0x2404>
   139c4:	cmn	r0, #1
   139c8:	beq	13a4c <__printf_chk@plt+0x2960>
   139cc:	ldr	r4, [pc, #204]	; 13aa0 <__printf_chk@plt+0x29b4>
   139d0:	b	139f0 <__printf_chk@plt+0x2904>
   139d4:	mov	r1, r0
   139d8:	mov	r0, sp
   139dc:	bl	137a4 <__printf_chk@plt+0x26b8>
   139e0:	ldr	r0, [r4]
   139e4:	bl	10f60 <getc@plt>
   139e8:	cmn	r0, #1
   139ec:	beq	13a4c <__printf_chk@plt+0x2960>
   139f0:	cmp	r0, #10
   139f4:	bne	139d4 <__printf_chk@plt+0x28e8>
   139f8:	ldm	r4, {r0, r3}
   139fc:	add	r3, r3, #1
   13a00:	str	r3, [r4, #4]
   13a04:	bl	10f60 <getc@plt>
   13a08:	cmp	r0, #43	; 0x2b
   13a0c:	bne	13a20 <__printf_chk@plt+0x2934>
   13a10:	mov	r1, #10
   13a14:	mov	r0, sp
   13a18:	bl	137a4 <__printf_chk@plt+0x26b8>
   13a1c:	b	139e0 <__printf_chk@plt+0x28f4>
   13a20:	cmn	r0, #1
   13a24:	beq	13a4c <__printf_chk@plt+0x2960>
   13a28:	ldr	r1, [r4]
   13a2c:	bl	10f24 <ungetc@plt>
   13a30:	cmn	r0, #1
   13a34:	bne	13a4c <__printf_chk@plt+0x2960>
   13a38:	ldr	r3, [pc, #100]	; 13aa4 <__printf_chk@plt+0x29b8>
   13a3c:	ldr	r0, [pc, #100]	; 13aa8 <__printf_chk@plt+0x29bc>
   13a40:	mov	r2, r3
   13a44:	mov	r1, r3
   13a48:	bl	1749c <__printf_chk@plt+0x63b0>
   13a4c:	mov	r0, sp
   13a50:	bl	13854 <__printf_chk@plt+0x2768>
   13a54:	mov	r4, r0
   13a58:	ldr	r0, [sp, #8]
   13a5c:	cmp	r0, #0
   13a60:	beq	13a68 <__printf_chk@plt+0x297c>
   13a64:	bl	10f6c <_ZdaPv@plt>
   13a68:	ldr	r2, [sp, #12]
   13a6c:	ldr	r3, [r5]
   13a70:	mov	r0, r4
   13a74:	cmp	r2, r3
   13a78:	bne	13a84 <__printf_chk@plt+0x2998>
   13a7c:	add	sp, sp, #20
   13a80:	pop	{r4, r5, pc}
   13a84:	bl	10f30 <__stack_chk_fail@plt>
   13a88:	ldr	r0, [sp, #8]
   13a8c:	cmp	r0, #0
   13a90:	beq	13a98 <__printf_chk@plt+0x29ac>
   13a94:	bl	10f6c <_ZdaPv@plt>
   13a98:	bl	10f3c <__cxa_end_cleanup@plt>
   13a9c:	andeq	r2, r3, r0, lsr #27
   13aa0:	andeq	r5, r3, r4, lsl #30
   13aa4:	andeq	r6, r3, r8, asr #20
   13aa8:	andeq	pc, r1, ip, ror #17
   13aac:	push	{r4, r5, r6, r7, lr}
   13ab0:	sub	sp, sp, #20
   13ab4:	ldr	r7, [pc, #372]	; 13c30 <__printf_chk@plt+0x2b44>
   13ab8:	mov	r0, sp
   13abc:	ldr	r3, [r7]
   13ac0:	str	r3, [sp, #12]
   13ac4:	bl	13744 <__printf_chk@plt+0x2658>
   13ac8:	bl	134f0 <__printf_chk@plt+0x2404>
   13acc:	cmp	r0, #45	; 0x2d
   13ad0:	mov	r4, r0
   13ad4:	beq	13bf8 <__printf_chk@plt+0x2b0c>
   13ad8:	sub	r5, r4, #48	; 0x30
   13adc:	cmp	r5, #9
   13ae0:	bhi	13be0 <__printf_chk@plt+0x2af4>
   13ae4:	ldr	r6, [pc, #328]	; 13c34 <__printf_chk@plt+0x2b48>
   13ae8:	b	13b08 <__printf_chk@plt+0x2a1c>
   13aec:	mov	r1, r4
   13af0:	mov	r0, sp
   13af4:	bl	137a4 <__printf_chk@plt+0x26b8>
   13af8:	ldr	r0, [r6]
   13afc:	bl	10f60 <getc@plt>
   13b00:	mov	r4, r0
   13b04:	sub	r5, r0, #48	; 0x30
   13b08:	cmp	r5, #9
   13b0c:	bls	13aec <__printf_chk@plt+0x2a00>
   13b10:	cmn	r4, #1
   13b14:	bne	13bb0 <__printf_chk@plt+0x2ac4>
   13b18:	mov	r0, sp
   13b1c:	bl	13854 <__printf_chk@plt+0x2768>
   13b20:	mov	r5, r0
   13b24:	bl	1105c <__errno_location@plt>
   13b28:	mov	r1, #0
   13b2c:	mov	r2, #10
   13b30:	mov	r6, r0
   13b34:	str	r1, [r0]
   13b38:	mov	r0, r5
   13b3c:	bl	10e7c <strtol@plt>
   13b40:	ldr	r2, [r6]
   13b44:	cmp	r2, #0
   13b48:	sub	r3, r0, #-2147483648	; 0x80000000
   13b4c:	clz	r3, r3
   13b50:	lsr	r3, r3, #5
   13b54:	movne	r3, #1
   13b58:	cmp	r3, #0
   13b5c:	mov	r4, r0
   13b60:	beq	13b7c <__printf_chk@plt+0x2a90>
   13b64:	ldr	r3, [pc, #204]	; 13c38 <__printf_chk@plt+0x2b4c>
   13b68:	ldr	r0, [pc, #204]	; 13c3c <__printf_chk@plt+0x2b50>
   13b6c:	mov	r2, r3
   13b70:	mov	r1, r3
   13b74:	bl	17414 <__printf_chk@plt+0x6328>
   13b78:	mov	r4, #0
   13b7c:	mov	r0, r5
   13b80:	bl	10f6c <_ZdaPv@plt>
   13b84:	ldr	r0, [sp, #8]
   13b88:	cmp	r0, #0
   13b8c:	beq	13b94 <__printf_chk@plt+0x2aa8>
   13b90:	bl	10f6c <_ZdaPv@plt>
   13b94:	ldr	r2, [sp, #12]
   13b98:	ldr	r3, [r7]
   13b9c:	mov	r0, r4
   13ba0:	cmp	r2, r3
   13ba4:	bne	13c18 <__printf_chk@plt+0x2b2c>
   13ba8:	add	sp, sp, #20
   13bac:	pop	{r4, r5, r6, r7, pc}
   13bb0:	ldr	r3, [pc, #124]	; 13c34 <__printf_chk@plt+0x2b48>
   13bb4:	mov	r0, r4
   13bb8:	ldr	r1, [r3]
   13bbc:	bl	10f24 <ungetc@plt>
   13bc0:	cmn	r0, #1
   13bc4:	bne	13b18 <__printf_chk@plt+0x2a2c>
   13bc8:	ldr	r3, [pc, #104]	; 13c38 <__printf_chk@plt+0x2b4c>
   13bcc:	ldr	r0, [pc, #108]	; 13c40 <__printf_chk@plt+0x2b54>
   13bd0:	mov	r2, r3
   13bd4:	mov	r1, r3
   13bd8:	bl	1749c <__printf_chk@plt+0x63b0>
   13bdc:	b	13b18 <__printf_chk@plt+0x2a2c>
   13be0:	ldr	r3, [pc, #80]	; 13c38 <__printf_chk@plt+0x2b4c>
   13be4:	ldr	r0, [pc, #88]	; 13c44 <__printf_chk@plt+0x2b58>
   13be8:	mov	r2, r3
   13bec:	mov	r1, r3
   13bf0:	bl	1749c <__printf_chk@plt+0x63b0>
   13bf4:	b	13ae4 <__printf_chk@plt+0x29f8>
   13bf8:	mov	r1, r0
   13bfc:	mov	r0, sp
   13c00:	bl	137a4 <__printf_chk@plt+0x26b8>
   13c04:	ldr	r3, [pc, #40]	; 13c34 <__printf_chk@plt+0x2b48>
   13c08:	ldr	r0, [r3]
   13c0c:	bl	10f60 <getc@plt>
   13c10:	mov	r4, r0
   13c14:	b	13ad8 <__printf_chk@plt+0x29ec>
   13c18:	bl	10f30 <__stack_chk_fail@plt>
   13c1c:	ldr	r0, [sp, #8]
   13c20:	cmp	r0, #0
   13c24:	beq	13c2c <__printf_chk@plt+0x2b40>
   13c28:	bl	10f6c <_ZdaPv@plt>
   13c2c:	bl	10f3c <__cxa_end_cleanup@plt>
   13c30:	andeq	r2, r3, r0, lsr #27
   13c34:	andeq	r5, r3, r4, lsl #30
   13c38:	andeq	r6, r3, r8, asr #20
   13c3c:	andeq	pc, r1, r4, lsr #18
   13c40:	andeq	pc, r1, ip, ror #17
   13c44:	andeq	pc, r1, r8, lsl #18
   13c48:	push	{r4, lr}
   13c4c:	bl	13aac <__printf_chk@plt+0x29c0>
   13c50:	cmp	r0, #65536	; 0x10000
   13c54:	popls	{r4, pc}
   13c58:	ldr	r3, [pc, #20]	; 13c74 <__printf_chk@plt+0x2b88>
   13c5c:	ldr	r0, [pc, #20]	; 13c78 <__printf_chk@plt+0x2b8c>
   13c60:	mov	r2, r3
   13c64:	mov	r1, r3
   13c68:	bl	17414 <__printf_chk@plt+0x6328>
   13c6c:	mov	r0, #0
   13c70:	pop	{r4, pc}
   13c74:	andeq	r6, r3, r8, asr #20
   13c78:	andeq	pc, r1, r0, asr #18
   13c7c:	push	{r4, r5, r6, lr}
   13c80:	sub	sp, sp, #16
   13c84:	ldr	r4, [pc, #260]	; 13d90 <__printf_chk@plt+0x2ca4>
   13c88:	mov	r0, sp
   13c8c:	ldr	r3, [r4]
   13c90:	str	r3, [sp, #12]
   13c94:	bl	13744 <__printf_chk@plt+0x2658>
   13c98:	bl	134f0 <__printf_chk@plt+0x2404>
   13c9c:	cmp	r0, #32
   13ca0:	ldreq	r6, [pc, #236]	; 13d94 <__printf_chk@plt+0x2ca8>
   13ca4:	beq	13d34 <__printf_chk@plt+0x2c48>
   13ca8:	cmp	r0, #9
   13cac:	beq	13d60 <__printf_chk@plt+0x2c74>
   13cb0:	cmp	r0, #10
   13cb4:	beq	13d6c <__printf_chk@plt+0x2c80>
   13cb8:	cmn	r0, #1
   13cbc:	beq	13cfc <__printf_chk@plt+0x2c10>
   13cc0:	ldr	r5, [pc, #204]	; 13d94 <__printf_chk@plt+0x2ca8>
   13cc4:	mov	r1, r0
   13cc8:	mov	r0, sp
   13ccc:	bl	137a4 <__printf_chk@plt+0x26b8>
   13cd0:	ldr	r0, [r5]
   13cd4:	mov	r6, r5
   13cd8:	bl	10f60 <getc@plt>
   13cdc:	cmp	r0, #32
   13ce0:	beq	13d34 <__printf_chk@plt+0x2c48>
   13ce4:	cmp	r0, #9
   13ce8:	beq	13d64 <__printf_chk@plt+0x2c78>
   13cec:	cmp	r0, #10
   13cf0:	beq	13d70 <__printf_chk@plt+0x2c84>
   13cf4:	cmn	r0, #1
   13cf8:	bne	13cc4 <__printf_chk@plt+0x2bd8>
   13cfc:	mov	r0, sp
   13d00:	bl	13854 <__printf_chk@plt+0x2768>
   13d04:	mov	r5, r0
   13d08:	ldr	r0, [sp, #8]
   13d0c:	cmp	r0, #0
   13d10:	beq	13d18 <__printf_chk@plt+0x2c2c>
   13d14:	bl	10f6c <_ZdaPv@plt>
   13d18:	ldr	r2, [sp, #12]
   13d1c:	ldr	r3, [r4]
   13d20:	mov	r0, r5
   13d24:	cmp	r2, r3
   13d28:	bne	13d78 <__printf_chk@plt+0x2c8c>
   13d2c:	add	sp, sp, #16
   13d30:	pop	{r4, r5, r6, pc}
   13d34:	mov	r0, #32
   13d38:	ldr	r1, [r6]
   13d3c:	bl	10f24 <ungetc@plt>
   13d40:	cmn	r0, #1
   13d44:	bne	13cfc <__printf_chk@plt+0x2c10>
   13d48:	ldr	r3, [pc, #72]	; 13d98 <__printf_chk@plt+0x2cac>
   13d4c:	ldr	r0, [pc, #72]	; 13d9c <__printf_chk@plt+0x2cb0>
   13d50:	mov	r2, r3
   13d54:	mov	r1, r3
   13d58:	bl	1749c <__printf_chk@plt+0x63b0>
   13d5c:	b	13cfc <__printf_chk@plt+0x2c10>
   13d60:	ldr	r6, [pc, #44]	; 13d94 <__printf_chk@plt+0x2ca8>
   13d64:	mov	r0, #9
   13d68:	b	13d38 <__printf_chk@plt+0x2c4c>
   13d6c:	ldr	r6, [pc, #32]	; 13d94 <__printf_chk@plt+0x2ca8>
   13d70:	mov	r0, #10
   13d74:	b	13d38 <__printf_chk@plt+0x2c4c>
   13d78:	bl	10f30 <__stack_chk_fail@plt>
   13d7c:	ldr	r0, [sp, #8]
   13d80:	cmp	r0, #0
   13d84:	beq	13d8c <__printf_chk@plt+0x2ca0>
   13d88:	bl	10f6c <_ZdaPv@plt>
   13d8c:	bl	10f3c <__cxa_end_cleanup@plt>
   13d90:	andeq	r2, r3, r0, lsr #27
   13d94:	andeq	r5, r3, r4, lsl #30
   13d98:	andeq	r6, r3, r8, asr #20
   13d9c:	andeq	pc, r1, ip, ror #17
   13da0:	b	134f0 <__printf_chk@plt+0x2404>
   13da4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13da8:	ldr	r6, [r0, #4]
   13dac:	cmp	r6, #0
   13db0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13db4:	mov	r5, r0
   13db8:	ldr	r7, [pc, #184]	; 13e78 <__printf_chk@plt+0x2d8c>
   13dbc:	ldr	r9, [pc, #184]	; 13e7c <__printf_chk@plt+0x2d90>
   13dc0:	ldr	r8, [pc, #184]	; 13e80 <__printf_chk@plt+0x2d94>
   13dc4:	mov	r3, r6
   13dc8:	mov	r4, #0
   13dcc:	b	13df8 <__printf_chk@plt+0x2d0c>
   13dd0:	ldr	r1, [r7, #8]
   13dd4:	ldr	r2, [r5, #8]
   13dd8:	ldr	r3, [r1, #8]
   13ddc:	ldr	r0, [r2, r4, lsl #2]
   13de0:	add	r4, r4, #2
   13de4:	add	r3, r3, r0
   13de8:	cmp	r4, r6
   13dec:	str	r3, [r1, #8]
   13df0:	bcs	13e18 <__printf_chk@plt+0x2d2c>
   13df4:	ldr	r3, [r5, #4]
   13df8:	cmp	r4, r3
   13dfc:	bcc	13dd0 <__printf_chk@plt+0x2ce4>
   13e00:	ldr	r2, [pc, #116]	; 13e7c <__printf_chk@plt+0x2d90>
   13e04:	mov	r3, r9
   13e08:	mov	r1, r2
   13e0c:	mov	r0, r8
   13e10:	bl	1749c <__printf_chk@plt+0x63b0>
   13e14:	b	13dd0 <__printf_chk@plt+0x2ce4>
   13e18:	cmp	r6, #1
   13e1c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e20:	mov	r4, #1
   13e24:	ldr	r9, [pc, #80]	; 13e7c <__printf_chk@plt+0x2d90>
   13e28:	ldr	r8, [pc, #80]	; 13e80 <__printf_chk@plt+0x2d94>
   13e2c:	b	13e50 <__printf_chk@plt+0x2d64>
   13e30:	ldr	r1, [r7, #8]
   13e34:	ldr	r0, [r2, r4, lsl #2]
   13e38:	add	r4, r4, #2
   13e3c:	ldr	r3, [r1, #12]
   13e40:	cmp	r4, r6
   13e44:	add	r3, r3, r0
   13e48:	str	r3, [r1, #12]
   13e4c:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e50:	ldr	r3, [r5, #4]
   13e54:	cmp	r3, r4
   13e58:	bhi	13e30 <__printf_chk@plt+0x2d44>
   13e5c:	ldr	r2, [pc, #24]	; 13e7c <__printf_chk@plt+0x2d90>
   13e60:	mov	r3, r9
   13e64:	mov	r1, r2
   13e68:	mov	r0, r8
   13e6c:	bl	1749c <__printf_chk@plt+0x63b0>
   13e70:	ldr	r2, [r5, #8]
   13e74:	b	13e30 <__printf_chk@plt+0x2d44>
   13e78:	andeq	r5, r3, r4, lsl #30
   13e7c:	andeq	r6, r3, r8, asr #20
   13e80:	andeq	pc, r1, r8, ror #18
   13e84:	push	{r4, r5, r6, lr}
   13e88:	mov	r5, r0
   13e8c:	ldr	r1, [pc, #128]	; 13f14 <__printf_chk@plt+0x2e28>
   13e90:	bl	11050 <strcmp@plt>
   13e94:	cmp	r0, #0
   13e98:	beq	13ee0 <__printf_chk@plt+0x2df4>
   13e9c:	mov	r0, r5
   13ea0:	bl	11008 <strlen@plt>
   13ea4:	add	r6, r0, #1
   13ea8:	ldr	r4, [pc, #104]	; 13f18 <__printf_chk@plt+0x2e2c>
   13eac:	ldr	r0, [r4, #12]
   13eb0:	cmp	r0, #0
   13eb4:	beq	13ebc <__printf_chk@plt+0x2dd0>
   13eb8:	bl	10e88 <free@plt>
   13ebc:	mov	r0, r6
   13ec0:	bl	10ffc <malloc@plt>
   13ec4:	cmp	r0, #0
   13ec8:	str	r0, [r4, #12]
   13ecc:	beq	13eec <__printf_chk@plt+0x2e00>
   13ed0:	mov	r2, r6
   13ed4:	mov	r1, r5
   13ed8:	pop	{r4, r5, r6, lr}
   13edc:	b	11074 <strncpy@plt>
   13ee0:	ldr	r5, [pc, #52]	; 13f1c <__printf_chk@plt+0x2e30>
   13ee4:	mov	r6, #17
   13ee8:	b	13ea8 <__printf_chk@plt+0x2dbc>
   13eec:	ldr	r3, [pc, #44]	; 13f20 <__printf_chk@plt+0x2e34>
   13ef0:	ldr	r0, [pc, #44]	; 13f24 <__printf_chk@plt+0x2e38>
   13ef4:	mov	r2, r3
   13ef8:	mov	r1, r3
   13efc:	bl	1749c <__printf_chk@plt+0x63b0>
   13f00:	ldr	r0, [r4, #12]
   13f04:	mov	r2, r6
   13f08:	mov	r1, r5
   13f0c:	pop	{r4, r5, r6, lr}
   13f10:	b	11074 <strncpy@plt>
   13f14:	andeq	pc, r1, r0, asr #16
   13f18:	andeq	r5, r3, r4, lsl #30
   13f1c:	andeq	pc, r1, ip, ror r9	; <UNPREDICTABLE>
   13f20:	andeq	r6, r3, r8, asr #20
   13f24:	muleq	r1, r0, r9
   13f28:	push	{r4, r5, r6, lr}
   13f2c:	mov	r5, r0
   13f30:	ldr	r1, [pc, #128]	; 13fb8 <__printf_chk@plt+0x2ecc>
   13f34:	bl	11050 <strcmp@plt>
   13f38:	cmp	r0, #0
   13f3c:	beq	13f84 <__printf_chk@plt+0x2e98>
   13f40:	mov	r0, r5
   13f44:	bl	11008 <strlen@plt>
   13f48:	add	r6, r0, #1
   13f4c:	ldr	r4, [pc, #104]	; 13fbc <__printf_chk@plt+0x2ed0>
   13f50:	ldr	r0, [r4, #16]
   13f54:	cmp	r0, #0
   13f58:	beq	13f60 <__printf_chk@plt+0x2e74>
   13f5c:	bl	10e88 <free@plt>
   13f60:	mov	r0, r6
   13f64:	bl	10ffc <malloc@plt>
   13f68:	cmp	r0, #0
   13f6c:	str	r0, [r4, #16]
   13f70:	beq	13f90 <__printf_chk@plt+0x2ea4>
   13f74:	mov	r2, r6
   13f78:	mov	r1, r5
   13f7c:	pop	{r4, r5, r6, lr}
   13f80:	b	11074 <strncpy@plt>
   13f84:	ldr	r5, [pc, #52]	; 13fc0 <__printf_chk@plt+0x2ed4>
   13f88:	mov	r6, #17
   13f8c:	b	13f4c <__printf_chk@plt+0x2e60>
   13f90:	ldr	r3, [pc, #44]	; 13fc4 <__printf_chk@plt+0x2ed8>
   13f94:	ldr	r0, [pc, #44]	; 13fc8 <__printf_chk@plt+0x2edc>
   13f98:	mov	r2, r3
   13f9c:	mov	r1, r3
   13fa0:	bl	1749c <__printf_chk@plt+0x63b0>
   13fa4:	ldr	r0, [r4, #16]
   13fa8:	mov	r2, r6
   13fac:	mov	r1, r5
   13fb0:	pop	{r4, r5, r6, lr}
   13fb4:	b	11074 <strncpy@plt>
   13fb8:	andeq	pc, r1, r0, asr #16
   13fbc:	andeq	r5, r3, r4, lsl #30
   13fc0:	andeq	pc, r1, ip, ror r9	; <UNPREDICTABLE>
   13fc4:	andeq	r6, r3, r8, asr #20
   13fc8:	muleq	r1, r0, r9
   13fcc:	ldr	ip, [pc, #56]	; 1400c <__printf_chk@plt+0x2f20>
   13fd0:	push	{r4, lr}
   13fd4:	mov	r2, r1
   13fd8:	ldr	r3, [ip, #20]
   13fdc:	ldr	lr, [ip, #8]
   13fe0:	sub	sp, sp, #8
   13fe4:	ldr	ip, [r3]
   13fe8:	mov	r1, r0
   13fec:	str	lr, [sp]
   13ff0:	mov	r0, r3
   13ff4:	ldr	r4, [ip, #12]
   13ff8:	ldr	r3, [r2, #4]
   13ffc:	ldr	r2, [r2, #8]
   14000:	blx	r4
   14004:	add	sp, sp, #8
   14008:	pop	{r4, pc}
   1400c:	andeq	r5, r3, r4, lsl #30
   14010:	push	{r4, lr}
   14014:	ldr	r4, [pc, #52]	; 14050 <__printf_chk@plt+0x2f64>
   14018:	ldr	r0, [r4]
   1401c:	bl	10f60 <getc@plt>
   14020:	cmp	r0, #10
   14024:	beq	14040 <__printf_chk@plt+0x2f54>
   14028:	cmn	r0, #1
   1402c:	popeq	{r4, pc}
   14030:	ldr	r0, [r4]
   14034:	bl	10f60 <getc@plt>
   14038:	cmp	r0, #10
   1403c:	bne	14028 <__printf_chk@plt+0x2f3c>
   14040:	ldr	r3, [r4, #4]
   14044:	add	r3, r3, #1
   14048:	str	r3, [r4, #4]
   1404c:	pop	{r4, pc}
   14050:	andeq	r5, r3, r4, lsl #30
   14054:	push	{r4, lr}
   14058:	ldr	r4, [pc, #156]	; 140fc <__printf_chk@plt+0x3010>
   1405c:	ldr	r0, [r4]
   14060:	bl	10f60 <getc@plt>
   14064:	sub	r3, r0, #9
   14068:	cmp	r3, #26
   1406c:	ldrls	pc, [pc, r3, lsl #2]
   14070:	b	140f8 <__printf_chk@plt+0x300c>
   14074:	andeq	r4, r1, ip, asr r0
   14078:	andeq	r4, r1, r8, ror #1
   1407c:	strdeq	r4, [r1], -r8
   14080:	strdeq	r4, [r1], -r8
   14084:	strdeq	r4, [r1], -r8
   14088:	strdeq	r4, [r1], -r8
   1408c:	strdeq	r4, [r1], -r8
   14090:	strdeq	r4, [r1], -r8
   14094:	strdeq	r4, [r1], -r8
   14098:	strdeq	r4, [r1], -r8
   1409c:	strdeq	r4, [r1], -r8
   140a0:	strdeq	r4, [r1], -r8
   140a4:	strdeq	r4, [r1], -r8
   140a8:	strdeq	r4, [r1], -r8
   140ac:	strdeq	r4, [r1], -r8
   140b0:	strdeq	r4, [r1], -r8
   140b4:	strdeq	r4, [r1], -r8
   140b8:	strdeq	r4, [r1], -r8
   140bc:	strdeq	r4, [r1], -r8
   140c0:	strdeq	r4, [r1], -r8
   140c4:	strdeq	r4, [r1], -r8
   140c8:	strdeq	r4, [r1], -r8
   140cc:	strdeq	r4, [r1], -r8
   140d0:	andeq	r4, r1, ip, asr r0
   140d4:	strdeq	r4, [r1], -r8
   140d8:	strdeq	r4, [r1], -r8
   140dc:	andeq	r4, r1, r0, ror #1
   140e0:	bl	14010 <__printf_chk@plt+0x2f24>
   140e4:	b	1405c <__printf_chk@plt+0x2f70>
   140e8:	ldr	r3, [r4, #4]
   140ec:	add	r3, r3, #1
   140f0:	str	r3, [r4, #4]
   140f4:	b	1405c <__printf_chk@plt+0x2f70>
   140f8:	pop	{r4, pc}
   140fc:	andeq	r5, r3, r4, lsl #30
   14100:	push	{r4, lr}
   14104:	ldr	r4, [pc, #92]	; 14168 <__printf_chk@plt+0x307c>
   14108:	ldr	r0, [r4]
   1410c:	bl	10f60 <getc@plt>
   14110:	cmp	r0, #32
   14114:	cmpne	r0, #9
   14118:	beq	14108 <__printf_chk@plt+0x301c>
   1411c:	cmp	r0, #10
   14120:	beq	14154 <__printf_chk@plt+0x3068>
   14124:	cmp	r0, #35	; 0x23
   14128:	beq	14148 <__printf_chk@plt+0x305c>
   1412c:	cmn	r0, #1
   14130:	beq	14140 <__printf_chk@plt+0x3054>
   14134:	bl	14010 <__printf_chk@plt+0x2f24>
   14138:	mov	r0, #0
   1413c:	pop	{r4, pc}
   14140:	mov	r0, #1
   14144:	pop	{r4, pc}
   14148:	bl	14010 <__printf_chk@plt+0x2f24>
   1414c:	mov	r0, #1
   14150:	pop	{r4, pc}
   14154:	ldr	r3, [r4, #4]
   14158:	mov	r0, #1
   1415c:	add	r3, r3, r0
   14160:	str	r3, [r4, #4]
   14164:	pop	{r4, pc}
   14168:	andeq	r5, r3, r4, lsl #30
   1416c:	push	{r4, r5, r6, lr}
   14170:	subs	r5, r0, #0
   14174:	beq	141c8 <__printf_chk@plt+0x30dc>
   14178:	mov	r0, #12
   1417c:	bl	1c6bc <_Znwj@@Base>
   14180:	mov	r1, r5
   14184:	mov	r6, r0
   14188:	bl	13634 <__printf_chk@plt+0x2548>
   1418c:	cmp	r5, #0
   14190:	beq	141b4 <__printf_chk@plt+0x30c8>
   14194:	mov	r4, #0
   14198:	bl	13aac <__printf_chk@plt+0x29c0>
   1419c:	add	r4, r4, #1
   141a0:	mov	r1, r0
   141a4:	mov	r0, r6
   141a8:	bl	136b4 <__printf_chk@plt+0x25c8>
   141ac:	cmp	r5, r4
   141b0:	bne	14198 <__printf_chk@plt+0x30ac>
   141b4:	bl	14100 <__printf_chk@plt+0x3014>
   141b8:	cmp	r0, #0
   141bc:	beq	141e0 <__printf_chk@plt+0x30f4>
   141c0:	mov	r0, r6
   141c4:	pop	{r4, r5, r6, pc}
   141c8:	ldr	r3, [pc, #40]	; 141f8 <__printf_chk@plt+0x310c>
   141cc:	ldr	r0, [pc, #40]	; 141fc <__printf_chk@plt+0x3110>
   141d0:	mov	r2, r3
   141d4:	mov	r1, r3
   141d8:	bl	1749c <__printf_chk@plt+0x63b0>
   141dc:	b	14178 <__printf_chk@plt+0x308c>
   141e0:	bl	135c4 <__printf_chk@plt+0x24d8>
   141e4:	mov	r0, r6
   141e8:	pop	{r4, r5, r6, pc}
   141ec:	mov	r0, r6
   141f0:	bl	1c70c <_ZdlPv@@Base>
   141f4:	bl	10f3c <__cxa_end_cleanup@plt>
   141f8:	andeq	r6, r3, r8, asr #20
   141fc:			; <UNDEFINED> instruction: 0x0001f9b0
   14200:	push	{r4, lr}
   14204:	bl	14100 <__printf_chk@plt+0x3014>
   14208:	cmp	r0, #0
   1420c:	popne	{r4, pc}
   14210:	ldr	r4, [pc, #44]	; 14244 <__printf_chk@plt+0x3158>
   14214:	ldr	r3, [pc, #44]	; 14248 <__printf_chk@plt+0x315c>
   14218:	ldr	r0, [pc, #44]	; 1424c <__printf_chk@plt+0x3160>
   1421c:	ldr	ip, [r4, #4]
   14220:	mov	r2, r3
   14224:	sub	ip, ip, #1
   14228:	mov	r1, r3
   1422c:	str	ip, [r4, #4]
   14230:	bl	17414 <__printf_chk@plt+0x6328>
   14234:	ldr	r3, [r4, #4]
   14238:	add	r3, r3, #1
   1423c:	str	r3, [r4, #4]
   14240:	pop	{r4, pc}
   14244:	andeq	r5, r3, r4, lsl #30
   14248:	andeq	r6, r3, r8, asr #20
   1424c:	ldrdeq	pc, [r1], -ip
   14250:	push	{r4, lr}
   14254:	bl	14100 <__printf_chk@plt+0x3014>
   14258:	cmp	r0, #0
   1425c:	popne	{r4, pc}
   14260:	pop	{r4, lr}
   14264:	b	135c4 <__printf_chk@plt+0x24d8>
   14268:	push	{r4, lr}
   1426c:	bl	14100 <__printf_chk@plt+0x3014>
   14270:	cmp	r0, #0
   14274:	popne	{r4, pc}
   14278:	pop	{r4, lr}
   1427c:	b	135c4 <__printf_chk@plt+0x24d8>
   14280:	b	14268 <__printf_chk@plt+0x317c>
   14284:	push	{r4, lr}
   14288:	ldr	r4, [pc, #80]	; 142e0 <__printf_chk@plt+0x31f4>
   1428c:	ldr	r0, [r4]
   14290:	bl	10f60 <getc@plt>
   14294:	cmp	r0, #10
   14298:	beq	142b4 <__printf_chk@plt+0x31c8>
   1429c:	cmn	r0, #1
   142a0:	popeq	{r4, pc}
   142a4:	ldr	r0, [r4]
   142a8:	bl	10f60 <getc@plt>
   142ac:	cmp	r0, #10
   142b0:	bne	1429c <__printf_chk@plt+0x31b0>
   142b4:	ldr	r1, [r4]
   142b8:	mov	r0, #10
   142bc:	bl	10f24 <ungetc@plt>
   142c0:	cmn	r0, #1
   142c4:	popne	{r4, pc}
   142c8:	ldr	r3, [pc, #20]	; 142e4 <__printf_chk@plt+0x31f8>
   142cc:	ldr	r0, [pc, #20]	; 142e8 <__printf_chk@plt+0x31fc>
   142d0:	mov	r2, r3
   142d4:	mov	r1, r3
   142d8:	pop	{r4, lr}
   142dc:	b	1749c <__printf_chk@plt+0x63b0>
   142e0:	andeq	r5, r3, r4, lsl #30
   142e4:	andeq	r6, r3, r8, asr #20
   142e8:	andeq	pc, r1, ip, ror #17
   142ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142f0:	sub	sp, sp, #28
   142f4:	ldr	r7, [pc, #724]	; 145d0 <__printf_chk@plt+0x34e4>
   142f8:	ldr	r5, [pc, #724]	; 145d4 <__printf_chk@plt+0x34e8>
   142fc:	add	r0, sp, #8
   14300:	ldr	r3, [r7]
   14304:	str	r3, [sp, #20]
   14308:	bl	13744 <__printf_chk@plt+0x2658>
   1430c:	ldr	r0, [r5]
   14310:	bl	10f60 <getc@plt>
   14314:	mov	r4, r0
   14318:	mov	r0, #12
   1431c:	bl	1c6bc <_Znwj@@Base>
   14320:	mov	r6, r0
   14324:	mov	r3, #4
   14328:	mov	r0, #16
   1432c:	str	r3, [r6]
   14330:	bl	10ed0 <_Znaj@plt>
   14334:	ldr	r8, [pc, #668]	; 145d8 <__printf_chk@plt+0x34ec>
   14338:	ldr	r9, [pc, #668]	; 145dc <__printf_chk@plt+0x34f0>
   1433c:	ldr	sl, [pc, #668]	; 145e0 <__printf_chk@plt+0x34f4>
   14340:	mov	r3, #0
   14344:	str	r0, [r6, #8]
   14348:	str	r3, [r6, #4]
   1434c:	mov	r3, #0
   14350:	cmp	r4, #32
   14354:	cmpne	r4, #9
   14358:	str	r3, [sp, #12]
   1435c:	bne	14378 <__printf_chk@plt+0x328c>
   14360:	ldr	r0, [r5]
   14364:	bl	10f60 <getc@plt>
   14368:	mov	r4, r0
   1436c:	cmp	r4, #32
   14370:	cmpne	r4, #9
   14374:	beq	14360 <__printf_chk@plt+0x3274>
   14378:	cmp	r4, #45	; 0x2d
   1437c:	bne	1439c <__printf_chk@plt+0x32b0>
   14380:	b	14458 <__printf_chk@plt+0x336c>
   14384:	mov	r1, r4
   14388:	add	r0, sp, #8
   1438c:	bl	137a4 <__printf_chk@plt+0x26b8>
   14390:	ldr	r0, [r5]
   14394:	bl	10f60 <getc@plt>
   14398:	mov	r4, r0
   1439c:	sub	r3, r4, #48	; 0x30
   143a0:	cmp	r3, #9
   143a4:	bls	14384 <__printf_chk@plt+0x3298>
   143a8:	ldr	r3, [sp, #12]
   143ac:	cmp	r3, #0
   143b0:	bne	1451c <__printf_chk@plt+0x3430>
   143b4:	add	r3, r4, #1
   143b8:	cmp	r3, #36	; 0x24
   143bc:	ldrls	pc, [pc, r3, lsl #2]
   143c0:	b	144a8 <__printf_chk@plt+0x33bc>
   143c4:			; <UNDEFINED> instruction: 0x000144bc
   143c8:	andeq	r4, r1, r8, lsr #9
   143cc:	andeq	r4, r1, r8, lsr #9
   143d0:	andeq	r4, r1, r8, lsr #9
   143d4:	andeq	r4, r1, r8, lsr #9
   143d8:	andeq	r4, r1, r8, lsr #9
   143dc:	andeq	r4, r1, r8, lsr #9
   143e0:	andeq	r4, r1, r8, lsr #9
   143e4:	andeq	r4, r1, r8, lsr #9
   143e8:	andeq	r4, r1, r8, lsr #9
   143ec:	andeq	r4, r1, ip, asr #6
   143f0:	strdeq	r4, [r1], -r0
   143f4:	andeq	r4, r1, r8, lsr #9
   143f8:	andeq	r4, r1, r8, lsr #9
   143fc:	andeq	r4, r1, r8, lsr #9
   14400:	andeq	r4, r1, r8, lsr #9
   14404:	andeq	r4, r1, r8, lsr #9
   14408:	andeq	r4, r1, r8, lsr #9
   1440c:	andeq	r4, r1, r8, lsr #9
   14410:	andeq	r4, r1, r8, lsr #9
   14414:	andeq	r4, r1, r8, lsr #9
   14418:	andeq	r4, r1, r8, lsr #9
   1441c:	andeq	r4, r1, r8, lsr #9
   14420:	andeq	r4, r1, r8, lsr #9
   14424:	andeq	r4, r1, r8, lsr #9
   14428:	andeq	r4, r1, r8, lsr #9
   1442c:	andeq	r4, r1, r8, lsr #9
   14430:	andeq	r4, r1, r8, lsr #9
   14434:	andeq	r4, r1, r8, lsr #9
   14438:	andeq	r4, r1, r8, lsr #9
   1443c:	andeq	r4, r1, r8, lsr #9
   14440:	andeq	r4, r1, r8, lsr #9
   14444:	andeq	r4, r1, r8, lsr #9
   14448:	andeq	r4, r1, ip, asr #6
   1444c:	andeq	r4, r1, r8, lsr #9
   14450:	andeq	r4, r1, r8, lsr #9
   14454:	andeq	r4, r1, r8, ror #9
   14458:	ldr	r0, [r5]
   1445c:	bl	10f60 <getc@plt>
   14460:	sub	r3, r0, #48	; 0x30
   14464:	cmp	r3, #9
   14468:	mov	fp, r0
   1446c:	bls	14598 <__printf_chk@plt+0x34ac>
   14470:	cmn	r0, #1
   14474:	beq	1449c <__printf_chk@plt+0x33b0>
   14478:	ldr	r1, [r5]
   1447c:	bl	10f24 <ungetc@plt>
   14480:	cmn	r0, #1
   14484:	bne	1449c <__printf_chk@plt+0x33b0>
   14488:	ldr	r2, [pc, #328]	; 145d8 <__printf_chk@plt+0x34ec>
   1448c:	mov	r3, r8
   14490:	mov	r1, r2
   14494:	mov	r0, sl
   14498:	bl	1749c <__printf_chk@plt+0x63b0>
   1449c:	ldr	r3, [sp, #12]
   144a0:	cmp	r3, #0
   144a4:	bne	1451c <__printf_chk@plt+0x3430>
   144a8:	ldr	r3, [pc, #296]	; 145d8 <__printf_chk@plt+0x34ec>
   144ac:	ldr	r0, [pc, #304]	; 145e4 <__printf_chk@plt+0x34f8>
   144b0:	mov	r2, r3
   144b4:	mov	r1, r3
   144b8:	bl	17414 <__printf_chk@plt+0x6328>
   144bc:	ldr	r0, [sp, #16]
   144c0:	cmp	r0, #0
   144c4:	beq	144cc <__printf_chk@plt+0x33e0>
   144c8:	bl	10f6c <_ZdaPv@plt>
   144cc:	ldr	r2, [sp, #20]
   144d0:	ldr	r3, [r7]
   144d4:	mov	r0, r6
   144d8:	cmp	r2, r3
   144dc:	bne	145ac <__printf_chk@plt+0x34c0>
   144e0:	add	sp, sp, #28
   144e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144e8:	bl	14284 <__printf_chk@plt+0x3198>
   144ec:	b	144bc <__printf_chk@plt+0x33d0>
   144f0:	ldr	r1, [r5]
   144f4:	mov	r0, #10
   144f8:	bl	10f24 <ungetc@plt>
   144fc:	cmn	r0, #1
   14500:	bne	144bc <__printf_chk@plt+0x33d0>
   14504:	ldr	r3, [pc, #204]	; 145d8 <__printf_chk@plt+0x34ec>
   14508:	ldr	r0, [pc, #208]	; 145e0 <__printf_chk@plt+0x34f4>
   1450c:	mov	r2, r3
   14510:	mov	r1, r3
   14514:	bl	1749c <__printf_chk@plt+0x63b0>
   14518:	b	144bc <__printf_chk@plt+0x33d0>
   1451c:	add	r0, sp, #8
   14520:	bl	13854 <__printf_chk@plt+0x2768>
   14524:	mov	fp, r0
   14528:	bl	1105c <__errno_location@plt>
   1452c:	mov	r1, #0
   14530:	mov	r2, #10
   14534:	str	r1, [r0]
   14538:	str	r0, [sp, #4]
   1453c:	mov	r0, fp
   14540:	bl	10e7c <strtol@plt>
   14544:	ldr	r3, [sp, #4]
   14548:	ldr	r2, [r3]
   1454c:	cmp	r2, #0
   14550:	sub	r3, r0, #-2147483648	; 0x80000000
   14554:	clz	r3, r3
   14558:	lsr	r3, r3, #5
   1455c:	movne	r3, #1
   14560:	cmp	r3, #0
   14564:	mov	r1, r0
   14568:	beq	14584 <__printf_chk@plt+0x3498>
   1456c:	ldr	r2, [pc, #100]	; 145d8 <__printf_chk@plt+0x34ec>
   14570:	mov	r3, r8
   14574:	mov	r1, r2
   14578:	mov	r0, r9
   1457c:	bl	17414 <__printf_chk@plt+0x6328>
   14580:	mov	r1, #0
   14584:	mov	r0, r6
   14588:	bl	136b4 <__printf_chk@plt+0x25c8>
   1458c:	mov	r0, fp
   14590:	bl	10f6c <_ZdaPv@plt>
   14594:	b	143b4 <__printf_chk@plt+0x32c8>
   14598:	mov	r1, #45	; 0x2d
   1459c:	add	r0, sp, #8
   145a0:	bl	137a4 <__printf_chk@plt+0x26b8>
   145a4:	mov	r4, fp
   145a8:	b	1439c <__printf_chk@plt+0x32b0>
   145ac:	bl	10f30 <__stack_chk_fail@plt>
   145b0:	mov	r0, r6
   145b4:	bl	1c70c <_ZdlPv@@Base>
   145b8:	ldr	r0, [sp, #16]
   145bc:	cmp	r0, #0
   145c0:	beq	145c8 <__printf_chk@plt+0x34dc>
   145c4:	bl	10f6c <_ZdaPv@plt>
   145c8:	bl	10f3c <__cxa_end_cleanup@plt>
   145cc:	b	145b8 <__printf_chk@plt+0x34cc>
   145d0:	andeq	r2, r3, r0, lsr #27
   145d4:	andeq	r5, r3, r4, lsl #30
   145d8:	andeq	r6, r3, r8, asr #20
   145dc:	strdeq	pc, [r1], -r0
   145e0:	andeq	pc, r1, ip, ror #17
   145e4:	andeq	pc, r1, r8, lsl #18
   145e8:	push	{r4, r5, r6, lr}
   145ec:	subs	r5, r0, #0
   145f0:	beq	1464c <__printf_chk@plt+0x3560>
   145f4:	mov	r0, #12
   145f8:	bl	1c6bc <_Znwj@@Base>
   145fc:	mov	r1, r5
   14600:	mov	r6, r0
   14604:	bl	13634 <__printf_chk@plt+0x2548>
   14608:	cmp	r5, #0
   1460c:	beq	14638 <__printf_chk@plt+0x354c>
   14610:	mov	r4, #0
   14614:	bl	13aac <__printf_chk@plt+0x29c0>
   14618:	add	r4, r4, #1
   1461c:	mov	r1, r0
   14620:	mov	r0, r6
   14624:	bl	136b4 <__printf_chk@plt+0x25c8>
   14628:	cmp	r5, r4
   1462c:	bne	14614 <__printf_chk@plt+0x3528>
   14630:	tst	r5, #1
   14634:	bne	14670 <__printf_chk@plt+0x3584>
   14638:	bl	14100 <__printf_chk@plt+0x3014>
   1463c:	cmp	r0, #0
   14640:	beq	14664 <__printf_chk@plt+0x3578>
   14644:	mov	r0, r6
   14648:	pop	{r4, r5, r6, pc}
   1464c:	ldr	r3, [pc, #124]	; 146d0 <__printf_chk@plt+0x35e4>
   14650:	ldr	r0, [pc, #124]	; 146d4 <__printf_chk@plt+0x35e8>
   14654:	mov	r2, r3
   14658:	mov	r1, r3
   1465c:	bl	1749c <__printf_chk@plt+0x63b0>
   14660:	b	145f4 <__printf_chk@plt+0x3508>
   14664:	bl	135c4 <__printf_chk@plt+0x24d8>
   14668:	mov	r0, r6
   1466c:	pop	{r4, r5, r6, pc}
   14670:	bl	142ec <__printf_chk@plt+0x3200>
   14674:	ldr	r3, [r0, #4]
   14678:	mov	r4, r0
   1467c:	cmp	r3, #1
   14680:	bhi	146a0 <__printf_chk@plt+0x35b4>
   14684:	ldr	r0, [r4, #8]
   14688:	cmp	r0, #0
   1468c:	beq	14694 <__printf_chk@plt+0x35a8>
   14690:	bl	10f6c <_ZdaPv@plt>
   14694:	mov	r0, r4
   14698:	bl	1c70c <_ZdlPv@@Base>
   1469c:	b	14638 <__printf_chk@plt+0x354c>
   146a0:	ldr	r3, [pc, #40]	; 146d0 <__printf_chk@plt+0x35e4>
   146a4:	ldr	r0, [pc, #44]	; 146d8 <__printf_chk@plt+0x35ec>
   146a8:	mov	r2, r3
   146ac:	mov	r1, r3
   146b0:	bl	17414 <__printf_chk@plt+0x6328>
   146b4:	ldr	r0, [r4, #8]
   146b8:	cmp	r0, #0
   146bc:	bne	14690 <__printf_chk@plt+0x35a4>
   146c0:	b	14694 <__printf_chk@plt+0x35a8>
   146c4:	mov	r0, r6
   146c8:	bl	1c70c <_ZdlPv@@Base>
   146cc:	bl	10f3c <__cxa_end_cleanup@plt>
   146d0:	andeq	r6, r3, r8, asr #20
   146d4:			; <UNDEFINED> instruction: 0x0001f9b0
   146d8:	ldrdeq	pc, [r1], -ip
   146dc:	push	{r4, lr}
   146e0:	bl	142ec <__printf_chk@plt+0x3200>
   146e4:	ldr	r3, [r0, #4]
   146e8:	mov	r4, r0
   146ec:	cmp	r3, #0
   146f0:	beq	1473c <__printf_chk@plt+0x3650>
   146f4:	tst	r3, #1
   146f8:	bne	14710 <__printf_chk@plt+0x3624>
   146fc:	bl	14100 <__printf_chk@plt+0x3014>
   14700:	cmp	r0, #0
   14704:	beq	14730 <__printf_chk@plt+0x3644>
   14708:	mov	r0, r4
   1470c:	pop	{r4, pc}
   14710:	ldr	r3, [pc, #60]	; 14754 <__printf_chk@plt+0x3668>
   14714:	ldr	r0, [pc, #60]	; 14758 <__printf_chk@plt+0x366c>
   14718:	mov	r2, r3
   1471c:	mov	r1, r3
   14720:	bl	17414 <__printf_chk@plt+0x6328>
   14724:	bl	14100 <__printf_chk@plt+0x3014>
   14728:	cmp	r0, #0
   1472c:	bne	14708 <__printf_chk@plt+0x361c>
   14730:	bl	135c4 <__printf_chk@plt+0x24d8>
   14734:	mov	r0, r4
   14738:	pop	{r4, pc}
   1473c:	ldr	r3, [pc, #16]	; 14754 <__printf_chk@plt+0x3668>
   14740:	ldr	r0, [pc, #20]	; 1475c <__printf_chk@plt+0x3670>
   14744:	mov	r2, r3
   14748:	mov	r1, r3
   1474c:	bl	17414 <__printf_chk@plt+0x6328>
   14750:	b	146fc <__printf_chk@plt+0x3610>
   14754:	andeq	r6, r3, r8, asr #20
   14758:	andeq	pc, r1, r8, lsr #20
   1475c:	andeq	pc, r1, r4, lsl sl	; <UNPREDICTABLE>
   14760:	push	{r4, r5, r6, r7, r8, lr}
   14764:	sub	sp, sp, #32
   14768:	ldr	r4, [pc, #328]	; 148b8 <__printf_chk@plt+0x37cc>
   1476c:	mov	r5, r0
   14770:	ldr	r3, [r4]
   14774:	str	r3, [sp, #28]
   14778:	bl	134f0 <__printf_chk@plt+0x2404>
   1477c:	sub	r3, r0, #99	; 0x63
   14780:	cmp	r3, #15
   14784:	ldrls	pc, [pc, r3, lsl #2]
   14788:	b	14890 <__printf_chk@plt+0x37a4>
   1478c:	andeq	r4, r1, ip, lsl #16
   14790:	andeq	r4, r1, r8, lsr r8
   14794:	muleq	r1, r0, r8
   14798:	muleq	r1, r0, r8
   1479c:	andeq	r4, r1, r4, asr #16
   147a0:	muleq	r1, r0, r8
   147a4:	muleq	r1, r0, r8
   147a8:	muleq	r1, r0, r8
   147ac:	andeq	r4, r1, r8, asr r8
   147b0:	muleq	r1, r0, r8
   147b4:	muleq	r1, r0, r8
   147b8:	muleq	r1, r0, r8
   147bc:	muleq	r1, r0, r8
   147c0:	muleq	r1, r0, r8
   147c4:	muleq	r1, r0, r8
   147c8:	andeq	r4, r1, ip, asr #15
   147cc:	bl	13c48 <__printf_chk@plt+0x2b5c>
   147d0:	mov	r6, r0
   147d4:	bl	13c48 <__printf_chk@plt+0x2b5c>
   147d8:	mov	r7, r0
   147dc:	bl	13c48 <__printf_chk@plt+0x2b5c>
   147e0:	mov	r2, r7
   147e4:	mov	r1, r6
   147e8:	mov	r3, r0
   147ec:	mov	r0, r5
   147f0:	bl	16414 <__printf_chk@plt+0x5328>
   147f4:	ldr	r2, [sp, #28]
   147f8:	ldr	r3, [r4]
   147fc:	cmp	r2, r3
   14800:	bne	148b4 <__printf_chk@plt+0x37c8>
   14804:	add	sp, sp, #32
   14808:	pop	{r4, r5, r6, r7, r8, pc}
   1480c:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14810:	mov	r6, r0
   14814:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14818:	mov	r7, r0
   1481c:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14820:	mov	r2, r7
   14824:	mov	r1, r6
   14828:	mov	r3, r0
   1482c:	mov	r0, r5
   14830:	bl	16448 <__printf_chk@plt+0x535c>
   14834:	b	147f4 <__printf_chk@plt+0x3708>
   14838:	mov	r0, r5
   1483c:	bl	16408 <__printf_chk@plt+0x531c>
   14840:	b	147f4 <__printf_chk@plt+0x3708>
   14844:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14848:	mov	r1, r0
   1484c:	mov	r0, r5
   14850:	bl	164bc <__printf_chk@plt+0x53d0>
   14854:	b	147f4 <__printf_chk@plt+0x3708>
   14858:	bl	13c48 <__printf_chk@plt+0x2b5c>
   1485c:	mov	r6, r0
   14860:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14864:	mov	r7, r0
   14868:	bl	13c48 <__printf_chk@plt+0x2b5c>
   1486c:	mov	r8, r0
   14870:	bl	13c48 <__printf_chk@plt+0x2b5c>
   14874:	mov	r3, r8
   14878:	mov	r2, r7
   1487c:	mov	r1, r6
   14880:	str	r0, [sp]
   14884:	mov	r0, r5
   14888:	bl	1647c <__printf_chk@plt+0x5390>
   1488c:	b	147f4 <__printf_chk@plt+0x3708>
   14890:	mov	r1, r0
   14894:	add	r0, sp, #8
   14898:	bl	17054 <__printf_chk@plt+0x5f68>
   1489c:	ldr	r3, [pc, #24]	; 148bc <__printf_chk@plt+0x37d0>
   148a0:	add	r1, sp, #8
   148a4:	mov	r2, r3
   148a8:	ldr	r0, [pc, #16]	; 148c0 <__printf_chk@plt+0x37d4>
   148ac:	bl	17414 <__printf_chk@plt+0x6328>
   148b0:	b	147f4 <__printf_chk@plt+0x3708>
   148b4:	bl	10f30 <__stack_chk_fail@plt>
   148b8:	andeq	r2, r3, r0, lsr #27
   148bc:	andeq	r6, r3, r8, asr #20
   148c0:	andeq	pc, r1, ip, asr #20
   148c4:	push	{r4, r5, r6, lr}
   148c8:	sub	sp, sp, #8
   148cc:	bl	134f0 <__printf_chk@plt+0x2404>
   148d0:	sub	r3, r0, #67	; 0x43
   148d4:	mov	r4, r0
   148d8:	cmp	r3, #49	; 0x31
   148dc:	ldrls	pc, [pc, r3, lsl #2]
   148e0:	b	149ac <__printf_chk@plt+0x38c0>
   148e4:	andeq	r4, r1, r4, asr #23
   148e8:	andeq	r4, r1, ip, lsr #19
   148ec:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   148f0:	andeq	r4, r1, r8, asr ip
   148f4:	andeq	r4, r1, ip, lsr #19
   148f8:	andeq	r4, r1, ip, lsr #19
   148fc:	andeq	r4, r1, ip, lsr #19
   14900:	andeq	r4, r1, ip, lsr #19
   14904:	andeq	r4, r1, ip, lsr #19
   14908:	andeq	r4, r1, ip, lsr #19
   1490c:	andeq	r4, r1, ip, lsr #19
   14910:	andeq	r4, r1, ip, lsr #19
   14914:	andeq	r4, r1, ip, lsr #19
   14918:	andeq	r4, r1, ip, lsr #19
   1491c:	andeq	r4, r1, ip, lsr #19
   14920:	andeq	r4, r1, ip, lsr #19
   14924:	andeq	r4, r1, ip, lsr #19
   14928:	andeq	r4, r1, ip, lsr #19
   1492c:	andeq	r4, r1, ip, lsr #19
   14930:	andeq	r4, r1, ip, lsr #19
   14934:	andeq	r4, r1, ip, lsr #19
   14938:	andeq	r4, r1, ip, lsr #19
   1493c:	andeq	r4, r1, ip, lsr #19
   14940:	andeq	r4, r1, ip, lsr #19
   14944:	andeq	r4, r1, ip, lsr #19
   14948:	andeq	r4, r1, ip, lsr #19
   1494c:	andeq	r4, r1, ip, lsr #19
   14950:	andeq	r4, r1, ip, lsr #19
   14954:	andeq	r4, r1, ip, lsr #19
   14958:	andeq	r4, r1, ip, lsr #19
   1495c:	andeq	r4, r1, r4, lsl #20
   14960:	andeq	r4, r1, ip, lsr #19
   14964:	andeq	r4, r1, r4, ror #20
   14968:	andeq	r4, r1, ip, lsr #19
   1496c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14970:	andeq	r4, r1, r0, asr #21
   14974:	andeq	r4, r1, ip, lsr #19
   14978:	andeq	r4, r1, ip, lsr #19
   1497c:	andeq	r4, r1, ip, lsr #19
   14980:	andeq	r4, r1, ip, lsr #19
   14984:	andeq	r4, r1, ip, lsr #19
   14988:	andeq	r4, r1, r4, asr fp
   1498c:	andeq	r4, r1, ip, lsr #19
   14990:	andeq	r4, r1, ip, lsr #19
   14994:	andeq	r4, r1, ip, lsr #19
   14998:	andeq	r4, r1, ip, lsr #19
   1499c:	andeq	r4, r1, ip, lsr #19
   149a0:	andeq	r4, r1, ip, lsr #19
   149a4:	andeq	r4, r1, ip, lsr #19
   149a8:	andeq	r4, r1, ip, lsl #23
   149ac:	bl	146dc <__printf_chk@plt+0x35f0>
   149b0:	ldr	r1, [pc, #840]	; 14d00 <__printf_chk@plt+0x3c14>
   149b4:	ldr	lr, [r1, #8]
   149b8:	ldr	r3, [r0, #4]
   149bc:	ldr	r2, [r0, #8]
   149c0:	mov	r5, r0
   149c4:	ldr	r0, [r1, #20]
   149c8:	mov	r1, r4
   149cc:	ldr	ip, [r0]
   149d0:	str	lr, [sp]
   149d4:	ldr	r4, [ip, #12]
   149d8:	blx	r4
   149dc:	mov	r0, r5
   149e0:	bl	13da4 <__printf_chk@plt+0x2cb8>
   149e4:	ldr	r0, [r5, #8]
   149e8:	cmp	r0, #0
   149ec:	beq	149f4 <__printf_chk@plt+0x3908>
   149f0:	bl	10f6c <_ZdaPv@plt>
   149f4:	mov	r0, r5
   149f8:	add	sp, sp, #8
   149fc:	pop	{r4, r5, r6, lr}
   14a00:	b	1c70c <_ZdlPv@@Base>
   14a04:	mov	r0, #4
   14a08:	bl	1416c <__printf_chk@plt+0x3080>
   14a0c:	mov	r4, r0
   14a10:	ldr	r0, [pc, #744]	; 14d00 <__printf_chk@plt+0x3c14>
   14a14:	ldr	r3, [r4, #4]
   14a18:	ldr	r2, [r4, #8]
   14a1c:	ldr	r1, [r0, #20]
   14a20:	ldr	ip, [r0, #8]
   14a24:	mov	r0, r1
   14a28:	ldr	r1, [r1]
   14a2c:	str	ip, [sp]
   14a30:	ldr	r5, [r1, #12]
   14a34:	mov	r1, #97	; 0x61
   14a38:	blx	r5
   14a3c:	mov	r0, r4
   14a40:	bl	13da4 <__printf_chk@plt+0x2cb8>
   14a44:	ldr	r0, [r4, #8]
   14a48:	cmp	r0, #0
   14a4c:	beq	14a54 <__printf_chk@plt+0x3968>
   14a50:	bl	10f6c <_ZdaPv@plt>
   14a54:	mov	r0, r4
   14a58:	add	sp, sp, #8
   14a5c:	pop	{r4, r5, r6, lr}
   14a60:	b	1c70c <_ZdlPv@@Base>
   14a64:	mov	r0, #1
   14a68:	bl	1416c <__printf_chk@plt+0x3080>
   14a6c:	ldr	r5, [pc, #652]	; 14d00 <__printf_chk@plt+0x3c14>
   14a70:	ldr	r1, [r5, #8]
   14a74:	mov	r4, r0
   14a78:	ldr	r0, [r5, #20]
   14a7c:	ldr	r3, [r4, #4]
   14a80:	ldr	r2, [r4, #8]
   14a84:	ldr	ip, [r0]
   14a88:	str	r1, [sp]
   14a8c:	mov	r1, #99	; 0x63
   14a90:	ldr	r6, [ip, #12]
   14a94:	blx	r6
   14a98:	ldr	r3, [r4, #4]
   14a9c:	cmp	r3, #0
   14aa0:	beq	14c94 <__printf_chk@plt+0x3ba8>
   14aa4:	ldr	r2, [r5, #8]
   14aa8:	ldr	r0, [r4, #8]
   14aac:	ldr	r3, [r2, #8]
   14ab0:	ldr	r1, [r0]
   14ab4:	add	r3, r3, r1
   14ab8:	str	r3, [r2, #8]
   14abc:	b	14a50 <__printf_chk@plt+0x3964>
   14ac0:	bl	13aac <__printf_chk@plt+0x29c0>
   14ac4:	cmp	r0, #1000	; 0x3e8
   14ac8:	mov	r4, r0
   14acc:	bls	14cac <__printf_chk@plt+0x3bc0>
   14ad0:	ldr	r5, [pc, #552]	; 14d00 <__printf_chk@plt+0x3c14>
   14ad4:	ldr	r3, [r5, #8]
   14ad8:	ldr	r6, [r3, #28]
   14adc:	cmp	r6, #0
   14ae0:	beq	14af4 <__printf_chk@plt+0x3a08>
   14ae4:	mov	r0, r6
   14ae8:	bl	162b0 <__printf_chk@plt+0x51c4>
   14aec:	mov	r0, r6
   14af0:	bl	1c70c <_ZdlPv@@Base>
   14af4:	mov	r0, #28
   14af8:	bl	1c6bc <_Znwj@@Base>
   14afc:	ldr	r3, [r5, #8]
   14b00:	ldr	r1, [r3, #24]
   14b04:	mov	r6, r0
   14b08:	bl	162b4 <__printf_chk@plt+0x51c8>
   14b0c:	ldr	r1, [r5, #8]
   14b10:	str	r6, [r1, #28]
   14b14:	ldr	r3, [r5, #20]
   14b18:	mov	r0, r3
   14b1c:	ldr	r3, [r3]
   14b20:	ldr	r3, [r3, #20]
   14b24:	blx	r3
   14b28:	bl	13aac <__printf_chk@plt+0x29c0>
   14b2c:	ldr	r3, [r5, #8]
   14b30:	ldr	r0, [r3, #8]
   14b34:	add	r0, r0, r4
   14b38:	str	r0, [r3, #8]
   14b3c:	bl	14100 <__printf_chk@plt+0x3014>
   14b40:	cmp	r0, #0
   14b44:	bne	14c8c <__printf_chk@plt+0x3ba0>
   14b48:	add	sp, sp, #8
   14b4c:	pop	{r4, r5, r6, lr}
   14b50:	b	135c4 <__printf_chk@plt+0x24d8>
   14b54:	mov	r0, #2
   14b58:	bl	1416c <__printf_chk@plt+0x3080>
   14b5c:	mov	r4, r0
   14b60:	ldr	r0, [pc, #408]	; 14d00 <__printf_chk@plt+0x3c14>
   14b64:	ldr	r3, [r4, #4]
   14b68:	ldr	r2, [r4, #8]
   14b6c:	ldr	r1, [r0, #20]
   14b70:	ldr	ip, [r0, #8]
   14b74:	mov	r0, r1
   14b78:	ldr	r1, [r1]
   14b7c:	str	ip, [sp]
   14b80:	ldr	r5, [r1, #12]
   14b84:	mov	r1, #108	; 0x6c
   14b88:	b	14a38 <__printf_chk@plt+0x394c>
   14b8c:	mov	r0, #1
   14b90:	bl	145e8 <__printf_chk@plt+0x34fc>
   14b94:	mov	r4, r0
   14b98:	ldr	r0, [pc, #352]	; 14d00 <__printf_chk@plt+0x3c14>
   14b9c:	ldr	r3, [r4, #4]
   14ba0:	ldr	r2, [r4, #8]
   14ba4:	ldr	r1, [r0, #20]
   14ba8:	ldr	ip, [r0, #8]
   14bac:	mov	r0, r1
   14bb0:	ldr	r1, [r1]
   14bb4:	str	ip, [sp]
   14bb8:	ldr	r5, [r1, #12]
   14bbc:	mov	r1, #116	; 0x74
   14bc0:	b	14a38 <__printf_chk@plt+0x394c>
   14bc4:	mov	r0, #1
   14bc8:	bl	145e8 <__printf_chk@plt+0x34fc>
   14bcc:	ldr	r5, [pc, #300]	; 14d00 <__printf_chk@plt+0x3c14>
   14bd0:	ldr	r1, [r5, #8]
   14bd4:	mov	r4, r0
   14bd8:	ldr	r0, [r5, #20]
   14bdc:	ldr	r3, [r4, #4]
   14be0:	ldr	r2, [r4, #8]
   14be4:	ldr	ip, [r0]
   14be8:	str	r1, [sp]
   14bec:	mov	r1, #67	; 0x43
   14bf0:	b	14a90 <__printf_chk@plt+0x39a4>
   14bf4:	mov	r0, #2
   14bf8:	bl	1416c <__printf_chk@plt+0x3080>
   14bfc:	ldr	r5, [pc, #252]	; 14d00 <__printf_chk@plt+0x3c14>
   14c00:	mov	r1, r4
   14c04:	ldr	lr, [r5, #8]
   14c08:	mov	r6, r0
   14c0c:	ldr	r0, [r5, #20]
   14c10:	ldr	r3, [r6, #4]
   14c14:	ldr	r2, [r6, #8]
   14c18:	ldr	ip, [r0]
   14c1c:	str	lr, [sp]
   14c20:	ldr	r4, [ip, #12]
   14c24:	blx	r4
   14c28:	ldr	r3, [r6, #4]
   14c2c:	cmp	r3, #0
   14c30:	beq	14cd8 <__printf_chk@plt+0x3bec>
   14c34:	ldr	r0, [r6, #8]
   14c38:	ldr	r2, [r5, #8]
   14c3c:	ldr	r1, [r0]
   14c40:	ldr	r3, [r2, #8]
   14c44:	add	r3, r3, r1
   14c48:	str	r3, [r2, #8]
   14c4c:	bl	10f6c <_ZdaPv@plt>
   14c50:	mov	r0, r6
   14c54:	b	149f8 <__printf_chk@plt+0x390c>
   14c58:	ldr	r4, [pc, #160]	; 14d00 <__printf_chk@plt+0x3c14>
   14c5c:	ldr	r3, [r4, #8]
   14c60:	ldr	r0, [r3, #28]
   14c64:	bl	14760 <__printf_chk@plt+0x3674>
   14c68:	ldr	r3, [r4, #20]
   14c6c:	ldr	r1, [r4, #8]
   14c70:	mov	r0, r3
   14c74:	ldr	r3, [r3]
   14c78:	ldr	r3, [r3, #20]
   14c7c:	blx	r3
   14c80:	bl	14100 <__printf_chk@plt+0x3014>
   14c84:	cmp	r0, #0
   14c88:	beq	14b48 <__printf_chk@plt+0x3a5c>
   14c8c:	add	sp, sp, #8
   14c90:	pop	{r4, r5, r6, pc}
   14c94:	ldr	r3, [pc, #104]	; 14d04 <__printf_chk@plt+0x3c18>
   14c98:	ldr	r0, [pc, #104]	; 14d08 <__printf_chk@plt+0x3c1c>
   14c9c:	mov	r2, r3
   14ca0:	mov	r1, r3
   14ca4:	bl	1749c <__printf_chk@plt+0x63b0>
   14ca8:	b	14aa4 <__printf_chk@plt+0x39b8>
   14cac:	rsb	r1, r0, #1000	; 0x3e8
   14cb0:	ldr	r3, [pc, #84]	; 14d0c <__printf_chk@plt+0x3c20>
   14cb4:	lsl	r1, r1, #16
   14cb8:	ldr	r5, [pc, #64]	; 14d00 <__printf_chk@plt+0x3c14>
   14cbc:	umull	r3, r1, r3, r1
   14cc0:	ldr	r3, [r5, #8]
   14cc4:	lsr	r1, r1, #6
   14cc8:	ldr	r0, [r3, #28]
   14ccc:	bl	164bc <__printf_chk@plt+0x53d0>
   14cd0:	ldr	r1, [r5, #8]
   14cd4:	b	14b14 <__printf_chk@plt+0x3a28>
   14cd8:	ldr	r3, [pc, #36]	; 14d04 <__printf_chk@plt+0x3c18>
   14cdc:	ldr	r0, [pc, #36]	; 14d08 <__printf_chk@plt+0x3c1c>
   14ce0:	mov	r2, r3
   14ce4:	mov	r1, r3
   14ce8:	bl	1749c <__printf_chk@plt+0x63b0>
   14cec:	b	14c34 <__printf_chk@plt+0x3b48>
   14cf0:	mov	r0, r6
   14cf4:	bl	1c70c <_ZdlPv@@Base>
   14cf8:	bl	10f3c <__cxa_end_cleanup@plt>
   14cfc:	b	14cf0 <__printf_chk@plt+0x3c04>
   14d00:	andeq	r5, r3, r4, lsl #30
   14d04:	andeq	r6, r3, r8, asr #20
   14d08:	andeq	pc, r1, r8, ror #18
   14d0c:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   14d10:	push	{r4, r5, r6, r7, r8, r9, lr}
   14d14:	sub	sp, sp, #28
   14d18:	ldr	r4, [pc, #812]	; 1504c <__printf_chk@plt+0x3f60>
   14d1c:	ldr	r3, [r4]
   14d20:	str	r3, [sp, #20]
   14d24:	bl	13c7c <__printf_chk@plt+0x2b90>
   14d28:	ldrb	r1, [r0]
   14d2c:	mov	r5, r0
   14d30:	sub	r3, r1, #70	; 0x46
   14d34:	cmp	r3, #47	; 0x2f
   14d38:	ldrls	pc, [pc, r3, lsl #2]
   14d3c:	b	14fd0 <__printf_chk@plt+0x3ee4>
   14d40:	muleq	r1, r4, lr
   14d44:	ldrdeq	r4, [r1], -r0
   14d48:			; <UNDEFINED> instruction: 0x00014eb4
   14d4c:	ldrdeq	r4, [r1], -r0
   14d50:	ldrdeq	r4, [r1], -r0
   14d54:	ldrdeq	r4, [r1], -r0
   14d58:	ldrdeq	r4, [r1], -r0
   14d5c:	ldrdeq	r4, [r1], -r0
   14d60:	ldrdeq	r4, [r1], -r0
   14d64:	ldrdeq	r4, [r1], -r0
   14d68:	ldrdeq	r4, [r1], -r0
   14d6c:	ldrdeq	r4, [r1], -r0
   14d70:	ldrdeq	r4, [r1], -r0
   14d74:	andeq	r4, r1, r0, ror #29
   14d78:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14d7c:	ldrdeq	r4, [r1], -r0
   14d80:	ldrdeq	r4, [r1], -r0
   14d84:	ldrdeq	r4, [r1], -r0
   14d88:	andeq	r4, r1, r4, lsl pc
   14d8c:	ldrdeq	r4, [r1], -r0
   14d90:	ldrdeq	r4, [r1], -r0
   14d94:	ldrdeq	r4, [r1], -r0
   14d98:	ldrdeq	r4, [r1], -r0
   14d9c:	ldrdeq	r4, [r1], -r0
   14da0:	ldrdeq	r4, [r1], -r0
   14da4:	ldrdeq	r4, [r1], -r0
   14da8:	ldrdeq	r4, [r1], -r0
   14dac:	ldrdeq	r4, [r1], -r0
   14db0:	ldrdeq	r4, [r1], -r0
   14db4:	ldrdeq	r4, [r1], -r0
   14db8:	ldrdeq	r4, [r1], -r0
   14dbc:	ldrdeq	r4, [r1], -r0
   14dc0:	andeq	r4, r1, ip, ror pc
   14dc4:	ldrdeq	r4, [r1], -r0
   14dc8:	ldrdeq	r4, [r1], -r0
   14dcc:	andeq	r4, r1, r0, lsl #28
   14dd0:	ldrdeq	r4, [r1], -r0
   14dd4:	ldrdeq	r4, [r1], -r0
   14dd8:	ldrdeq	r4, [r1], -r0
   14ddc:	ldrdeq	r4, [r1], -r0
   14de0:	ldrdeq	r4, [r1], -r0
   14de4:	ldrdeq	r4, [r1], -r0
   14de8:	andeq	r4, r1, r4, lsl lr
   14dec:	ldrdeq	r4, [r1], -r0
   14df0:	andeq	r4, r1, ip, lsr #31
   14df4:			; <UNDEFINED> instruction: 0x00014fb8
   14df8:	andeq	r4, r1, r4, lsl lr
   14dfc:	andeq	r4, r1, r4, asr lr
   14e00:	ldr	r3, [pc, #584]	; 15050 <__printf_chk@plt+0x3f64>
   14e04:	ldr	r0, [pc, #584]	; 15054 <__printf_chk@plt+0x3f68>
   14e08:	mov	r2, r3
   14e0c:	mov	r1, r3
   14e10:	bl	17414 <__printf_chk@plt+0x6328>
   14e14:	bl	14100 <__printf_chk@plt+0x3014>
   14e18:	cmp	r0, #0
   14e1c:	beq	14e48 <__printf_chk@plt+0x3d5c>
   14e20:	mov	r6, #0
   14e24:	mov	r0, r5
   14e28:	bl	10f6c <_ZdaPv@plt>
   14e2c:	ldr	r2, [sp, #20]
   14e30:	ldr	r3, [r4]
   14e34:	mov	r0, r6
   14e38:	cmp	r2, r3
   14e3c:	bne	15048 <__printf_chk@plt+0x3f5c>
   14e40:	add	sp, sp, #28
   14e44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14e48:	bl	135c4 <__printf_chk@plt+0x24d8>
   14e4c:	mov	r6, #0
   14e50:	b	14e24 <__printf_chk@plt+0x3d38>
   14e54:	bl	13c7c <__printf_chk@plt+0x2b90>
   14e58:	ldr	r2, [pc, #504]	; 15058 <__printf_chk@plt+0x3f6c>
   14e5c:	mov	r3, #117	; 0x75
   14e60:	ldr	ip, [r2, #20]
   14e64:	ldr	r2, [r2, #8]
   14e68:	mov	r6, r0
   14e6c:	mov	r1, r0
   14e70:	mov	r0, ip
   14e74:	ldr	ip, [ip]
   14e78:	ldr	r7, [ip, #40]	; 0x28
   14e7c:	blx	r7
   14e80:	cmp	r6, #0
   14e84:	beq	14e14 <__printf_chk@plt+0x3d28>
   14e88:	mov	r0, r6
   14e8c:	bl	10f6c <_ZdaPv@plt>
   14e90:	b	14e14 <__printf_chk@plt+0x3d28>
   14e94:	bl	139a4 <__printf_chk@plt+0x28b8>
   14e98:	subs	r6, r0, #0
   14e9c:	beq	15018 <__printf_chk@plt+0x3f2c>
   14ea0:	bl	13f28 <__printf_chk@plt+0x2e3c>
   14ea4:	mov	r0, r6
   14ea8:	bl	10f6c <_ZdaPv@plt>
   14eac:	mov	r6, #0
   14eb0:	b	14e24 <__printf_chk@plt+0x3d38>
   14eb4:	ldr	r6, [pc, #412]	; 15058 <__printf_chk@plt+0x3f6c>
   14eb8:	ldr	r7, [r6, #8]
   14ebc:	bl	13aac <__printf_chk@plt+0x29c0>
   14ec0:	ldr	r3, [r6, #8]
   14ec4:	ldr	r2, [r3, #4]
   14ec8:	str	r0, [r7, #16]
   14ecc:	ldr	r1, [r3, #16]
   14ed0:	cmp	r1, r2
   14ed4:	moveq	r2, #0
   14ed8:	streq	r2, [r3, #16]
   14edc:	b	14e14 <__printf_chk@plt+0x3d28>
   14ee0:	ldr	r3, [pc, #368]	; 15058 <__printf_chk@plt+0x3f6c>
   14ee4:	ldr	r6, [r3, #8]
   14ee8:	bl	13aac <__printf_chk@plt+0x29c0>
   14eec:	str	r0, [r6, #20]
   14ef0:	b	14e14 <__printf_chk@plt+0x3d28>
   14ef4:	ldr	r3, [pc, #340]	; 15050 <__printf_chk@plt+0x3f64>
   14ef8:	ldr	r0, [pc, #348]	; 1505c <__printf_chk@plt+0x3f70>
   14efc:	mov	r2, r3
   14f00:	mov	r1, r3
   14f04:	bl	17414 <__printf_chk@plt+0x6328>
   14f08:	mov	r6, #0
   14f0c:	bl	14010 <__printf_chk@plt+0x2f24>
   14f10:	b	14e24 <__printf_chk@plt+0x3d38>
   14f14:	bl	139a4 <__printf_chk@plt+0x28b8>
   14f18:	ldr	r3, [pc, #312]	; 15058 <__printf_chk@plt+0x3f6c>
   14f1c:	ldr	r2, [r3, #24]
   14f20:	cmp	r2, #0
   14f24:	mov	r6, r0
   14f28:	ble	15030 <__printf_chk@plt+0x3f44>
   14f2c:	ldr	r7, [r3, #20]
   14f30:	cmp	r0, #0
   14f34:	ldr	r8, [r3, #8]
   14f38:	ldr	r9, [r7]
   14f3c:	beq	14ff4 <__printf_chk@plt+0x3f08>
   14f40:	mov	r2, #7
   14f44:	ldr	r1, [pc, #276]	; 15060 <__printf_chk@plt+0x3f74>
   14f48:	bl	10e94 <strncmp@plt>
   14f4c:	cmp	r0, #0
   14f50:	bne	14ff4 <__printf_chk@plt+0x3f08>
   14f54:	ldr	r9, [r9, #44]	; 0x2c
   14f58:	mov	r2, r8
   14f5c:	mov	r0, r7
   14f60:	mov	r3, #112	; 0x70
   14f64:	mov	r1, r6
   14f68:	blx	r9
   14f6c:	mov	r0, r6
   14f70:	bl	10f6c <_ZdaPv@plt>
   14f74:	mov	r6, #0
   14f78:	b	14e24 <__printf_chk@plt+0x3d38>
   14f7c:	bl	13aac <__printf_chk@plt+0x29c0>
   14f80:	mov	r7, r0
   14f84:	bl	13c7c <__printf_chk@plt+0x2b90>
   14f88:	ldr	r3, [pc, #200]	; 15058 <__printf_chk@plt+0x3f6c>
   14f8c:	mov	r1, r7
   14f90:	mov	r6, r0
   14f94:	mov	r2, r0
   14f98:	ldr	r0, [r3, #20]
   14f9c:	bl	15e38 <__printf_chk@plt+0x4d4c>
   14fa0:	cmp	r6, #0
   14fa4:	bne	14e88 <__printf_chk@plt+0x3d9c>
   14fa8:	b	14e14 <__printf_chk@plt+0x3d28>
   14fac:	ldr	r3, [pc, #156]	; 15050 <__printf_chk@plt+0x3f64>
   14fb0:	ldr	r0, [pc, #172]	; 15064 <__printf_chk@plt+0x3f78>
   14fb4:	b	14e08 <__printf_chk@plt+0x3d1c>
   14fb8:	bl	14100 <__printf_chk@plt+0x3014>
   14fbc:	subs	r6, r0, #0
   14fc0:	bne	14e24 <__printf_chk@plt+0x3d38>
   14fc4:	bl	135c4 <__printf_chk@plt+0x24d8>
   14fc8:	mov	r6, #1
   14fcc:	b	14e24 <__printf_chk@plt+0x3d38>
   14fd0:	mov	r0, sp
   14fd4:	bl	17074 <__printf_chk@plt+0x5f88>
   14fd8:	ldr	r3, [pc, #112]	; 15050 <__printf_chk@plt+0x3f64>
   14fdc:	mov	r1, sp
   14fe0:	mov	r2, r3
   14fe4:	ldr	r0, [pc, #124]	; 15068 <__printf_chk@plt+0x3f7c>
   14fe8:	bl	17458 <__printf_chk@plt+0x636c>
   14fec:	bl	14010 <__printf_chk@plt+0x2f24>
   14ff0:	b	14e20 <__printf_chk@plt+0x3d34>
   14ff4:	ldr	r9, [r9, #40]	; 0x28
   14ff8:	mov	r2, r8
   14ffc:	mov	r0, r7
   15000:	mov	r3, #112	; 0x70
   15004:	mov	r1, r6
   15008:	blx	r9
   1500c:	cmp	r6, #0
   15010:	beq	14e20 <__printf_chk@plt+0x3d34>
   15014:	b	14f6c <__printf_chk@plt+0x3e80>
   15018:	ldr	r3, [pc, #48]	; 15050 <__printf_chk@plt+0x3f64>
   1501c:	ldr	r0, [pc, #72]	; 1506c <__printf_chk@plt+0x3f80>
   15020:	mov	r2, r3
   15024:	mov	r1, r3
   15028:	bl	17458 <__printf_chk@plt+0x636c>
   1502c:	b	14e24 <__printf_chk@plt+0x3d38>
   15030:	ldr	r3, [pc, #24]	; 15050 <__printf_chk@plt+0x3f64>
   15034:	ldr	r0, [pc, #52]	; 15070 <__printf_chk@plt+0x3f84>
   15038:	mov	r2, r3
   1503c:	mov	r1, r3
   15040:	bl	17414 <__printf_chk@plt+0x6328>
   15044:	b	1500c <__printf_chk@plt+0x3f20>
   15048:	bl	10f30 <__stack_chk_fail@plt>
   1504c:	andeq	r2, r3, r0, lsr #27
   15050:	andeq	r6, r3, r8, asr #20
   15054:	andeq	pc, r1, ip, lsl #21
   15058:	andeq	r5, r3, r4, lsl #30
   1505c:	andeq	pc, r1, r4, asr #21
   15060:	andeq	pc, r1, ip, lsl #22
   15064:	andeq	pc, r1, r8, lsr #21
   15068:	andeq	pc, r1, r4, lsl fp	; <UNPREDICTABLE>
   1506c:	andeq	pc, r1, r8, ror #20
   15070:	ldrdeq	pc, [r1], -ip
   15074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15078:	mov	r2, #0
   1507c:	ldr	r4, [pc, #2616]	; 15abc <__printf_chk@plt+0x49d0>
   15080:	mov	r3, #1
   15084:	ldr	r8, [pc, #2612]	; 15ac0 <__printf_chk@plt+0x49d4>
   15088:	str	r3, [r4, #4]
   1508c:	str	r2, [r4, #24]
   15090:	ldrb	r2, [r0]
   15094:	sub	sp, sp, #28
   15098:	ldr	r3, [r8]
   1509c:	cmp	r2, #45	; 0x2d
   150a0:	mov	r5, r0
   150a4:	str	r3, [sp, #20]
   150a8:	bne	15488 <__printf_chk@plt+0x439c>
   150ac:	ldrb	r3, [r0, #1]
   150b0:	cmp	r3, #0
   150b4:	bne	15488 <__printf_chk@plt+0x439c>
   150b8:	ldr	r3, [pc, #2564]	; 15ac4 <__printf_chk@plt+0x49d8>
   150bc:	ldr	r3, [r3]
   150c0:	str	r3, [r4]
   150c4:	mov	r0, r5
   150c8:	bl	13e84 <__printf_chk@plt+0x2d98>
   150cc:	ldr	r3, [r4, #8]
   150d0:	cmp	r3, #0
   150d4:	beq	150dc <__printf_chk@plt+0x3ff0>
   150d8:	bl	138d8 <__printf_chk@plt+0x27ec>
   150dc:	mov	r0, #32
   150e0:	bl	1c6bc <_Znwj@@Base>
   150e4:	ldr	r6, [pc, #2524]	; 15ac8 <__printf_chk@plt+0x49dc>
   150e8:	mov	r5, #0
   150ec:	ldr	r7, [r6]
   150f0:	str	r0, [r4, #8]
   150f4:	mov	r0, #28
   150f8:	bl	1c6bc <_Znwj@@Base>
   150fc:	ldr	r3, [r4, #8]
   15100:	ldr	r6, [r6]
   15104:	str	r7, [r0, #24]
   15108:	str	r5, [r0]
   1510c:	str	r0, [r3, #24]
   15110:	mov	r0, #28
   15114:	bl	1c6bc <_Znwj@@Base>
   15118:	ldr	r3, [r4, #8]
   1511c:	mvn	r2, #0
   15120:	str	r6, [r0, #24]
   15124:	str	r5, [r0]
   15128:	str	r0, [r3, #28]
   1512c:	str	r5, [r3, #16]
   15130:	str	r5, [r3, #20]
   15134:	stm	r3, {r2, r5}
   15138:	str	r2, [r3, #8]
   1513c:	str	r2, [r3, #12]
   15140:	bl	14054 <__printf_chk@plt+0x2f68>
   15144:	cmn	r0, #1
   15148:	beq	154e4 <__printf_chk@plt+0x43f8>
   1514c:	cmp	r0, #120	; 0x78
   15150:	bne	15514 <__printf_chk@plt+0x4428>
   15154:	bl	13c7c <__printf_chk@plt+0x2b90>
   15158:	ldrb	r3, [r0]
   1515c:	mov	r5, r0
   15160:	cmp	r3, #84	; 0x54
   15164:	bne	154fc <__printf_chk@plt+0x4410>
   15168:	mov	r0, r5
   1516c:	bl	10f6c <_ZdaPv@plt>
   15170:	bl	13c7c <__printf_chk@plt+0x2b90>
   15174:	ldr	r3, [r4, #20]
   15178:	cmp	r3, #0
   1517c:	mov	r5, r0
   15180:	beq	159f4 <__printf_chk@plt+0x4908>
   15184:	ldr	r0, [r4, #28]
   15188:	cmp	r0, #0
   1518c:	beq	15978 <__printf_chk@plt+0x488c>
   15190:	mov	r1, r5
   15194:	bl	11050 <strcmp@plt>
   15198:	cmp	r0, #0
   1519c:	bne	159dc <__printf_chk@plt+0x48f0>
   151a0:	mov	r0, r5
   151a4:	bl	10f6c <_ZdaPv@plt>
   151a8:	bl	14100 <__printf_chk@plt+0x3014>
   151ac:	cmp	r0, #0
   151b0:	beq	159a0 <__printf_chk@plt+0x48b4>
   151b4:	ldr	r3, [pc, #2320]	; 15acc <__printf_chk@plt+0x49e0>
   151b8:	ldr	r2, [r4, #8]
   151bc:	ldr	r3, [r3]
   151c0:	add	r3, r3, r3, lsl #2
   151c4:	lsl	r3, r3, #1
   151c8:	str	r3, [r2, #4]
   151cc:	bl	14054 <__printf_chk@plt+0x2f68>
   151d0:	cmp	r0, #120	; 0x78
   151d4:	beq	151ec <__printf_chk@plt+0x4100>
   151d8:	ldr	r3, [pc, #2288]	; 15ad0 <__printf_chk@plt+0x49e4>
   151dc:	ldr	r0, [pc, #2288]	; 15ad4 <__printf_chk@plt+0x49e8>
   151e0:	mov	r2, r3
   151e4:	mov	r1, r3
   151e8:	bl	1749c <__printf_chk@plt+0x63b0>
   151ec:	bl	13c7c <__printf_chk@plt+0x2b90>
   151f0:	ldrb	r3, [r0]
   151f4:	mov	r5, r0
   151f8:	cmp	r3, #114	; 0x72
   151fc:	beq	15214 <__printf_chk@plt+0x4128>
   15200:	ldr	r3, [pc, #2248]	; 15ad0 <__printf_chk@plt+0x49e4>
   15204:	ldr	r0, [pc, #2248]	; 15ad4 <__printf_chk@plt+0x49e8>
   15208:	mov	r2, r3
   1520c:	mov	r1, r3
   15210:	bl	1749c <__printf_chk@plt+0x63b0>
   15214:	mov	r0, r5
   15218:	bl	10f6c <_ZdaPv@plt>
   1521c:	bl	13aac <__printf_chk@plt+0x29c0>
   15220:	ldr	r3, [pc, #2224]	; 15ad8 <__printf_chk@plt+0x49ec>
   15224:	ldr	r3, [r3]
   15228:	cmp	r0, r3
   1522c:	beq	15244 <__printf_chk@plt+0x4158>
   15230:	ldr	r3, [pc, #2200]	; 15ad0 <__printf_chk@plt+0x49e4>
   15234:	ldr	r0, [pc, #2208]	; 15adc <__printf_chk@plt+0x49f0>
   15238:	mov	r2, r3
   1523c:	mov	r1, r3
   15240:	bl	1749c <__printf_chk@plt+0x63b0>
   15244:	bl	13aac <__printf_chk@plt+0x29c0>
   15248:	ldr	r3, [pc, #2192]	; 15ae0 <__printf_chk@plt+0x49f4>
   1524c:	ldr	r3, [r3]
   15250:	cmp	r3, r0
   15254:	beq	1526c <__printf_chk@plt+0x4180>
   15258:	ldr	r3, [pc, #2160]	; 15ad0 <__printf_chk@plt+0x49e4>
   1525c:	ldr	r0, [pc, #2176]	; 15ae4 <__printf_chk@plt+0x49f8>
   15260:	mov	r2, r3
   15264:	mov	r1, r3
   15268:	bl	1749c <__printf_chk@plt+0x63b0>
   1526c:	bl	13aac <__printf_chk@plt+0x29c0>
   15270:	ldr	r3, [pc, #2160]	; 15ae8 <__printf_chk@plt+0x49fc>
   15274:	ldr	r3, [r3]
   15278:	cmp	r3, r0
   1527c:	beq	15294 <__printf_chk@plt+0x41a8>
   15280:	ldr	r3, [pc, #2120]	; 15ad0 <__printf_chk@plt+0x49e4>
   15284:	ldr	r0, [pc, #2144]	; 15aec <__printf_chk@plt+0x4a00>
   15288:	mov	r2, r3
   1528c:	mov	r1, r3
   15290:	bl	1749c <__printf_chk@plt+0x63b0>
   15294:	bl	14100 <__printf_chk@plt+0x3014>
   15298:	cmp	r0, #0
   1529c:	beq	15a38 <__printf_chk@plt+0x494c>
   152a0:	bl	14054 <__printf_chk@plt+0x2f68>
   152a4:	cmp	r0, #120	; 0x78
   152a8:	beq	152c0 <__printf_chk@plt+0x41d4>
   152ac:	ldr	r3, [pc, #2076]	; 15ad0 <__printf_chk@plt+0x49e4>
   152b0:	ldr	r0, [pc, #2104]	; 15af0 <__printf_chk@plt+0x4a04>
   152b4:	mov	r2, r3
   152b8:	mov	r1, r3
   152bc:	bl	1749c <__printf_chk@plt+0x63b0>
   152c0:	bl	13c7c <__printf_chk@plt+0x2b90>
   152c4:	ldrb	r3, [r0]
   152c8:	mov	r5, r0
   152cc:	cmp	r3, #105	; 0x69
   152d0:	beq	152e8 <__printf_chk@plt+0x41fc>
   152d4:	ldr	r3, [pc, #2036]	; 15ad0 <__printf_chk@plt+0x49e4>
   152d8:	ldr	r0, [pc, #2064]	; 15af0 <__printf_chk@plt+0x4a04>
   152dc:	mov	r2, r3
   152e0:	mov	r1, r3
   152e4:	bl	1749c <__printf_chk@plt+0x63b0>
   152e8:	mov	r0, r5
   152ec:	bl	10f6c <_ZdaPv@plt>
   152f0:	bl	14100 <__printf_chk@plt+0x3014>
   152f4:	cmp	r0, #0
   152f8:	beq	15a1c <__printf_chk@plt+0x4930>
   152fc:	ldr	r3, [r4, #20]
   15300:	cmp	r3, #0
   15304:	beq	15a2c <__printf_chk@plt+0x4940>
   15308:	ldr	sl, [pc, #1984]	; 15ad0 <__printf_chk@plt+0x49e4>
   1530c:	ldr	fp, [pc, #2016]	; 15af4 <__printf_chk@plt+0x4a08>
   15310:	bl	14054 <__printf_chk@plt+0x2f68>
   15314:	cmn	r0, #1
   15318:	mov	r5, r0
   1531c:	beq	15564 <__printf_chk@plt+0x4478>
   15320:	sub	r3, r0, #35	; 0x23
   15324:	cmp	r3, #85	; 0x55
   15328:	ldrls	pc, [pc, r3, lsl #2]
   1532c:	b	1552c <__printf_chk@plt+0x4440>
   15330:	andeq	r5, r1, r0, asr r5
   15334:	andeq	r5, r1, ip, lsr #10
   15338:	andeq	r5, r1, ip, lsr #10
   1533c:	andeq	r5, r1, ip, lsr #10
   15340:	andeq	r5, r1, ip, lsr #10
   15344:	andeq	r5, r1, ip, lsr #10
   15348:	andeq	r5, r1, ip, lsr #10
   1534c:	andeq	r5, r1, ip, lsr #10
   15350:	andeq	r5, r1, ip, lsr #10
   15354:	andeq	r5, r1, ip, lsr #10
   15358:	andeq	r5, r1, ip, lsr #10
   1535c:	andeq	r5, r1, ip, lsr #10
   15360:	andeq	r5, r1, ip, lsr #10
   15364:	muleq	r1, r4, r7
   15368:	muleq	r1, r4, r7
   1536c:	muleq	r1, r4, r7
   15370:	muleq	r1, r4, r7
   15374:	muleq	r1, r4, r7
   15378:	muleq	r1, r4, r7
   1537c:	muleq	r1, r4, r7
   15380:	muleq	r1, r4, r7
   15384:	muleq	r1, r4, r7
   15388:	muleq	r1, r4, r7
   1538c:	andeq	r5, r1, ip, lsr #10
   15390:	andeq	r5, r1, ip, lsr #10
   15394:	andeq	r5, r1, ip, lsr #10
   15398:	andeq	r5, r1, ip, lsr #10
   1539c:	andeq	r5, r1, ip, lsr #10
   153a0:	andeq	r5, r1, ip, lsr #10
   153a4:	andeq	r5, r1, ip, lsr #10
   153a8:	andeq	r5, r1, ip, lsr #10
   153ac:	andeq	r5, r1, ip, lsr #10
   153b0:	andeq	r5, r1, r0, ror #14
   153b4:	andeq	r5, r1, ip, asr #14
   153b8:	andeq	r5, r1, ip, lsr #10
   153bc:	andeq	r5, r1, ip, lsr #14
   153c0:	andeq	r5, r1, ip, lsr #10
   153c4:	andeq	r5, r1, ip, ror #16
   153c8:	andeq	r5, r1, ip, lsr #10
   153cc:	andeq	r5, r1, ip, lsr #10
   153d0:	andeq	r5, r1, ip, lsr #10
   153d4:	andeq	r5, r1, ip, lsr #10
   153d8:	andeq	r5, r1, ip, lsr #10
   153dc:	andeq	r5, r1, r8, lsr r8
   153e0:	andeq	r5, r1, ip, lsr #10
   153e4:	andeq	r5, r1, ip, lsr #10
   153e8:	andeq	r5, r1, ip, lsr #10
   153ec:	andeq	r5, r1, ip, lsr #10
   153f0:	andeq	r5, r1, ip, lsr #10
   153f4:	andeq	r5, r1, ip, lsr #10
   153f8:	andeq	r5, r1, ip, lsr #10
   153fc:	andeq	r5, r1, r4, asr r9
   15400:	andeq	r5, r1, ip, lsr #10
   15404:	andeq	r5, r1, ip, lsr #10
   15408:	andeq	r5, r1, ip, lsr #10
   1540c:	andeq	r5, r1, ip, lsr #10
   15410:	andeq	r5, r1, ip, lsr #10
   15414:	andeq	r5, r1, ip, lsr #10
   15418:	andeq	r5, r1, ip, lsr #10
   1541c:	andeq	r5, r1, ip, lsr #10
   15420:	andeq	r5, r1, ip, lsr #10
   15424:	andeq	r5, r1, ip, lsr #10
   15428:	andeq	r5, r1, ip, lsr #10
   1542c:	andeq	r5, r1, ip, lsr #10
   15430:	andeq	r5, r1, r4, asr #13
   15434:	andeq	r5, r1, ip, lsr #10
   15438:	andeq	r5, r1, ip, lsr #10
   1543c:	andeq	r5, r1, ip, lsl r9
   15440:	andeq	r5, r1, ip, lsr #10
   15444:	andeq	r5, r1, r4, lsl #18
   15448:	andeq	r5, r1, ip, lsr #10
   1544c:	andeq	r5, r1, ip, lsr #10
   15450:	andeq	r5, r1, ip, lsr #10
   15454:	andeq	r5, r1, ip, lsr #10
   15458:	andeq	r5, r1, ip, lsr #18
   1545c:	andeq	r5, r1, r0, lsl #14
   15460:	andeq	r5, r1, ip, lsr #10
   15464:	andeq	r5, r1, r4, lsr #17
   15468:	andeq	r5, r1, ip, lsr #10
   1546c:	andeq	r5, r1, ip, lsr #10
   15470:	andeq	r5, r1, ip, ror r8
   15474:	andeq	r5, r1, r0, ror #12
   15478:	strdeq	r5, [r1], -r0
   1547c:	ldrdeq	r5, [r1], -r8
   15480:	andeq	r5, r1, r0, lsl r3
   15484:	andeq	r5, r1, ip, ror #10
   15488:	bl	1105c <__errno_location@plt>
   1548c:	mov	r3, #0
   15490:	ldr	r1, [pc, #1632]	; 15af8 <__printf_chk@plt+0x4a0c>
   15494:	str	r3, [r0]
   15498:	mov	r6, r0
   1549c:	mov	r0, r5
   154a0:	bl	1108c <fopen64@plt>
   154a4:	ldr	r2, [r6]
   154a8:	cmp	r2, #0
   154ac:	clz	r3, r0
   154b0:	lsr	r3, r3, #5
   154b4:	movne	r3, #1
   154b8:	cmp	r3, #0
   154bc:	str	r0, [r4]
   154c0:	beq	150c4 <__printf_chk@plt+0x3fd8>
   154c4:	mov	r1, r5
   154c8:	mov	r0, sp
   154cc:	bl	17028 <__printf_chk@plt+0x5f3c>
   154d0:	ldr	r3, [pc, #1528]	; 15ad0 <__printf_chk@plt+0x49e4>
   154d4:	mov	r1, sp
   154d8:	mov	r2, r3
   154dc:	ldr	r0, [pc, #1560]	; 15afc <__printf_chk@plt+0x4a10>
   154e0:	bl	17414 <__printf_chk@plt+0x6328>
   154e4:	ldr	r2, [sp, #20]
   154e8:	ldr	r3, [r8]
   154ec:	cmp	r2, r3
   154f0:	bne	15ab8 <__printf_chk@plt+0x49cc>
   154f4:	add	sp, sp, #28
   154f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154fc:	ldr	r3, [pc, #1484]	; 15ad0 <__printf_chk@plt+0x49e4>
   15500:	ldr	r0, [pc, #1528]	; 15b00 <__printf_chk@plt+0x4a14>
   15504:	mov	r2, r3
   15508:	mov	r1, r3
   1550c:	bl	1749c <__printf_chk@plt+0x63b0>
   15510:	b	15168 <__printf_chk@plt+0x407c>
   15514:	ldr	r3, [pc, #1460]	; 15ad0 <__printf_chk@plt+0x49e4>
   15518:	ldr	r0, [pc, #1504]	; 15b00 <__printf_chk@plt+0x4a14>
   1551c:	mov	r2, r3
   15520:	mov	r1, r3
   15524:	bl	1749c <__printf_chk@plt+0x63b0>
   15528:	b	15154 <__printf_chk@plt+0x4068>
   1552c:	mov	r6, sp
   15530:	uxtb	r1, r0
   15534:	mov	r0, r6
   15538:	bl	17074 <__printf_chk@plt+0x5f88>
   1553c:	mov	r3, sl
   15540:	mov	r1, r6
   15544:	ldr	r2, [pc, #1412]	; 15ad0 <__printf_chk@plt+0x49e4>
   15548:	mov	r0, fp
   1554c:	bl	17458 <__printf_chk@plt+0x636c>
   15550:	bl	14010 <__printf_chk@plt+0x2f24>
   15554:	bl	14054 <__printf_chk@plt+0x2f68>
   15558:	cmn	r0, #1
   1555c:	mov	r5, r0
   15560:	bne	15320 <__printf_chk@plt+0x4234>
   15564:	mov	r5, #0
   15568:	b	1557c <__printf_chk@plt+0x4490>
   1556c:	bl	14d10 <__printf_chk@plt+0x3c24>
   15570:	cmp	r0, #0
   15574:	beq	15310 <__printf_chk@plt+0x4224>
   15578:	mov	r5, r0
   1557c:	ldr	r3, [r4, #24]
   15580:	ldr	r0, [r4, #20]
   15584:	cmp	r3, #0
   15588:	ble	155a4 <__printf_chk@plt+0x44b8>
   1558c:	ldr	r3, [r0]
   15590:	ldr	r2, [r4, #8]
   15594:	ldr	r3, [r3, #28]
   15598:	ldr	r1, [r2, #12]
   1559c:	blx	r3
   155a0:	ldr	r0, [r4, #20]
   155a4:	cmp	r0, #0
   155a8:	beq	155b8 <__printf_chk@plt+0x44cc>
   155ac:	ldr	r3, [r0]
   155b0:	ldr	r3, [r3, #4]
   155b4:	blx	r3
   155b8:	mov	r3, #0
   155bc:	ldr	r0, [r4]
   155c0:	str	r3, [r4, #20]
   155c4:	bl	11020 <fclose@plt>
   155c8:	cmp	r5, #0
   155cc:	beq	15a40 <__printf_chk@plt+0x4954>
   155d0:	bl	138d8 <__printf_chk@plt+0x27ec>
   155d4:	b	154e4 <__printf_chk@plt+0x43f8>
   155d8:	bl	13aac <__printf_chk@plt+0x29c0>
   155dc:	ldr	r2, [r4, #8]
   155e0:	ldr	r3, [r2, #12]
   155e4:	add	r0, r3, r0
   155e8:	str	r0, [r2, #12]
   155ec:	b	15310 <__printf_chk@plt+0x4224>
   155f0:	ldr	r3, [r4, #24]
   155f4:	cmp	r3, #0
   155f8:	ble	15a64 <__printf_chk@plt+0x4978>
   155fc:	bl	13aac <__printf_chk@plt+0x29c0>
   15600:	mov	r7, r0
   15604:	bl	13c7c <__printf_chk@plt+0x2b90>
   15608:	ldrb	r1, [r0]
   1560c:	mov	r9, r0
   15610:	cmp	r1, #0
   15614:	beq	15654 <__printf_chk@plt+0x4568>
   15618:	ldr	r2, [r4, #8]
   1561c:	mov	r5, r0
   15620:	mov	r6, sp
   15624:	mov	r3, r6
   15628:	ldr	r0, [r4, #20]
   1562c:	bl	16108 <__printf_chk@plt+0x501c>
   15630:	ldr	r2, [r4, #8]
   15634:	ldr	r1, [sp]
   15638:	ldr	r3, [r2, #8]
   1563c:	add	r1, r7, r1
   15640:	add	r3, r3, r1
   15644:	str	r3, [r2, #8]
   15648:	ldrb	r1, [r5, #1]!
   1564c:	cmp	r1, #0
   15650:	bne	15624 <__printf_chk@plt+0x4538>
   15654:	mov	r0, r9
   15658:	bl	10f6c <_ZdaPv@plt>
   1565c:	b	15310 <__printf_chk@plt+0x4224>
   15660:	ldr	r3, [r4, #24]
   15664:	cmp	r3, #0
   15668:	ble	15a7c <__printf_chk@plt+0x4990>
   1566c:	bl	13c7c <__printf_chk@plt+0x2b90>
   15670:	ldrb	r1, [r0]
   15674:	mov	r7, r0
   15678:	cmp	r1, #0
   1567c:	beq	156b8 <__printf_chk@plt+0x45cc>
   15680:	ldr	r2, [r4, #8]
   15684:	mov	r5, r0
   15688:	mov	r6, sp
   1568c:	mov	r3, r6
   15690:	ldr	r0, [r4, #20]
   15694:	bl	16108 <__printf_chk@plt+0x501c>
   15698:	ldr	r2, [r4, #8]
   1569c:	ldr	r1, [sp]
   156a0:	ldr	r3, [r2, #8]
   156a4:	add	r3, r3, r1
   156a8:	str	r3, [r2, #8]
   156ac:	ldrb	r1, [r5, #1]!
   156b0:	cmp	r1, #0
   156b4:	bne	1568c <__printf_chk@plt+0x45a0>
   156b8:	mov	r0, r7
   156bc:	bl	10f6c <_ZdaPv@plt>
   156c0:	b	15310 <__printf_chk@plt+0x4224>
   156c4:	ldr	r3, [r4, #24]
   156c8:	cmp	r3, #0
   156cc:	ble	15a70 <__printf_chk@plt+0x4984>
   156d0:	bl	134f0 <__printf_chk@plt+0x2404>
   156d4:	cmn	r0, #1
   156d8:	cmpne	r0, #10
   156dc:	moveq	r3, #1
   156e0:	movne	r3, #0
   156e4:	bne	15964 <__printf_chk@plt+0x4878>
   156e8:	ldr	r2, [pc, #992]	; 15ad0 <__printf_chk@plt+0x49e4>
   156ec:	mov	r3, sl
   156f0:	mov	r1, r2
   156f4:	ldr	r0, [pc, #1032]	; 15b04 <__printf_chk@plt+0x4a18>
   156f8:	bl	17414 <__printf_chk@plt+0x6328>
   156fc:	b	15310 <__printf_chk@plt+0x4224>
   15700:	ldr	r3, [r4, #24]
   15704:	cmp	r3, #0
   15708:	ble	15aac <__printf_chk@plt+0x49c0>
   1570c:	ldr	r3, [r4, #20]
   15710:	mov	r0, r3
   15714:	ldr	r3, [r3]
   15718:	ldr	r3, [r3, #36]	; 0x24
   1571c:	blx	r3
   15720:	bl	13aac <__printf_chk@plt+0x29c0>
   15724:	bl	13aac <__printf_chk@plt+0x29c0>
   15728:	b	15310 <__printf_chk@plt+0x4224>
   1572c:	bl	139a4 <__printf_chk@plt+0x28b8>
   15730:	mov	r5, r0
   15734:	bl	13f28 <__printf_chk@plt+0x2e3c>
   15738:	cmp	r5, #0
   1573c:	beq	15310 <__printf_chk@plt+0x4224>
   15740:	mov	r0, r5
   15744:	bl	10f6c <_ZdaPv@plt>
   15748:	b	15310 <__printf_chk@plt+0x4224>
   1574c:	ldr	r3, [r4, #24]
   15750:	cmp	r3, #0
   15754:	ble	15aa0 <__printf_chk@plt+0x49b4>
   15758:	bl	148c4 <__printf_chk@plt+0x37d8>
   1575c:	b	15310 <__printf_chk@plt+0x4224>
   15760:	ldr	r3, [r4, #24]
   15764:	cmp	r3, #0
   15768:	ble	15a94 <__printf_chk@plt+0x49a8>
   1576c:	bl	13c7c <__printf_chk@plt+0x2b90>
   15770:	mov	r3, #0
   15774:	ldr	r2, [r4, #8]
   15778:	mov	r5, r0
   1577c:	mov	r1, r0
   15780:	ldr	r0, [r4, #20]
   15784:	bl	1619c <__printf_chk@plt+0x50b0>
   15788:	cmp	r5, #0
   1578c:	bne	15740 <__printf_chk@plt+0x4654>
   15790:	b	15310 <__printf_chk@plt+0x4224>
   15794:	bl	134f0 <__printf_chk@plt+0x2404>
   15798:	ldr	r3, [r4, #24]
   1579c:	uxtb	r5, r5
   157a0:	cmp	r3, #0
   157a4:	mov	r6, r0
   157a8:	ble	15a88 <__printf_chk@plt+0x499c>
   157ac:	sub	r3, r6, #48	; 0x30
   157b0:	cmp	r3, #9
   157b4:	uxtbls	r6, r6
   157b8:	bhi	159c0 <__printf_chk@plt+0x48d4>
   157bc:	mov	r7, #0
   157c0:	strb	r5, [sp, #16]
   157c4:	strb	r6, [sp, #17]
   157c8:	strb	r7, [sp, #18]
   157cc:	bl	1105c <__errno_location@plt>
   157d0:	mov	r1, r7
   157d4:	mov	r2, #10
   157d8:	mov	r5, r0
   157dc:	str	r7, [r0]
   157e0:	add	r0, sp, #16
   157e4:	bl	10e7c <strtol@plt>
   157e8:	ldr	r3, [r5]
   157ec:	cmp	r3, r7
   157f0:	mov	r6, r0
   157f4:	bne	159a8 <__printf_chk@plt+0x48bc>
   157f8:	ldr	r3, [r4, #8]
   157fc:	ldr	r0, [r3, #8]
   15800:	add	r0, r0, r6
   15804:	str	r0, [r3, #8]
   15808:	bl	134f0 <__printf_chk@plt+0x2404>
   1580c:	cmn	r0, #1
   15810:	cmpne	r0, #10
   15814:	moveq	r3, #1
   15818:	movne	r3, #0
   1581c:	bne	15964 <__printf_chk@plt+0x4878>
   15820:	ldr	r2, [pc, #680]	; 15ad0 <__printf_chk@plt+0x49e4>
   15824:	mov	r3, sl
   15828:	mov	r1, r2
   1582c:	ldr	r0, [pc, #724]	; 15b08 <__printf_chk@plt+0x4a1c>
   15830:	bl	17414 <__printf_chk@plt+0x6328>
   15834:	b	15310 <__printf_chk@plt+0x4224>
   15838:	ldr	r3, [r4, #24]
   1583c:	cmp	r3, #0
   15840:	ble	15a58 <__printf_chk@plt+0x496c>
   15844:	ldr	r5, [r4, #20]
   15848:	ldr	r3, [r5]
   1584c:	ldr	r6, [r3, #8]
   15850:	bl	13aac <__printf_chk@plt+0x29c0>
   15854:	mov	r3, #0
   15858:	ldr	r2, [r4, #8]
   1585c:	mov	r1, r0
   15860:	mov	r0, r5
   15864:	blx	r6
   15868:	b	15310 <__printf_chk@plt+0x4224>
   1586c:	ldr	r5, [r4, #8]
   15870:	bl	13aac <__printf_chk@plt+0x29c0>
   15874:	str	r0, [r5, #8]
   15878:	b	15310 <__printf_chk@plt+0x4224>
   1587c:	ldr	r5, [r4, #8]
   15880:	bl	13aac <__printf_chk@plt+0x29c0>
   15884:	ldr	r3, [r4, #8]
   15888:	ldr	r1, [r3, #16]
   1588c:	str	r0, [r5, #4]
   15890:	ldr	r2, [r3, #4]
   15894:	cmp	r1, r2
   15898:	moveq	r2, #0
   1589c:	streq	r2, [r3, #16]
   158a0:	b	15310 <__printf_chk@plt+0x4224>
   158a4:	ldr	r3, [r4, #24]
   158a8:	ldr	r5, [r4, #20]
   158ac:	cmp	r3, #0
   158b0:	ldr	r2, [r5]
   158b4:	ble	158d8 <__printf_chk@plt+0x47ec>
   158b8:	ldr	r1, [r4, #8]
   158bc:	ldr	r3, [r2, #28]
   158c0:	mov	r0, r5
   158c4:	ldr	r1, [r1, #12]
   158c8:	blx	r3
   158cc:	ldr	r5, [r4, #20]
   158d0:	ldr	r3, [r4, #24]
   158d4:	ldr	r2, [r5]
   158d8:	add	r3, r3, #1
   158dc:	str	r3, [r4, #24]
   158e0:	ldr	r6, [r2, #24]
   158e4:	bl	13aac <__printf_chk@plt+0x29c0>
   158e8:	mov	r1, r0
   158ec:	mov	r0, r5
   158f0:	blx	r6
   158f4:	ldr	r3, [r4, #8]
   158f8:	mov	r2, #0
   158fc:	str	r2, [r3, #12]
   15900:	b	15310 <__printf_chk@plt+0x4224>
   15904:	bl	13aac <__printf_chk@plt+0x29c0>
   15908:	ldr	r2, [r4, #8]
   1590c:	ldr	r3, [r2, #8]
   15910:	add	r0, r3, r0
   15914:	str	r0, [r2, #8]
   15918:	b	15310 <__printf_chk@plt+0x4224>
   1591c:	ldr	r5, [r4, #8]
   15920:	bl	13aac <__printf_chk@plt+0x29c0>
   15924:	str	r0, [r5]
   15928:	b	15310 <__printf_chk@plt+0x4224>
   1592c:	ldr	r3, [r4, #8]
   15930:	ldr	r0, [r3, #24]
   15934:	bl	14760 <__printf_chk@plt+0x3674>
   15938:	ldr	r3, [r4, #20]
   1593c:	ldr	r1, [r4, #8]
   15940:	mov	r0, r3
   15944:	ldr	r3, [r3]
   15948:	ldr	r3, [r3, #16]
   1594c:	blx	r3
   15950:	b	15310 <__printf_chk@plt+0x4224>
   15954:	ldr	r5, [r4, #8]
   15958:	bl	13aac <__printf_chk@plt+0x29c0>
   1595c:	str	r0, [r5, #12]
   15960:	b	15310 <__printf_chk@plt+0x4224>
   15964:	uxtb	r1, r0
   15968:	ldr	r2, [r4, #8]
   1596c:	ldr	r0, [r4, #20]
   15970:	bl	16108 <__printf_chk@plt+0x501c>
   15974:	b	15310 <__printf_chk@plt+0x4224>
   15978:	ldr	r3, [pc, #336]	; 15ad0 <__printf_chk@plt+0x49e4>
   1597c:	ldr	r0, [pc, #392]	; 15b0c <__printf_chk@plt+0x4a20>
   15980:	mov	r2, r3
   15984:	mov	r1, r3
   15988:	bl	1749c <__printf_chk@plt+0x63b0>
   1598c:	cmp	r5, #0
   15990:	bne	151a0 <__printf_chk@plt+0x40b4>
   15994:	bl	14100 <__printf_chk@plt+0x3014>
   15998:	cmp	r0, #0
   1599c:	bne	151b4 <__printf_chk@plt+0x40c8>
   159a0:	bl	135c4 <__printf_chk@plt+0x24d8>
   159a4:	b	151b4 <__printf_chk@plt+0x40c8>
   159a8:	ldr	r2, [pc, #288]	; 15ad0 <__printf_chk@plt+0x49e4>
   159ac:	mov	r3, sl
   159b0:	mov	r1, r2
   159b4:	ldr	r0, [pc, #340]	; 15b10 <__printf_chk@plt+0x4a24>
   159b8:	bl	17414 <__printf_chk@plt+0x6328>
   159bc:	b	157f8 <__printf_chk@plt+0x470c>
   159c0:	ldr	r2, [pc, #264]	; 15ad0 <__printf_chk@plt+0x49e4>
   159c4:	mov	r3, sl
   159c8:	mov	r1, r2
   159cc:	ldr	r0, [pc, #320]	; 15b14 <__printf_chk@plt+0x4a28>
   159d0:	bl	17414 <__printf_chk@plt+0x6328>
   159d4:	mov	r6, #0
   159d8:	b	157bc <__printf_chk@plt+0x46d0>
   159dc:	ldr	r3, [pc, #236]	; 15ad0 <__printf_chk@plt+0x49e4>
   159e0:	ldr	r0, [pc, #292]	; 15b0c <__printf_chk@plt+0x4a20>
   159e4:	mov	r2, r3
   159e8:	mov	r1, r3
   159ec:	bl	1749c <__printf_chk@plt+0x63b0>
   159f0:	b	151a0 <__printf_chk@plt+0x40b4>
   159f4:	str	r0, [r4, #28]
   159f8:	bl	19b80 <__printf_chk@plt+0x8a94>
   159fc:	cmp	r0, #0
   15a00:	bne	151a8 <__printf_chk@plt+0x40bc>
   15a04:	ldr	r3, [pc, #196]	; 15ad0 <__printf_chk@plt+0x49e4>
   15a08:	ldr	r0, [pc, #264]	; 15b18 <__printf_chk@plt+0x4a2c>
   15a0c:	mov	r2, r3
   15a10:	mov	r1, r3
   15a14:	bl	1749c <__printf_chk@plt+0x63b0>
   15a18:	b	151a8 <__printf_chk@plt+0x40bc>
   15a1c:	bl	135c4 <__printf_chk@plt+0x24d8>
   15a20:	ldr	r3, [r4, #20]
   15a24:	cmp	r3, #0
   15a28:	bne	15308 <__printf_chk@plt+0x421c>
   15a2c:	bl	134c4 <__printf_chk@plt+0x23d8>
   15a30:	str	r0, [r4, #20]
   15a34:	b	15308 <__printf_chk@plt+0x421c>
   15a38:	bl	135c4 <__printf_chk@plt+0x24d8>
   15a3c:	b	152a0 <__printf_chk@plt+0x41b4>
   15a40:	ldr	r3, [pc, #136]	; 15ad0 <__printf_chk@plt+0x49e4>
   15a44:	ldr	r0, [pc, #208]	; 15b1c <__printf_chk@plt+0x4a30>
   15a48:	mov	r2, r3
   15a4c:	mov	r1, r3
   15a50:	bl	17458 <__printf_chk@plt+0x636c>
   15a54:	b	155d0 <__printf_chk@plt+0x44e4>
   15a58:	mov	r0, #78	; 0x4e
   15a5c:	bl	13948 <__printf_chk@plt+0x285c>
   15a60:	b	15844 <__printf_chk@plt+0x4758>
   15a64:	mov	r0, #117	; 0x75
   15a68:	bl	13948 <__printf_chk@plt+0x285c>
   15a6c:	b	155fc <__printf_chk@plt+0x4510>
   15a70:	mov	r0, #99	; 0x63
   15a74:	bl	13948 <__printf_chk@plt+0x285c>
   15a78:	b	156d0 <__printf_chk@plt+0x45e4>
   15a7c:	mov	r0, #116	; 0x74
   15a80:	bl	13948 <__printf_chk@plt+0x285c>
   15a84:	b	1566c <__printf_chk@plt+0x4580>
   15a88:	mov	r0, r5
   15a8c:	bl	13948 <__printf_chk@plt+0x285c>
   15a90:	b	157ac <__printf_chk@plt+0x46c0>
   15a94:	mov	r0, #67	; 0x43
   15a98:	bl	13948 <__printf_chk@plt+0x285c>
   15a9c:	b	1576c <__printf_chk@plt+0x4680>
   15aa0:	mov	r0, #68	; 0x44
   15aa4:	bl	13948 <__printf_chk@plt+0x285c>
   15aa8:	b	15758 <__printf_chk@plt+0x466c>
   15aac:	mov	r0, #110	; 0x6e
   15ab0:	bl	13948 <__printf_chk@plt+0x285c>
   15ab4:	b	1570c <__printf_chk@plt+0x4620>
   15ab8:	bl	10f30 <__stack_chk_fail@plt>
   15abc:	andeq	r5, r3, r4, lsl #30
   15ac0:	andeq	r2, r3, r0, lsr #27
   15ac4:	andeq	r3, r3, r8, asr #29
   15ac8:	andeq	r7, r3, r4, lsr r7
   15acc:	andeq	r3, r3, r4, lsr #32
   15ad0:	andeq	r6, r3, r8, asr #20
   15ad4:			; <UNDEFINED> instruction: 0x0001fbb0
   15ad8:	andeq	r6, r3, ip, lsr #21
   15adc:	ldrdeq	pc, [r1], -r4
   15ae0:	andeq	r3, r3, ip, lsr #32
   15ae4:	strdeq	pc, [r1], -r0
   15ae8:	andeq	r3, r3, r8, lsr #32
   15aec:	andeq	pc, r1, ip, lsl ip	; <UNPREDICTABLE>
   15af0:	andeq	pc, r1, r4, asr #24
   15af4:	ldrdeq	pc, [r1], -r0
   15af8:	andeq	pc, r1, r4, lsl #18
   15afc:	andeq	pc, r1, ip, lsr #22
   15b00:	andeq	pc, r1, r4, asr #22
   15b04:			; <UNDEFINED> instruction: 0x0001fcb0
   15b08:	muleq	r1, r4, ip
   15b0c:	andeq	pc, r1, ip, lsl #23
   15b10:	andeq	pc, r1, r8, ror ip	; <UNPREDICTABLE>
   15b14:	andeq	pc, r1, r8, ror #24
   15b18:	andeq	pc, r1, r4, ror #22
   15b1c:	andeq	pc, r1, ip, ror #25
   15b20:	bx	lr
   15b24:	bx	lr
   15b28:	bx	lr
   15b2c:	bx	lr
   15b30:	mov	r2, #0
   15b34:	mov	r0, r1
   15b38:	mov	r1, r2
   15b3c:	b	19b14 <__printf_chk@plt+0x8a28>
   15b40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15b44:	mov	r6, r2
   15b48:	ldr	r5, [pc, #304]	; 15c80 <__printf_chk@plt+0x4b94>
   15b4c:	sub	sp, sp, #48	; 0x30
   15b50:	mov	r4, r0
   15b54:	ldr	r2, [r5]
   15b58:	mov	r0, r1
   15b5c:	mov	r8, r1
   15b60:	mov	sl, r3
   15b64:	str	r2, [sp, #44]	; 0x2c
   15b68:	bl	1c4a4 <__printf_chk@plt+0xb3b8>
   15b6c:	ldr	r1, [r6]
   15b70:	cmp	r1, #0
   15b74:	blt	15c04 <__printf_chk@plt+0x4b18>
   15b78:	ldr	r3, [r4, #12]
   15b7c:	cmp	r3, r1
   15b80:	ble	15c04 <__printf_chk@plt+0x4b18>
   15b84:	ldr	r3, [r4, #8]
   15b88:	ldr	r7, [r3, r1, lsl #2]
   15b8c:	cmp	r7, #0
   15b90:	beq	15c24 <__printf_chk@plt+0x4b38>
   15b94:	mov	r1, r0
   15b98:	mov	r9, r0
   15b9c:	mov	r0, r7
   15ba0:	bl	17e88 <__printf_chk@plt+0x6d9c>
   15ba4:	cmp	r0, #0
   15ba8:	beq	15c44 <__printf_chk@plt+0x4b58>
   15bac:	ldr	r2, [r6, #4]
   15bb0:	mov	r1, r9
   15bb4:	mov	r0, r7
   15bb8:	bl	18684 <__printf_chk@plt+0x7598>
   15bbc:	ldr	ip, [r4]
   15bc0:	cmp	sl, #0
   15bc4:	mov	r3, r6
   15bc8:	mov	r2, r7
   15bcc:	mov	r1, r9
   15bd0:	strne	r0, [sl]
   15bd4:	str	r0, [sp]
   15bd8:	mov	r0, #0
   15bdc:	str	r0, [sp, #4]
   15be0:	mov	r0, r4
   15be4:	ldr	r4, [ip, #48]	; 0x30
   15be8:	blx	r4
   15bec:	ldr	r2, [sp, #44]	; 0x2c
   15bf0:	ldr	r3, [r5]
   15bf4:	cmp	r2, r3
   15bf8:	bne	15c7c <__printf_chk@plt+0x4b90>
   15bfc:	add	sp, sp, #48	; 0x30
   15c00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c04:	add	r0, sp, #24
   15c08:	bl	17054 <__printf_chk@plt+0x5f68>
   15c0c:	ldr	r3, [pc, #112]	; 15c84 <__printf_chk@plt+0x4b98>
   15c10:	add	r1, sp, #24
   15c14:	mov	r2, r3
   15c18:	ldr	r0, [pc, #104]	; 15c88 <__printf_chk@plt+0x4b9c>
   15c1c:	bl	17414 <__printf_chk@plt+0x6328>
   15c20:	b	15bec <__printf_chk@plt+0x4b00>
   15c24:	add	r0, sp, #24
   15c28:	bl	17054 <__printf_chk@plt+0x5f68>
   15c2c:	ldr	r3, [pc, #80]	; 15c84 <__printf_chk@plt+0x4b98>
   15c30:	add	r1, sp, #24
   15c34:	mov	r2, r3
   15c38:	ldr	r0, [pc, #76]	; 15c8c <__printf_chk@plt+0x4ba0>
   15c3c:	bl	17414 <__printf_chk@plt+0x6328>
   15c40:	b	15bec <__printf_chk@plt+0x4b00>
   15c44:	mov	r0, r7
   15c48:	bl	18918 <__printf_chk@plt+0x782c>
   15c4c:	mov	r1, r0
   15c50:	add	r0, sp, #8
   15c54:	bl	17028 <__printf_chk@plt+0x5f3c>
   15c58:	mov	r1, r8
   15c5c:	add	r0, sp, #24
   15c60:	bl	17054 <__printf_chk@plt+0x5f68>
   15c64:	add	r2, sp, #24
   15c68:	add	r1, sp, #8
   15c6c:	ldr	r3, [pc, #16]	; 15c84 <__printf_chk@plt+0x4b98>
   15c70:	ldr	r0, [pc, #24]	; 15c90 <__printf_chk@plt+0x4ba4>
   15c74:	bl	17414 <__printf_chk@plt+0x6328>
   15c78:	b	15bec <__printf_chk@plt+0x4b00>
   15c7c:	bl	10f30 <__stack_chk_fail@plt>
   15c80:	andeq	r2, r3, r0, lsr #27
   15c84:	andeq	r6, r3, r8, asr #20
   15c88:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
   15c8c:	andeq	pc, r1, r0, ror sp	; <UNPREDICTABLE>
   15c90:	andeq	pc, r1, r8, lsl #27
   15c94:	stm	r0, {r1, r2}
   15c98:	bx	lr
   15c9c:	ldr	r1, [pc, #16]	; 15cb4 <__printf_chk@plt+0x4bc8>
   15ca0:	mov	r2, #0
   15ca4:	str	r2, [r0, #8]
   15ca8:	stm	r0, {r1, r2}
   15cac:	str	r2, [r0, #12]
   15cb0:	bx	lr
   15cb4:	andeq	pc, r1, r0, lsl sp	; <UNPREDICTABLE>
   15cb8:	push	{r4, r5, r6, lr}
   15cbc:	mov	r5, r0
   15cc0:	ldr	r0, [r0, #8]
   15cc4:	ldr	r3, [pc, #140]	; 15d58 <__printf_chk@plt+0x4c6c>
   15cc8:	cmp	r0, #0
   15ccc:	str	r3, [r5]
   15cd0:	beq	15d04 <__printf_chk@plt+0x4c18>
   15cd4:	bl	10f6c <_ZdaPv@plt>
   15cd8:	b	15d04 <__printf_chk@plt+0x4c18>
   15cdc:	ldr	r3, [r4]
   15ce0:	ldr	r2, [r4, #4]
   15ce4:	subs	r0, r3, #0
   15ce8:	str	r2, [r5, #4]
   15cec:	beq	15cfc <__printf_chk@plt+0x4c10>
   15cf0:	ldr	r3, [r3]
   15cf4:	ldr	r3, [r3, #4]
   15cf8:	blx	r3
   15cfc:	mov	r0, r4
   15d00:	bl	1c70c <_ZdlPv@@Base>
   15d04:	ldr	r4, [r5, #4]
   15d08:	cmp	r4, #0
   15d0c:	bne	15cdc <__printf_chk@plt+0x4bf0>
   15d10:	ldr	r4, [pc, #68]	; 15d5c <__printf_chk@plt+0x4c70>
   15d14:	ldr	r0, [r4]
   15d18:	bl	10f9c <ferror@plt>
   15d1c:	cmp	r0, #0
   15d20:	bne	15d3c <__printf_chk@plt+0x4c50>
   15d24:	ldr	r0, [r4]
   15d28:	bl	11080 <fflush@plt>
   15d2c:	cmp	r0, #0
   15d30:	blt	15d3c <__printf_chk@plt+0x4c50>
   15d34:	mov	r0, r5
   15d38:	pop	{r4, r5, r6, pc}
   15d3c:	ldr	r3, [pc, #28]	; 15d60 <__printf_chk@plt+0x4c74>
   15d40:	ldr	r0, [pc, #28]	; 15d64 <__printf_chk@plt+0x4c78>
   15d44:	mov	r2, r3
   15d48:	mov	r1, r3
   15d4c:	bl	1749c <__printf_chk@plt+0x63b0>
   15d50:	mov	r0, r5
   15d54:	pop	{r4, r5, r6, pc}
   15d58:	andeq	pc, r1, r0, lsl sp	; <UNPREDICTABLE>
   15d5c:	ldrdeq	r3, [r3], -r4
   15d60:	andeq	r6, r3, r8, asr #20
   15d64:			; <UNDEFINED> instruction: 0x0001fdbc
   15d68:	push	{r4, lr}
   15d6c:	mov	r4, r0
   15d70:	bl	15cb8 <__printf_chk@plt+0x4bcc>
   15d74:	mov	r0, r4
   15d78:	bl	1c70c <_ZdlPv@@Base>
   15d7c:	mov	r0, r4
   15d80:	pop	{r4, pc}
   15d84:	mov	r0, r4
   15d88:	bl	1c70c <_ZdlPv@@Base>
   15d8c:	bl	10f3c <__cxa_end_cleanup@plt>
   15d90:	push	{r4, r5, r6, lr}
   15d94:	mov	r6, r0
   15d98:	ldr	r4, [r0, #4]
   15d9c:	mov	r5, r1
   15da0:	cmp	r4, #0
   15da4:	bne	15db8 <__printf_chk@plt+0x4ccc>
   15da8:	b	15ddc <__printf_chk@plt+0x4cf0>
   15dac:	ldr	r4, [r4, #4]
   15db0:	cmp	r4, #0
   15db4:	beq	15ddc <__printf_chk@plt+0x4cf0>
   15db8:	ldr	r0, [r4]
   15dbc:	bl	18918 <__printf_chk@plt+0x782c>
   15dc0:	mov	r1, r5
   15dc4:	bl	11050 <strcmp@plt>
   15dc8:	cmp	r0, #0
   15dcc:	bne	15dac <__printf_chk@plt+0x4cc0>
   15dd0:	ldr	r4, [r4]
   15dd4:	mov	r0, r4
   15dd8:	pop	{r4, r5, r6, pc}
   15ddc:	ldr	r3, [r6]
   15de0:	mov	r1, r5
   15de4:	mov	r0, r6
   15de8:	ldr	r3, [r3, #32]
   15dec:	blx	r3
   15df0:	subs	r4, r0, #0
   15df4:	beq	15e18 <__printf_chk@plt+0x4d2c>
   15df8:	mov	r0, #8
   15dfc:	bl	1c6bc <_Znwj@@Base>
   15e00:	ldr	r3, [r6, #4]
   15e04:	str	r4, [r0]
   15e08:	str	r3, [r0, #4]
   15e0c:	str	r0, [r6, #4]
   15e10:	mov	r0, r4
   15e14:	pop	{r4, r5, r6, pc}
   15e18:	ldr	r3, [pc, #16]	; 15e30 <__printf_chk@plt+0x4d44>
   15e1c:	ldr	r0, [pc, #16]	; 15e34 <__printf_chk@plt+0x4d48>
   15e20:	mov	r2, r3
   15e24:	mov	r1, r3
   15e28:	bl	1749c <__printf_chk@plt+0x63b0>
   15e2c:	b	15df8 <__printf_chk@plt+0x4d0c>
   15e30:	andeq	r6, r3, r8, asr #20
   15e34:	andeq	pc, r1, ip, asr #27
   15e38:	push	{r4, r5, r6, r7, r8, lr}
   15e3c:	subs	r5, r1, #0
   15e40:	mov	r4, r0
   15e44:	mov	r7, r2
   15e48:	blt	15f48 <__printf_chk@plt+0x4e5c>
   15e4c:	ldr	r6, [r4, #12]
   15e50:	cmp	r6, r5
   15e54:	bgt	15ee8 <__printf_chk@plt+0x4dfc>
   15e58:	cmp	r6, #0
   15e5c:	beq	15f00 <__printf_chk@plt+0x4e14>
   15e60:	lsl	r0, r6, #1
   15e64:	cmp	r0, r5
   15e68:	addle	r0, r5, #1
   15e6c:	cmn	r0, #-536870910	; 0xe0000002
   15e70:	str	r0, [r4, #12]
   15e74:	lslls	r0, r0, #2
   15e78:	mvnhi	r0, #0
   15e7c:	ldr	r8, [r4, #8]
   15e80:	bl	10ed0 <_Znaj@plt>
   15e84:	cmp	r6, #0
   15e88:	subgt	r3, r8, #4
   15e8c:	str	r0, [r4, #8]
   15e90:	addgt	ip, r3, r6, lsl #2
   15e94:	subgt	r1, r0, #4
   15e98:	ble	15eac <__printf_chk@plt+0x4dc0>
   15e9c:	ldr	r2, [r3, #4]!
   15ea0:	cmp	r3, ip
   15ea4:	str	r2, [r1, #4]!
   15ea8:	bne	15e9c <__printf_chk@plt+0x4db0>
   15eac:	ldr	r3, [r4, #12]
   15eb0:	cmp	r6, r3
   15eb4:	bge	15ed8 <__printf_chk@plt+0x4dec>
   15eb8:	sub	r6, r6, #-1073741823	; 0xc0000001
   15ebc:	add	r3, r0, r3, lsl #2
   15ec0:	sub	r3, r3, #4
   15ec4:	add	r0, r0, r6, lsl #2
   15ec8:	mov	r2, #0
   15ecc:	str	r2, [r0, #4]!
   15ed0:	cmp	r0, r3
   15ed4:	bne	15ecc <__printf_chk@plt+0x4de0>
   15ed8:	cmp	r8, #0
   15edc:	beq	15ee8 <__printf_chk@plt+0x4dfc>
   15ee0:	mov	r0, r8
   15ee4:	bl	10f6c <_ZdaPv@plt>
   15ee8:	mov	r1, r7
   15eec:	mov	r0, r4
   15ef0:	bl	15d90 <__printf_chk@plt+0x4ca4>
   15ef4:	ldr	r3, [r4, #8]
   15ef8:	str	r0, [r3, r5, lsl #2]
   15efc:	pop	{r4, r5, r6, r7, r8, pc}
   15f00:	cmp	r5, #9
   15f04:	bgt	15f58 <__printf_chk@plt+0x4e6c>
   15f08:	mov	r0, #40	; 0x28
   15f0c:	mov	r3, #10
   15f10:	str	r3, [r4, #12]
   15f14:	bl	10ed0 <_Znaj@plt>
   15f18:	ldr	r3, [r4, #12]
   15f1c:	cmp	r3, #0
   15f20:	str	r0, [r4, #8]
   15f24:	ble	15ee8 <__printf_chk@plt+0x4dfc>
   15f28:	add	r3, r0, r3, lsl #2
   15f2c:	sub	r3, r3, #4
   15f30:	sub	r0, r0, #4
   15f34:	mov	r2, #0
   15f38:	str	r2, [r0, #4]!
   15f3c:	cmp	r3, r0
   15f40:	bne	15f38 <__printf_chk@plt+0x4e4c>
   15f44:	b	15ee8 <__printf_chk@plt+0x4dfc>
   15f48:	ldr	r1, [pc, #32]	; 15f70 <__printf_chk@plt+0x4e84>
   15f4c:	mov	r0, #100	; 0x64
   15f50:	bl	16250 <__printf_chk@plt+0x5164>
   15f54:	b	15e4c <__printf_chk@plt+0x4d60>
   15f58:	add	r0, r5, #1
   15f5c:	cmn	r0, #-536870910	; 0xe0000002
   15f60:	str	r0, [r4, #12]
   15f64:	lslle	r0, r0, #2
   15f68:	mvngt	r0, #0
   15f6c:	b	15f14 <__printf_chk@plt+0x4e28>
   15f70:	andeq	pc, r1, r4, ror #27
   15f74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f78:	mov	r8, r2
   15f7c:	ldr	r6, [pc, #364]	; 160f0 <__printf_chk@plt+0x5004>
   15f80:	sub	sp, sp, #40	; 0x28
   15f84:	mov	r5, r0
   15f88:	ldr	r2, [r6]
   15f8c:	mov	r0, r1
   15f90:	mov	r7, r1
   15f94:	mov	sl, r3
   15f98:	str	r2, [sp, #36]	; 0x24
   15f9c:	ldr	r9, [sp, #72]	; 0x48
   15fa0:	bl	1c560 <__printf_chk@plt+0xb474>
   15fa4:	ldr	r1, [r8]
   15fa8:	cmp	r1, #0
   15fac:	blt	16070 <__printf_chk@plt+0x4f84>
   15fb0:	ldr	r3, [r5, #12]
   15fb4:	cmp	r3, r1
   15fb8:	ble	16070 <__printf_chk@plt+0x4f84>
   15fbc:	ldr	r3, [r5, #8]
   15fc0:	ldr	r5, [r3, r1, lsl #2]
   15fc4:	cmp	r5, #0
   15fc8:	str	r5, [r9]
   15fcc:	beq	16094 <__printf_chk@plt+0x4fa8>
   15fd0:	mov	r4, r0
   15fd4:	mov	r1, r4
   15fd8:	mov	r0, r5
   15fdc:	bl	17e88 <__printf_chk@plt+0x6d9c>
   15fe0:	cmp	r0, #0
   15fe4:	beq	1601c <__printf_chk@plt+0x4f30>
   15fe8:	ldr	r2, [r8, #4]
   15fec:	ldr	r0, [r9]
   15ff0:	mov	r1, r4
   15ff4:	bl	18684 <__printf_chk@plt+0x7598>
   15ff8:	cmp	sl, #0
   15ffc:	strne	r0, [sl]
   16000:	ldr	r2, [sp, #36]	; 0x24
   16004:	ldr	r3, [r6]
   16008:	mov	r0, r4
   1600c:	cmp	r2, r3
   16010:	bne	160ec <__printf_chk@plt+0x5000>
   16014:	add	sp, sp, #40	; 0x28
   16018:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1601c:	ldrb	r3, [r7]
   16020:	ldr	r0, [r9]
   16024:	cmp	r3, #0
   16028:	beq	16038 <__printf_chk@plt+0x4f4c>
   1602c:	ldrb	r4, [r7, #1]
   16030:	cmp	r4, #0
   16034:	beq	160b8 <__printf_chk@plt+0x4fcc>
   16038:	bl	18918 <__printf_chk@plt+0x782c>
   1603c:	mov	r4, #0
   16040:	mov	r1, r0
   16044:	mov	r0, sp
   16048:	bl	17028 <__printf_chk@plt+0x5f3c>
   1604c:	mov	r1, r7
   16050:	add	r0, sp, #16
   16054:	bl	17028 <__printf_chk@plt+0x5f3c>
   16058:	add	r2, sp, #16
   1605c:	mov	r1, sp
   16060:	ldr	r3, [pc, #140]	; 160f4 <__printf_chk@plt+0x5008>
   16064:	ldr	r0, [pc, #140]	; 160f8 <__printf_chk@plt+0x500c>
   16068:	bl	17414 <__printf_chk@plt+0x6328>
   1606c:	b	16000 <__printf_chk@plt+0x4f14>
   16070:	add	r0, sp, #16
   16074:	bl	17054 <__printf_chk@plt+0x5f68>
   16078:	ldr	r3, [pc, #116]	; 160f4 <__printf_chk@plt+0x5008>
   1607c:	add	r1, sp, #16
   16080:	mov	r2, r3
   16084:	ldr	r0, [pc, #112]	; 160fc <__printf_chk@plt+0x5010>
   16088:	bl	17414 <__printf_chk@plt+0x6328>
   1608c:	mov	r4, #0
   16090:	b	16000 <__printf_chk@plt+0x4f14>
   16094:	add	r0, sp, #16
   16098:	bl	17054 <__printf_chk@plt+0x5f68>
   1609c:	ldr	r3, [pc, #80]	; 160f4 <__printf_chk@plt+0x5008>
   160a0:	add	r1, sp, #16
   160a4:	mov	r2, r3
   160a8:	ldr	r0, [pc, #80]	; 16100 <__printf_chk@plt+0x5014>
   160ac:	mov	r4, r5
   160b0:	bl	17414 <__printf_chk@plt+0x6328>
   160b4:	b	16000 <__printf_chk@plt+0x4f14>
   160b8:	bl	18918 <__printf_chk@plt+0x782c>
   160bc:	mov	r1, r0
   160c0:	mov	r0, sp
   160c4:	bl	17028 <__printf_chk@plt+0x5f3c>
   160c8:	ldrb	r1, [r7]
   160cc:	add	r0, sp, #16
   160d0:	bl	17074 <__printf_chk@plt+0x5f88>
   160d4:	add	r2, sp, #16
   160d8:	mov	r1, sp
   160dc:	ldr	r3, [pc, #16]	; 160f4 <__printf_chk@plt+0x5008>
   160e0:	ldr	r0, [pc, #28]	; 16104 <__printf_chk@plt+0x5018>
   160e4:	bl	17414 <__printf_chk@plt+0x6328>
   160e8:	b	16000 <__printf_chk@plt+0x4f14>
   160ec:	bl	10f30 <__stack_chk_fail@plt>
   160f0:	andeq	r2, r3, r0, lsr #27
   160f4:	andeq	r6, r3, r8, asr #20
   160f8:	andeq	pc, r1, ip, lsr lr	; <UNPREDICTABLE>
   160fc:	andeq	pc, r1, r8, asr sp	; <UNPREDICTABLE>
   16100:	andeq	pc, r1, r0, ror sp	; <UNPREDICTABLE>
   16104:	andeq	pc, r1, ip, lsl #28
   16108:	push	{r4, r5, r6, r7, r8, lr}
   1610c:	sub	sp, sp, #24
   16110:	ldr	r4, [pc, #128]	; 16198 <__printf_chk@plt+0x50ac>
   16114:	add	lr, sp, #12
   16118:	mov	r7, r3
   1611c:	ldr	ip, [r4]
   16120:	mov	r6, #0
   16124:	strb	r1, [sp, #16]
   16128:	str	lr, [sp]
   1612c:	add	r3, sp, #8
   16130:	add	r1, sp, #16
   16134:	mov	r5, r0
   16138:	mov	r8, r2
   1613c:	str	ip, [sp, #20]
   16140:	strb	r6, [sp, #17]
   16144:	bl	15f74 <__printf_chk@plt+0x4e88>
   16148:	ldr	r1, [r5]
   1614c:	ldr	r2, [sp, #8]
   16150:	mov	r3, r8
   16154:	str	r2, [sp]
   16158:	str	r6, [sp, #4]
   1615c:	ldr	r2, [sp, #12]
   16160:	ldr	r6, [r1, #48]	; 0x30
   16164:	mov	r1, r0
   16168:	mov	r0, r5
   1616c:	blx	r6
   16170:	cmp	r7, #0
   16174:	ldr	r2, [sp, #20]
   16178:	ldrne	r3, [sp, #8]
   1617c:	strne	r3, [r7]
   16180:	ldr	r3, [r4]
   16184:	cmp	r2, r3
   16188:	bne	16194 <__printf_chk@plt+0x50a8>
   1618c:	add	sp, sp, #24
   16190:	pop	{r4, r5, r6, r7, r8, pc}
   16194:	bl	10f30 <__stack_chk_fail@plt>
   16198:	andeq	r2, r3, r0, lsr #27
   1619c:	push	{r4, r5, r6, r7, r8, lr}
   161a0:	sub	sp, sp, #24
   161a4:	ldr	r4, [pc, #120]	; 16224 <__printf_chk@plt+0x5138>
   161a8:	add	lr, sp, #12
   161ac:	mov	r6, r3
   161b0:	ldr	ip, [r4]
   161b4:	str	lr, [sp]
   161b8:	add	r3, sp, #16
   161bc:	mov	r8, r1
   161c0:	str	ip, [sp, #20]
   161c4:	mov	r5, r0
   161c8:	mov	r7, r2
   161cc:	bl	15f74 <__printf_chk@plt+0x4e88>
   161d0:	subs	r1, r0, #0
   161d4:	beq	16208 <__printf_chk@plt+0x511c>
   161d8:	ldr	r2, [r5]
   161dc:	ldr	r0, [sp, #16]
   161e0:	mov	r3, r7
   161e4:	str	r0, [sp]
   161e8:	str	r8, [sp, #4]
   161ec:	mov	r0, r5
   161f0:	ldr	r5, [r2, #48]	; 0x30
   161f4:	ldr	r2, [sp, #12]
   161f8:	blx	r5
   161fc:	cmp	r6, #0
   16200:	ldrne	r3, [sp, #16]
   16204:	strne	r3, [r6]
   16208:	ldr	r2, [sp, #20]
   1620c:	ldr	r3, [r4]
   16210:	cmp	r2, r3
   16214:	bne	16220 <__printf_chk@plt+0x5134>
   16218:	add	sp, sp, #24
   1621c:	pop	{r4, r5, r6, r7, r8, pc}
   16220:	bl	10f30 <__stack_chk_fail@plt>
   16224:	andeq	r2, r3, r0, lsr #27
   16228:	cmp	r1, #0
   1622c:	blt	16248 <__printf_chk@plt+0x515c>
   16230:	ldr	r3, [r0, #12]
   16234:	cmp	r3, r1
   16238:	ble	16248 <__printf_chk@plt+0x515c>
   1623c:	ldr	r3, [r0, #8]
   16240:	ldr	r0, [r3, r1, lsl #2]
   16244:	bx	lr
   16248:	mov	r0, #0
   1624c:	bx	lr
   16250:	ldr	r3, [pc, #68]	; 1629c <__printf_chk@plt+0x51b0>
   16254:	push	{r4, r5, r6, lr}
   16258:	mov	r5, r0
   1625c:	ldr	r2, [r3]
   16260:	mov	r6, r1
   16264:	cmp	r2, #0
   16268:	ldr	r4, [pc, #48]	; 162a0 <__printf_chk@plt+0x51b4>
   1626c:	beq	1627c <__printf_chk@plt+0x5190>
   16270:	ldr	r1, [pc, #44]	; 162a4 <__printf_chk@plt+0x51b8>
   16274:	ldr	r0, [r4]
   16278:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1627c:	mov	r3, r6
   16280:	mov	r2, r5
   16284:	ldr	r1, [pc, #28]	; 162a8 <__printf_chk@plt+0x51bc>
   16288:	ldr	r0, [r4]
   1628c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   16290:	ldr	r0, [r4]
   16294:	bl	11080 <fflush@plt>
   16298:	bl	10edc <abort@plt>
   1629c:	andeq	r7, r3, r4, lsl r7
   162a0:	ldrdeq	r3, [r3], -r0
   162a4:	andeq	pc, r1, r0, ror lr	; <UNPREDICTABLE>
   162a8:	andeq	pc, r1, r8, ror lr	; <UNPREDICTABLE>
   162ac:	andeq	r0, r0, r0
   162b0:	bx	lr
   162b4:	ldr	r2, [r1, #4]
   162b8:	mov	ip, #0
   162bc:	str	ip, [r0, #24]
   162c0:	push	{lr}		; (str lr, [sp, #-4]!)
   162c4:	ldr	ip, [r1]
   162c8:	ldr	lr, [r1, #24]
   162cc:	str	r2, [r0, #4]
   162d0:	ldr	r2, [r1, #8]
   162d4:	str	lr, [r0, #24]
   162d8:	str	r2, [r0, #8]
   162dc:	ldr	r2, [r1, #12]
   162e0:	str	ip, [r0]
   162e4:	str	r2, [r0, #12]
   162e8:	ldr	r2, [r1, #16]
   162ec:	str	r2, [r0, #16]
   162f0:	pop	{pc}		; (ldr pc, [sp], #4)
   162f4:	ldr	r3, [r0]
   162f8:	ldr	r2, [r1]
   162fc:	cmp	r3, r2
   16300:	bne	16344 <__printf_chk@plt+0x5258>
   16304:	sub	r3, r3, #1
   16308:	cmp	r3, #3
   1630c:	ldrls	pc, [pc, r3, lsl #2]
   16310:	b	163c4 <__printf_chk@plt+0x52d8>
   16314:	andeq	r6, r1, ip, asr #6
   16318:	andeq	r6, r1, r4, lsr #6
   1631c:	andeq	r6, r1, ip, asr #6
   16320:	andeq	r6, r1, r4, lsl #7
   16324:	ldr	r2, [r0, #4]
   16328:	ldr	r3, [r1, #4]
   1632c:	cmp	r2, r3
   16330:	bne	16344 <__printf_chk@plt+0x5258>
   16334:	ldr	r2, [r0, #8]
   16338:	ldr	r3, [r1, #8]
   1633c:	cmp	r2, r3
   16340:	beq	1639c <__printf_chk@plt+0x52b0>
   16344:	mov	r0, #0
   16348:	bx	lr
   1634c:	ldr	r2, [r0, #4]
   16350:	ldr	r3, [r1, #4]
   16354:	cmp	r2, r3
   16358:	bne	16344 <__printf_chk@plt+0x5258>
   1635c:	ldr	r2, [r0, #8]
   16360:	ldr	r3, [r1, #8]
   16364:	cmp	r2, r3
   16368:	bne	16344 <__printf_chk@plt+0x5258>
   1636c:	ldr	r0, [r0, #12]
   16370:	ldr	r3, [r1, #12]
   16374:	sub	r0, r0, r3
   16378:	clz	r0, r0
   1637c:	lsr	r0, r0, #5
   16380:	bx	lr
   16384:	ldr	r0, [r0, #4]
   16388:	ldr	r3, [r1, #4]
   1638c:	sub	r0, r0, r3
   16390:	clz	r0, r0
   16394:	lsr	r0, r0, #5
   16398:	bx	lr
   1639c:	ldr	r2, [r0, #12]
   163a0:	ldr	r3, [r1, #12]
   163a4:	cmp	r2, r3
   163a8:	bne	16344 <__printf_chk@plt+0x5258>
   163ac:	ldr	r0, [r0, #16]
   163b0:	ldr	r3, [r1, #16]
   163b4:	sub	r0, r0, r3
   163b8:	clz	r0, r0
   163bc:	lsr	r0, r0, #5
   163c0:	bx	lr
   163c4:	mov	r0, #1
   163c8:	bx	lr
   163cc:	push	{r4, lr}
   163d0:	bl	162f4 <__printf_chk@plt+0x5208>
   163d4:	clz	r0, r0
   163d8:	lsr	r0, r0, #5
   163dc:	pop	{r4, pc}
   163e0:	mov	r3, r0
   163e4:	ldm	r0, {r0, r2}
   163e8:	str	r2, [r1]
   163ec:	ldr	r2, [r3, #8]
   163f0:	str	r2, [r1, #4]
   163f4:	ldr	r2, [r3, #12]
   163f8:	str	r2, [r1, #8]
   163fc:	ldr	r3, [r3, #16]
   16400:	str	r3, [r1, #12]
   16404:	bx	lr
   16408:	mov	r3, #0
   1640c:	str	r3, [r0]
   16410:	bx	lr
   16414:	ldr	ip, [pc, #40]	; 16444 <__printf_chk@plt+0x5358>
   16418:	push	{lr}		; (str lr, [sp, #-4]!)
   1641c:	cmp	r1, ip
   16420:	movcs	r1, ip
   16424:	cmp	r2, ip
   16428:	movcs	r2, ip
   1642c:	cmp	r3, ip
   16430:	movcs	r3, ip
   16434:	mov	lr, #3
   16438:	str	lr, [r0]
   1643c:	stmib	r0, {r1, r2, r3}
   16440:	pop	{pc}		; (ldr pc, [sp], #4)
   16444:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   16448:	ldr	ip, [pc, #40]	; 16478 <__printf_chk@plt+0x538c>
   1644c:	push	{lr}		; (str lr, [sp, #-4]!)
   16450:	cmp	r1, ip
   16454:	movcs	r1, ip
   16458:	cmp	r2, ip
   1645c:	movcs	r2, ip
   16460:	cmp	r3, ip
   16464:	movcs	r3, ip
   16468:	mov	lr, #1
   1646c:	str	lr, [r0]
   16470:	stmib	r0, {r1, r2, r3}
   16474:	pop	{pc}		; (ldr pc, [sp], #4)
   16478:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1647c:	ldr	ip, [pc, #52]	; 164b8 <__printf_chk@plt+0x53cc>
   16480:	push	{r4, lr}
   16484:	cmp	r1, ip
   16488:	movcs	r1, ip
   1648c:	ldr	lr, [sp, #8]
   16490:	cmp	r2, ip
   16494:	movcs	r2, ip
   16498:	cmp	r3, ip
   1649c:	movcs	r3, ip
   164a0:	cmp	lr, ip
   164a4:	movcc	ip, lr
   164a8:	mov	r4, #2
   164ac:	str	r4, [r0]
   164b0:	stmib	r0, {r1, r2, r3, ip}
   164b4:	pop	{r4, pc}
   164b8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   164bc:	ldr	r3, [pc, #20]	; 164d8 <__printf_chk@plt+0x53ec>
   164c0:	mov	r2, #4
   164c4:	cmp	r1, r3
   164c8:	movcs	r1, r3
   164cc:	str	r2, [r0]
   164d0:	str	r1, [r0, #4]
   164d4:	bx	lr
   164d8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   164dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164e0:	str	r1, [r0]
   164e4:	ldrb	r1, [r2, #1]
   164e8:	cmp	r1, #35	; 0x23
   164ec:	addne	r2, r2, #1
   164f0:	movne	r6, #2
   164f4:	addeq	r2, r2, #2
   164f8:	moveq	r6, #4
   164fc:	cmp	r3, #0
   16500:	beq	16588 <__printf_chk@plt+0x549c>
   16504:	ldr	r9, [pc, #136]	; 16594 <__printf_chk@plt+0x54a8>
   16508:	ldr	r8, [pc, #136]	; 16598 <__printf_chk@plt+0x54ac>
   1650c:	ldr	r7, [pc, #136]	; 1659c <__printf_chk@plt+0x54b0>
   16510:	mov	r4, #1
   16514:	mov	r1, #0
   16518:	mov	r5, r1
   1651c:	sub	sl, r2, #1
   16520:	ldrb	ip, [sl, #1]!
   16524:	lsl	lr, r1, #4
   16528:	sub	r1, lr, #48	; 0x30
   1652c:	add	r1, r1, ip
   16530:	ldrb	fp, [r9, ip]
   16534:	cmp	fp, #0
   16538:	beq	1658c <__printf_chk@plt+0x54a0>
   1653c:	ldrb	fp, [r8, ip]
   16540:	cmp	fp, #0
   16544:	bne	16560 <__printf_chk@plt+0x5474>
   16548:	ldrb	fp, [r7, ip]
   1654c:	sub	r1, lr, #87	; 0x57
   16550:	sub	lr, lr, #55	; 0x37
   16554:	cmp	fp, #0
   16558:	add	r1, r1, ip
   1655c:	addne	r1, lr, ip
   16560:	add	r5, r5, #1
   16564:	cmp	r6, r5
   16568:	bne	16520 <__printf_chk@plt+0x5434>
   1656c:	cmp	r6, #2
   16570:	addeq	r1, r1, r1, lsl #8
   16574:	cmp	r4, r3
   16578:	str	r1, [r0, r4, lsl #2]
   1657c:	add	r2, r2, r5
   16580:	add	r4, r4, #1
   16584:	bne	16514 <__printf_chk@plt+0x5428>
   16588:	mov	fp, #1
   1658c:	mov	r0, fp
   16590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16594:	andeq	r6, r3, r8, asr #12
   16598:	andeq	r6, r3, r8, asr #6
   1659c:	andeq	r6, r3, r8, asr #2
   165a0:	mov	r3, #3
   165a4:	mov	r2, r1
   165a8:	mov	r1, r3
   165ac:	b	164dc <__printf_chk@plt+0x53f0>
   165b0:	mov	r2, r1
   165b4:	mov	r3, #3
   165b8:	mov	r1, #1
   165bc:	b	164dc <__printf_chk@plt+0x53f0>
   165c0:	mov	r2, r1
   165c4:	mov	r3, #4
   165c8:	mov	r1, #2
   165cc:	b	164dc <__printf_chk@plt+0x53f0>
   165d0:	mov	r2, r1
   165d4:	mov	r3, #1
   165d8:	mov	r1, #4
   165dc:	b	164dc <__printf_chk@plt+0x53f0>
   165e0:	ldr	ip, [r0]
   165e4:	push	{r4, r5, r6, lr}
   165e8:	sub	ip, ip, #1
   165ec:	cmp	ip, #3
   165f0:	ldrls	pc, [pc, ip, lsl #2]
   165f4:	b	166e8 <__printf_chk@plt+0x55fc>
   165f8:			; <UNDEFINED> instruction: 0x000166bc
   165fc:	andeq	r6, r1, r8, lsr r6
   16600:	andeq	r6, r1, ip, lsl r6
   16604:	andeq	r6, r1, r8, lsl #12
   16608:	ldr	r0, [r0, #4]
   1660c:	str	r0, [r3]
   16610:	str	r0, [r2]
   16614:	str	r0, [r1]
   16618:	pop	{r4, r5, r6, pc}
   1661c:	ldr	ip, [r0, #4]
   16620:	str	ip, [r1]
   16624:	ldr	r1, [r0, #8]
   16628:	str	r1, [r2]
   1662c:	ldr	r2, [r0, #12]
   16630:	str	r2, [r3]
   16634:	pop	{r4, r5, r6, pc}
   16638:	ldr	ip, [pc, #184]	; 166f8 <__printf_chk@plt+0x560c>
   1663c:	ldr	lr, [r0, #16]
   16640:	ldr	r5, [r0, #4]
   16644:	sub	r6, ip, lr
   16648:	ldr	r4, [pc, #172]	; 166fc <__printf_chk@plt+0x5610>
   1664c:	mul	r5, r5, r6
   16650:	umull	r6, r5, r4, r5
   16654:	add	lr, lr, r5, lsr #15
   16658:	cmp	lr, ip
   1665c:	subls	lr, ip, lr
   16660:	subhi	lr, ip, ip
   16664:	str	lr, [r1]
   16668:	ldr	r1, [r0, #16]
   1666c:	ldr	lr, [r0, #8]
   16670:	sub	r5, ip, r1
   16674:	mul	lr, lr, r5
   16678:	umull	r5, lr, r4, lr
   1667c:	add	r1, r1, lr, lsr #15
   16680:	cmp	r1, ip
   16684:	subls	r1, ip, r1
   16688:	subhi	r1, ip, ip
   1668c:	str	r1, [r2]
   16690:	ldr	r1, [r0, #16]
   16694:	ldr	r2, [r0, #12]
   16698:	sub	r0, ip, r1
   1669c:	mul	r2, r2, r0
   166a0:	umull	r0, r2, r4, r2
   166a4:	add	r2, r1, r2, lsr #15
   166a8:	cmp	r2, ip
   166ac:	subls	ip, ip, r2
   166b0:	subhi	ip, ip, ip
   166b4:	str	ip, [r3]
   166b8:	pop	{r4, r5, r6, pc}
   166bc:	ldr	lr, [r0, #4]
   166c0:	ldr	ip, [pc, #48]	; 166f8 <__printf_chk@plt+0x560c>
   166c4:	sub	lr, ip, lr
   166c8:	str	lr, [r1]
   166cc:	ldr	r1, [r0, #8]
   166d0:	sub	r1, ip, r1
   166d4:	str	r1, [r2]
   166d8:	ldr	r2, [r0, #12]
   166dc:	sub	ip, ip, r2
   166e0:	str	ip, [r3]
   166e4:	pop	{r4, r5, r6, pc}
   166e8:	ldr	r1, [pc, #16]	; 16700 <__printf_chk@plt+0x5614>
   166ec:	mov	r0, #256	; 0x100
   166f0:	pop	{r4, r5, r6, lr}
   166f4:	b	16250 <__printf_chk@plt+0x5164>
   166f8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   166fc:	andhi	r8, r0, r1
   16700:	andeq	pc, r1, r4, lsr #29
   16704:	ldr	ip, [r0]
   16708:	push	{r4, r5, r6, lr}
   1670c:	sub	ip, ip, #1
   16710:	cmp	ip, #3
   16714:	ldrls	pc, [pc, ip, lsl #2]
   16718:	b	16808 <__printf_chk@plt+0x571c>
   1671c:	andeq	r6, r1, ip, ror #15
   16720:	andeq	r6, r1, r4, ror r7
   16724:	andeq	r6, r1, r8, asr #14
   16728:	andeq	r6, r1, ip, lsr #14
   1672c:	ldr	r0, [r0, #4]
   16730:	rsb	r0, r0, #65280	; 0xff00
   16734:	add	r0, r0, #255	; 0xff
   16738:	str	r0, [r3]
   1673c:	str	r0, [r2]
   16740:	str	r0, [r1]
   16744:	pop	{r4, r5, r6, pc}
   16748:	ldr	lr, [r0, #4]
   1674c:	ldr	ip, [pc, #196]	; 16818 <__printf_chk@plt+0x572c>
   16750:	sub	lr, ip, lr
   16754:	str	lr, [r1]
   16758:	ldr	r1, [r0, #8]
   1675c:	sub	r1, ip, r1
   16760:	str	r1, [r2]
   16764:	ldr	r2, [r0, #12]
   16768:	sub	ip, ip, r2
   1676c:	str	ip, [r3]
   16770:	pop	{r4, r5, r6, pc}
   16774:	ldr	ip, [pc, #156]	; 16818 <__printf_chk@plt+0x572c>
   16778:	ldr	lr, [r0, #16]
   1677c:	ldr	r5, [r0, #4]
   16780:	sub	r6, ip, lr
   16784:	ldr	r4, [pc, #144]	; 1681c <__printf_chk@plt+0x5730>
   16788:	mul	r5, r5, r6
   1678c:	umull	r6, r5, r4, r5
   16790:	add	lr, lr, r5, lsr #15
   16794:	cmp	lr, ip
   16798:	movcs	lr, ip
   1679c:	str	lr, [r1]
   167a0:	ldr	r1, [r0, #16]
   167a4:	ldr	lr, [r0, #8]
   167a8:	sub	r5, ip, r1
   167ac:	mul	lr, lr, r5
   167b0:	umull	r5, lr, r4, lr
   167b4:	add	r1, r1, lr, lsr #15
   167b8:	cmp	r1, ip
   167bc:	movcs	r1, ip
   167c0:	str	r1, [r2]
   167c4:	ldr	r2, [r0, #16]
   167c8:	ldr	r1, [r0, #12]
   167cc:	sub	r0, ip, r2
   167d0:	mul	r1, r1, r0
   167d4:	umull	r0, r1, r4, r1
   167d8:	add	r2, r2, r1, lsr #15
   167dc:	cmp	r2, ip
   167e0:	movcs	r2, ip
   167e4:	str	r2, [r3]
   167e8:	pop	{r4, r5, r6, pc}
   167ec:	ldr	ip, [r0, #4]
   167f0:	str	ip, [r1]
   167f4:	ldr	r1, [r0, #8]
   167f8:	str	r1, [r2]
   167fc:	ldr	r2, [r0, #12]
   16800:	str	r2, [r3]
   16804:	pop	{r4, r5, r6, pc}
   16808:	ldr	r1, [pc, #16]	; 16820 <__printf_chk@plt+0x5734>
   1680c:	ldr	r0, [pc, #16]	; 16824 <__printf_chk@plt+0x5738>
   16810:	pop	{r4, r5, r6, lr}
   16814:	b	16250 <__printf_chk@plt+0x5164>
   16818:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1681c:	andhi	r8, r0, r1
   16820:	andeq	pc, r1, r4, lsr #29
   16824:	andeq	r0, r0, pc, lsl r1
   16828:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1682c:	mov	r5, r1
   16830:	ldr	r1, [r0]
   16834:	mov	r4, r0
   16838:	sub	r1, r1, #1
   1683c:	mov	r6, r2
   16840:	mov	r8, r3
   16844:	ldr	r7, [sp, #32]
   16848:	cmp	r1, #3
   1684c:	ldrls	pc, [pc, r1, lsl #2]
   16850:	b	169d4 <__printf_chk@plt+0x58e8>
   16854:	andeq	r6, r1, r8, asr #18
   16858:	andeq	r6, r1, r4, lsr #18
   1685c:	andeq	r6, r1, r8, lsl #17
   16860:	andeq	r6, r1, r4, ror #16
   16864:	mov	r3, #0
   16868:	str	r3, [r8]
   1686c:	str	r3, [r2]
   16870:	str	r3, [r5]
   16874:	ldr	r3, [r0, #4]
   16878:	rsb	r3, r3, #65280	; 0xff00
   1687c:	add	r3, r3, #255	; 0xff
   16880:	str	r3, [r7]
   16884:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16888:	ldr	r9, [pc, #340]	; 169e4 <__printf_chk@plt+0x58f8>
   1688c:	ldr	r1, [r0, #4]
   16890:	ldr	r2, [r0, #8]
   16894:	sub	r1, r9, r1
   16898:	sub	r2, r9, r2
   1689c:	ldr	r3, [r0, #12]
   168a0:	cmp	r1, r2
   168a4:	movcs	r1, r2
   168a8:	sub	r3, r9, r3
   168ac:	cmp	r1, r3
   168b0:	movcs	r1, r3
   168b4:	cmp	r1, r9
   168b8:	str	r1, [r7]
   168bc:	beq	169c0 <__printf_chk@plt+0x58d4>
   168c0:	ldr	r0, [r0, #4]
   168c4:	ldr	sl, [pc, #284]	; 169e8 <__printf_chk@plt+0x58fc>
   168c8:	add	r0, r1, r0
   168cc:	sub	r1, r9, r1
   168d0:	sub	r0, r0, r0, lsl #16
   168d4:	add	r0, r0, sl
   168d8:	bl	10fa8 <__aeabi_uidiv@plt>
   168dc:	str	r0, [r5]
   168e0:	ldr	r3, [r4, #8]
   168e4:	ldr	r0, [r7]
   168e8:	sub	r1, r9, r0
   168ec:	add	r0, r0, r3
   168f0:	sub	r0, r0, r0, lsl #16
   168f4:	add	r0, r0, sl
   168f8:	bl	10fa8 <__aeabi_uidiv@plt>
   168fc:	str	r0, [r6]
   16900:	ldr	r0, [r7]
   16904:	ldr	r3, [r4, #12]
   16908:	sub	r1, r9, r0
   1690c:	add	r0, r0, r3
   16910:	sub	r0, r0, r0, lsl #16
   16914:	add	r0, r0, sl
   16918:	bl	10fa8 <__aeabi_uidiv@plt>
   1691c:	str	r0, [r8]
   16920:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16924:	ldr	r3, [r0, #4]
   16928:	str	r3, [r5]
   1692c:	ldr	r3, [r0, #8]
   16930:	str	r3, [r2]
   16934:	ldr	r3, [r0, #12]
   16938:	str	r3, [r8]
   1693c:	ldr	r3, [r0, #16]
   16940:	str	r3, [r7]
   16944:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16948:	ldmib	r0, {r0, r2, r3}
   1694c:	ldr	r9, [pc, #144]	; 169e4 <__printf_chk@plt+0x58f8>
   16950:	cmp	r0, r2
   16954:	movcs	r0, r2
   16958:	cmp	r0, r3
   1695c:	movcs	r0, r3
   16960:	cmp	r0, r9
   16964:	str	r0, [r7]
   16968:	beq	169c0 <__printf_chk@plt+0x58d4>
   1696c:	ldr	r3, [r4, #4]
   16970:	sub	r1, r9, r0
   16974:	sub	r0, r3, r0
   16978:	rsb	r0, r0, r0, lsl #16
   1697c:	bl	10fa8 <__aeabi_uidiv@plt>
   16980:	str	r0, [r5]
   16984:	ldr	r3, [r7]
   16988:	ldr	r0, [r4, #8]
   1698c:	sub	r1, r9, r3
   16990:	sub	r0, r0, r3
   16994:	rsb	r0, r0, r0, lsl #16
   16998:	bl	10fa8 <__aeabi_uidiv@plt>
   1699c:	str	r0, [r6]
   169a0:	ldr	r3, [r7]
   169a4:	ldr	r0, [r4, #12]
   169a8:	sub	r1, r9, r3
   169ac:	sub	r0, r0, r3
   169b0:	rsb	r0, r0, r0, lsl #16
   169b4:	bl	10fa8 <__aeabi_uidiv@plt>
   169b8:	str	r0, [r8]
   169bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   169c0:	ldr	r3, [pc, #28]	; 169e4 <__printf_chk@plt+0x58f8>
   169c4:	str	r3, [r5]
   169c8:	str	r3, [r6]
   169cc:	str	r3, [r8]
   169d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   169d4:	ldr	r1, [pc, #16]	; 169ec <__printf_chk@plt+0x5900>
   169d8:	ldr	r0, [pc, #16]	; 169f0 <__printf_chk@plt+0x5904>
   169dc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   169e0:	b	16250 <__printf_chk@plt+0x5164>
   169e4:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   169e8:			; <UNDEFINED> instruction: 0xfffe0001
   169ec:	andeq	pc, r1, r4, lsr #29
   169f0:	andeq	r0, r0, r1, asr r1
   169f4:	ldr	r3, [r0]
   169f8:	push	{r4, lr}
   169fc:	sub	r3, r3, #1
   16a00:	cmp	r3, #3
   16a04:	ldrls	pc, [pc, r3, lsl #2]
   16a08:	b	16b14 <__printf_chk@plt+0x5a28>
   16a0c:	andeq	r6, r1, r8, asr #21
   16a10:	andeq	r6, r1, r0, ror sl
   16a14:	andeq	r6, r1, r8, lsr #20
   16a18:	andeq	r6, r1, ip, lsl sl
   16a1c:	ldr	r3, [r0, #4]
   16a20:	str	r3, [r1]
   16a24:	pop	{r4, pc}
   16a28:	ldr	r3, [r0, #8]
   16a2c:	ldr	ip, [r0, #4]
   16a30:	ldr	r2, [r0, #12]
   16a34:	add	r0, r3, r3, lsl #2
   16a38:	rsb	lr, ip, ip, lsl #3
   16a3c:	add	r0, r0, r0, lsl #2
   16a40:	rsb	ip, ip, lr, lsl #4
   16a44:	add	r3, r3, r0, lsl #2
   16a48:	add	r0, r2, r2, lsl #3
   16a4c:	rsb	r3, r3, r3, lsl #3
   16a50:	rsb	r2, r2, r0, lsl #3
   16a54:	add	r3, r3, ip, lsl #1
   16a58:	ldr	r0, [pc, #196]	; 16b24 <__printf_chk@plt+0x5a38>
   16a5c:	add	r3, r3, r2
   16a60:	umull	r2, r3, r0, r3
   16a64:	lsr	r3, r3, #6
   16a68:	str	r3, [r1]
   16a6c:	pop	{r4, pc}
   16a70:	ldr	r3, [r0, #8]
   16a74:	ldr	lr, [r0, #4]
   16a78:	ldr	ip, [r0, #12]
   16a7c:	add	r4, r3, r3, lsl #2
   16a80:	ldr	r2, [r0, #16]
   16a84:	add	r4, r4, r4, lsl #2
   16a88:	rsb	r0, lr, lr, lsl #3
   16a8c:	add	r3, r3, r4, lsl #2
   16a90:	rsb	lr, lr, r0, lsl #4
   16a94:	add	r0, ip, ip, lsl #3
   16a98:	rsb	r3, r3, r3, lsl #3
   16a9c:	rsb	ip, ip, r0, lsl #3
   16aa0:	add	r3, r3, lr, lsl #1
   16aa4:	ldr	lr, [pc, #120]	; 16b24 <__printf_chk@plt+0x5a38>
   16aa8:	add	r3, r3, ip
   16aac:	ldr	r0, [pc, #116]	; 16b28 <__printf_chk@plt+0x5a3c>
   16ab0:	umull	ip, r3, lr, r3
   16ab4:	sub	r2, r0, r2
   16ab8:	sub	r3, r0, r3, lsr #6
   16abc:	mul	r3, r2, r3
   16ac0:	str	r3, [r1]
   16ac4:	pop	{r4, pc}
   16ac8:	ldr	r3, [r0, #8]
   16acc:	ldr	ip, [r0, #4]
   16ad0:	ldr	r2, [r0, #12]
   16ad4:	add	r0, r3, r3, lsl #2
   16ad8:	rsb	lr, ip, ip, lsl #3
   16adc:	add	r0, r0, r0, lsl #2
   16ae0:	rsb	ip, ip, lr, lsl #4
   16ae4:	add	r3, r3, r0, lsl #2
   16ae8:	add	r0, r2, r2, lsl #3
   16aec:	rsb	r3, r3, r3, lsl #3
   16af0:	rsb	r2, r2, r0, lsl #3
   16af4:	add	r3, r3, ip, lsl #1
   16af8:	ldr	r0, [pc, #36]	; 16b24 <__printf_chk@plt+0x5a38>
   16afc:	add	r3, r3, r2
   16b00:	ldr	r2, [pc, #32]	; 16b28 <__printf_chk@plt+0x5a3c>
   16b04:	umull	r0, r3, r0, r3
   16b08:	sub	r3, r2, r3, lsr #6
   16b0c:	str	r3, [r1]
   16b10:	pop	{r4, pc}
   16b14:	ldr	r1, [pc, #16]	; 16b2c <__printf_chk@plt+0x5a40>
   16b18:	ldr	r0, [pc, #16]	; 16b30 <__printf_chk@plt+0x5a44>
   16b1c:	pop	{r4, lr}
   16b20:	b	16250 <__printf_chk@plt+0x5164>
   16b24:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   16b28:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   16b2c:	andeq	pc, r1, r4, lsr #29
   16b30:	andeq	r0, r0, sl, ror #2
   16b34:	push	{r4, r5, lr}
   16b38:	mov	r4, r0
   16b3c:	sub	sp, sp, #36	; 0x24
   16b40:	mov	r0, #30
   16b44:	bl	10ed0 <_Znaj@plt>
   16b48:	ldr	r3, [r4]
   16b4c:	mov	r5, r0
   16b50:	cmp	r3, #4
   16b54:	ldrls	pc, [pc, r3, lsl #2]
   16b58:	b	16bb8 <__printf_chk@plt+0x5acc>
   16b5c:	strdeq	r6, [r1], -r4
   16b60:	andeq	r6, r1, r0, ror fp
   16b64:	andeq	r6, r1, r0, lsl ip
   16b68:	andeq	r6, r1, r0, ror ip
   16b6c:	andeq	r6, r1, r4, asr #23
   16b70:	vldr	s8, [r4, #12]
   16b74:	vldr	s10, [r4, #8]
   16b78:	vldr	s12, [r4, #4]
   16b7c:	vldr	d7, [pc, #276]	; 16c98 <__printf_chk@plt+0x5bac>
   16b80:	vcvt.f64.u32	d4, s8
   16b84:	vcvt.f64.u32	d5, s10
   16b88:	vcvt.f64.u32	d6, s12
   16b8c:	ldr	r3, [pc, #268]	; 16ca0 <__printf_chk@plt+0x5bb4>
   16b90:	vdiv.f64	d3, d4, d7
   16b94:	mov	r2, #30
   16b98:	mov	r1, #1
   16b9c:	mov	r0, r5
   16ba0:	vdiv.f64	d4, d5, d7
   16ba4:	vstr	d3, [sp, #16]
   16ba8:	vdiv.f64	d5, d6, d7
   16bac:	vstr	d4, [sp, #8]
   16bb0:	vstr	d5, [sp]
   16bb4:	bl	11098 <__sprintf_chk@plt>
   16bb8:	mov	r0, r5
   16bbc:	add	sp, sp, #36	; 0x24
   16bc0:	pop	{r4, r5, pc}
   16bc4:	vldr	s14, [r4, #4]
   16bc8:	vldr	d5, [pc, #200]	; 16c98 <__printf_chk@plt+0x5bac>
   16bcc:	ldr	r3, [pc, #208]	; 16ca4 <__printf_chk@plt+0x5bb8>
   16bd0:	mov	r2, #30
   16bd4:	vcvt.f64.u32	d7, s14
   16bd8:	mov	r1, #1
   16bdc:	vdiv.f64	d6, d7, d5
   16be0:	vstr	d6, [sp]
   16be4:	bl	11098 <__sprintf_chk@plt>
   16be8:	mov	r0, r5
   16bec:	add	sp, sp, #36	; 0x24
   16bf0:	pop	{r4, r5, pc}
   16bf4:	ldr	r3, [pc, #172]	; 16ca8 <__printf_chk@plt+0x5bbc>
   16bf8:	ldm	r3!, {r0, r1}
   16bfc:	str	r0, [r5]
   16c00:	str	r1, [r5, #4]
   16c04:	mov	r0, r5
   16c08:	add	sp, sp, #36	; 0x24
   16c0c:	pop	{r4, r5, pc}
   16c10:	vldr	s6, [r4, #16]
   16c14:	vldr	s8, [r4, #12]
   16c18:	vldr	s10, [r4, #8]
   16c1c:	vldr	s12, [r4, #4]
   16c20:	vcvt.f64.u32	d3, s6
   16c24:	vcvt.f64.u32	d4, s8
   16c28:	vcvt.f64.u32	d5, s10
   16c2c:	vcvt.f64.u32	d6, s12
   16c30:	vldr	d7, [pc, #96]	; 16c98 <__printf_chk@plt+0x5bac>
   16c34:	ldr	r3, [pc, #112]	; 16cac <__printf_chk@plt+0x5bc0>
   16c38:	mov	r2, #30
   16c3c:	mov	r1, #1
   16c40:	vdiv.f64	d2, d3, d7
   16c44:	vdiv.f64	d3, d4, d7
   16c48:	vstr	d2, [sp, #24]
   16c4c:	vdiv.f64	d4, d5, d7
   16c50:	vstr	d3, [sp, #16]
   16c54:	vdiv.f64	d5, d6, d7
   16c58:	vstr	d4, [sp, #8]
   16c5c:	vstr	d5, [sp]
   16c60:	bl	11098 <__sprintf_chk@plt>
   16c64:	mov	r0, r5
   16c68:	add	sp, sp, #36	; 0x24
   16c6c:	pop	{r4, r5, pc}
   16c70:	vldr	s8, [r4, #12]
   16c74:	vldr	s10, [r4, #8]
   16c78:	vldr	s12, [r4, #4]
   16c7c:	vldr	d7, [pc, #20]	; 16c98 <__printf_chk@plt+0x5bac>
   16c80:	vcvt.f64.u32	d4, s8
   16c84:	vcvt.f64.u32	d5, s10
   16c88:	vcvt.f64.u32	d6, s12
   16c8c:	ldr	r3, [pc, #28]	; 16cb0 <__printf_chk@plt+0x5bc4>
   16c90:	b	16b90 <__printf_chk@plt+0x5aa4>
   16c94:	nop			; (mov r0, r0)
   16c98:	andeq	r0, r0, r0
   16c9c:	rscmi	pc, pc, r0, ror #31
   16ca0:	andeq	pc, r1, r8, ror #29
   16ca4:	andeq	pc, r1, r0, lsr #30
   16ca8:	andeq	pc, r1, r8, asr #29
   16cac:	andeq	pc, r1, r0, lsl #30
   16cb0:	ldrdeq	pc, [r1], -r0
   16cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16cb8:	sub	sp, sp, #28
   16cbc:	ldr	r6, [pc, #596]	; 16f18 <__printf_chk@plt+0x5e2c>
   16cc0:	mov	r4, #0
   16cc4:	add	r3, r6, #1792	; 0x700
   16cc8:	add	r2, r6, #2048	; 0x800
   16ccc:	add	r3, r3, #4
   16cd0:	add	r7, r6, #1024	; 0x400
   16cd4:	add	r9, r6, #1280	; 0x500
   16cd8:	add	r8, r6, #1536	; 0x600
   16cdc:	add	r0, r6, #2304	; 0x900
   16ce0:	str	r3, [sp, #8]
   16ce4:	add	r3, r2, #4
   16ce8:	add	ip, r6, #2560	; 0xa00
   16cec:	mov	r2, r6
   16cf0:	str	r3, [sp, #12]
   16cf4:	add	fp, r6, #260	; 0x104
   16cf8:	add	r3, r0, #4
   16cfc:	add	sl, r6, #516	; 0x204
   16d00:	add	r7, r7, #4
   16d04:	add	r9, r9, #4
   16d08:	add	r8, r8, #4
   16d0c:	add	r6, r6, #772	; 0x304
   16d10:	mov	r5, r4
   16d14:	mov	r1, #1
   16d18:	str	r3, [sp, #16]
   16d1c:	add	r3, ip, #4
   16d20:	str	r3, [sp, #4]
   16d24:	str	r1, [r2], #3
   16d28:	bics	r1, r4, #127	; 0x7f
   16d2c:	bne	16e50 <__printf_chk@plt+0x5d64>
   16d30:	str	r2, [sp, #20]
   16d34:	bl	10f84 <__ctype_b_loc@plt>
   16d38:	lsl	r1, r4, #1
   16d3c:	mov	r3, #1
   16d40:	ldr	r2, [sp, #20]
   16d44:	ldr	ip, [r0]
   16d48:	ldrh	ip, [ip, r1]
   16d4c:	ands	ip, ip, #1024	; 0x400
   16d50:	strbne	r3, [fp]
   16d54:	strbeq	ip, [fp]
   16d58:	ldr	ip, [r0]
   16d5c:	ldrh	ip, [ip, r1]
   16d60:	ands	ip, ip, #256	; 0x100
   16d64:	strbne	r3, [sl]
   16d68:	strbeq	ip, [sl]
   16d6c:	ldr	ip, [r0]
   16d70:	ldrh	ip, [ip, r1]
   16d74:	ands	ip, ip, #512	; 0x200
   16d78:	strbeq	ip, [r6]
   16d7c:	sub	ip, r4, #48	; 0x30
   16d80:	strbne	r3, [r6]
   16d84:	cmp	ip, #9
   16d88:	bls	16f10 <__printf_chk@plt+0x5e24>
   16d8c:	strb	r5, [r7]
   16d90:	ldr	ip, [r0]
   16d94:	ldrh	ip, [ip, r1]
   16d98:	ands	ip, ip, #4096	; 0x1000
   16d9c:	bne	16ee4 <__printf_chk@plt+0x5df8>
   16da0:	ldr	lr, [sp, #8]
   16da4:	strb	ip, [lr, r4]
   16da8:	ldr	ip, [r0]
   16dac:	ldrh	ip, [ip, r1]
   16db0:	ands	ip, ip, #8192	; 0x2000
   16db4:	bne	16efc <__printf_chk@plt+0x5e10>
   16db8:	strb	ip, [r9]
   16dbc:	ldr	ip, [r0]
   16dc0:	ldrh	ip, [ip, r1]
   16dc4:	ands	ip, ip, #4
   16dc8:	bne	16ec4 <__printf_chk@plt+0x5dd8>
   16dcc:	ldr	lr, [sp, #12]
   16dd0:	strb	ip, [lr, r4]
   16dd4:	ldr	ip, [r0]
   16dd8:	ldrh	ip, [ip, r1]
   16ddc:	ands	ip, ip, #8
   16de0:	bne	16edc <__printf_chk@plt+0x5df0>
   16de4:	strb	ip, [r8]
   16de8:	ldr	ip, [r0]
   16dec:	ldrh	ip, [ip, r1]
   16df0:	ands	ip, ip, #16384	; 0x4000
   16df4:	bne	16ea0 <__printf_chk@plt+0x5db4>
   16df8:	ldr	lr, [sp, #16]
   16dfc:	strb	ip, [lr, r4]
   16e00:	ldr	lr, [r0]
   16e04:	ldrsh	lr, [lr, r1]
   16e08:	cmp	lr, #0
   16e0c:	blt	16f04 <__printf_chk@plt+0x5e18>
   16e10:	ldr	lr, [sp, #4]
   16e14:	strb	ip, [lr, r4]
   16e18:	ldr	r0, [r0]
   16e1c:	add	r4, r4, #1
   16e20:	add	fp, fp, #1
   16e24:	ldrh	r1, [r0, r1]
   16e28:	add	sl, sl, #1
   16e2c:	add	r6, r6, #1
   16e30:	add	r7, r7, #1
   16e34:	lsr	r1, r1, #1
   16e38:	and	r1, r1, #1
   16e3c:	strb	r1, [r2, #1]!
   16e40:	bics	r1, r4, #127	; 0x7f
   16e44:	add	r9, r9, #1
   16e48:	add	r8, r8, #1
   16e4c:	beq	16d30 <__printf_chk@plt+0x5c44>
   16e50:	ldr	r1, [sp, #8]
   16e54:	strb	r5, [fp], #1
   16e58:	strb	r5, [sl], #1
   16e5c:	strb	r5, [r4, r1]
   16e60:	ldr	r1, [sp, #12]
   16e64:	strb	r5, [r6], #1
   16e68:	strb	r5, [r7], #1
   16e6c:	strb	r5, [r4, r1]
   16e70:	ldr	r1, [sp, #16]
   16e74:	strb	r5, [r9], #1
   16e78:	strb	r5, [r8], #1
   16e7c:	strb	r5, [r4, r1]
   16e80:	ldr	r1, [sp, #4]
   16e84:	strb	r5, [r2, #1]!
   16e88:	strb	r5, [r4, r1]
   16e8c:	add	r4, r4, #1
   16e90:	cmp	r4, #256	; 0x100
   16e94:	bne	16d28 <__printf_chk@plt+0x5c3c>
   16e98:	add	sp, sp, #28
   16e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ea0:	ldr	ip, [sp, #16]
   16ea4:	strb	r3, [ip, r4]
   16ea8:	ldr	ip, [r0]
   16eac:	ldrsh	ip, [ip, r1]
   16eb0:	cmp	ip, #0
   16eb4:	blt	16f04 <__printf_chk@plt+0x5e18>
   16eb8:	ldr	ip, [sp, #4]
   16ebc:	strb	r5, [ip, r4]
   16ec0:	b	16e18 <__printf_chk@plt+0x5d2c>
   16ec4:	ldr	ip, [sp, #12]
   16ec8:	strb	r3, [ip, r4]
   16ecc:	ldr	ip, [r0]
   16ed0:	ldrh	ip, [ip, r1]
   16ed4:	ands	ip, ip, #8
   16ed8:	beq	16de4 <__printf_chk@plt+0x5cf8>
   16edc:	strb	r3, [r8]
   16ee0:	b	16de8 <__printf_chk@plt+0x5cfc>
   16ee4:	ldr	ip, [sp, #8]
   16ee8:	strb	r3, [ip, r4]
   16eec:	ldr	ip, [r0]
   16ef0:	ldrh	ip, [ip, r1]
   16ef4:	ands	ip, ip, #8192	; 0x2000
   16ef8:	beq	16db8 <__printf_chk@plt+0x5ccc>
   16efc:	strb	r3, [r9]
   16f00:	b	16dbc <__printf_chk@plt+0x5cd0>
   16f04:	ldr	ip, [sp, #4]
   16f08:	strb	r3, [ip, r4]
   16f0c:	b	16e18 <__printf_chk@plt+0x5d2c>
   16f10:	strb	r3, [r7]
   16f14:	b	16d90 <__printf_chk@plt+0x5ca4>
   16f18:	andeq	r5, r3, r4, asr #30
   16f1c:	sub	r3, r0, #1
   16f20:	add	r2, r0, #255	; 0xff
   16f24:	mov	r1, #0
   16f28:	strb	r1, [r3, #1]!
   16f2c:	cmp	r3, r2
   16f30:	bne	16f28 <__printf_chk@plt+0x5e3c>
   16f34:	bx	lr
   16f38:	sub	r3, r0, #1
   16f3c:	add	r1, r0, #255	; 0xff
   16f40:	mov	r2, #0
   16f44:	strb	r2, [r3, #1]!
   16f48:	cmp	r3, r1
   16f4c:	bne	16f44 <__printf_chk@plt+0x5e58>
   16f50:	bx	lr
   16f54:	sub	r3, r0, #1
   16f58:	add	ip, r0, #255	; 0xff
   16f5c:	mov	r2, #0
   16f60:	strb	r2, [r3, #1]!
   16f64:	cmp	r3, ip
   16f68:	bne	16f60 <__printf_chk@plt+0x5e74>
   16f6c:	ldrb	r3, [r1]
   16f70:	cmp	r3, #0
   16f74:	bxeq	lr
   16f78:	mov	r2, #1
   16f7c:	strb	r2, [r0, r3]
   16f80:	ldrb	r3, [r1, #1]!
   16f84:	cmp	r3, #0
   16f88:	bne	16f7c <__printf_chk@plt+0x5e90>
   16f8c:	bx	lr
   16f90:	sub	r3, r0, #1
   16f94:	add	ip, r0, #255	; 0xff
   16f98:	mov	r2, #0
   16f9c:	strb	r2, [r3, #1]!
   16fa0:	cmp	r3, ip
   16fa4:	bne	16f9c <__printf_chk@plt+0x5eb0>
   16fa8:	ldrb	r3, [r1]
   16fac:	cmp	r3, #0
   16fb0:	bxeq	lr
   16fb4:	mov	r2, #1
   16fb8:	strb	r2, [r0, r3]
   16fbc:	ldrb	r3, [r1, #1]!
   16fc0:	cmp	r3, #0
   16fc4:	bne	16fb8 <__printf_chk@plt+0x5ecc>
   16fc8:	bx	lr
   16fcc:	bx	lr
   16fd0:	push	{lr}		; (str lr, [sp, #-4]!)
   16fd4:	sub	r1, r1, #1
   16fd8:	mov	r3, r0
   16fdc:	add	ip, r0, #256	; 0x100
   16fe0:	mov	lr, #1
   16fe4:	ldrb	r2, [r1, #1]!
   16fe8:	add	r3, r3, #1
   16fec:	cmp	r2, #0
   16ff0:	strbne	lr, [r3, #-1]
   16ff4:	cmp	r3, ip
   16ff8:	bne	16fe4 <__printf_chk@plt+0x5ef8>
   16ffc:	pop	{pc}		; (ldr pc, [sp], #4)
   17000:	ldr	r3, [pc, #28]	; 17024 <__printf_chk@plt+0x5f38>
   17004:	push	{r4, lr}
   17008:	mov	r4, r0
   1700c:	ldr	r3, [r3]
   17010:	cmp	r3, #0
   17014:	bne	1701c <__printf_chk@plt+0x5f30>
   17018:	bl	16cb4 <__printf_chk@plt+0x5bc8>
   1701c:	mov	r0, r4
   17020:	pop	{r4, pc}
   17024:	andeq	r5, r3, r4, asr #30
   17028:	ldr	r3, [pc, #20]	; 17044 <__printf_chk@plt+0x5f58>
   1702c:	cmp	r1, #0
   17030:	moveq	r1, r3
   17034:	mov	r3, #1
   17038:	str	r1, [r0, #8]
   1703c:	str	r3, [r0]
   17040:	bx	lr
   17044:	andeq	pc, r1, ip, lsr #30
   17048:	mov	r2, #0
   1704c:	str	r2, [r0]
   17050:	bx	lr
   17054:	mov	r2, #3
   17058:	str	r1, [r0, #8]
   1705c:	str	r2, [r0]
   17060:	bx	lr
   17064:	mov	r2, #4
   17068:	str	r1, [r0, #8]
   1706c:	str	r2, [r0]
   17070:	bx	lr
   17074:	mov	r2, #2
   17078:	strb	r1, [r0, #8]
   1707c:	str	r2, [r0]
   17080:	bx	lr
   17084:	mov	r2, #5
   17088:	vstr	d0, [r0, #8]
   1708c:	str	r2, [r0]
   17090:	bx	lr
   17094:	ldr	r0, [r0]
   17098:	clz	r0, r0
   1709c:	lsr	r0, r0, #5
   170a0:	bx	lr
   170a4:	ldr	r3, [r0]
   170a8:	push	{r4, lr}
   170ac:	sub	r3, r3, #1
   170b0:	cmp	r3, #4
   170b4:	ldrls	pc, [pc, r3, lsl #2]
   170b8:	b	17140 <__printf_chk@plt+0x6054>
   170bc:	andeq	r7, r1, r0, lsl #2
   170c0:	andeq	r7, r1, r4, lsl r1
   170c4:	andeq	r7, r1, r8, lsr #2
   170c8:	ldrdeq	r7, [r1], -r0
   170cc:	andeq	r7, r1, r8, ror #1
   170d0:	ldr	r0, [r0, #8]
   170d4:	bl	1bb10 <__printf_chk@plt+0xaa24>
   170d8:	ldr	r3, [pc, #100]	; 17144 <__printf_chk@plt+0x6058>
   170dc:	pop	{r4, lr}
   170e0:	ldr	r1, [r3]
   170e4:	b	110a4 <fputs@plt>
   170e8:	ldr	ip, [pc, #84]	; 17144 <__printf_chk@plt+0x6058>
   170ec:	ldrd	r2, [r0, #8]
   170f0:	ldr	r1, [pc, #80]	; 17148 <__printf_chk@plt+0x605c>
   170f4:	ldr	r0, [ip]
   170f8:	pop	{r4, lr}
   170fc:	b	1d698 <_ZdlPv@@Base+0xf8c>
   17100:	ldr	r3, [pc, #60]	; 17144 <__printf_chk@plt+0x6058>
   17104:	ldr	r0, [r0, #8]
   17108:	pop	{r4, lr}
   1710c:	ldr	r1, [r3]
   17110:	b	110a4 <fputs@plt>
   17114:	ldr	r3, [pc, #40]	; 17144 <__printf_chk@plt+0x6058>
   17118:	ldrb	r0, [r0, #8]
   1711c:	pop	{r4, lr}
   17120:	ldr	r1, [r3]
   17124:	b	10f48 <putc@plt>
   17128:	ldr	r0, [r0, #8]
   1712c:	bl	1ba84 <__printf_chk@plt+0xa998>
   17130:	ldr	r3, [pc, #12]	; 17144 <__printf_chk@plt+0x6058>
   17134:	pop	{r4, lr}
   17138:	ldr	r1, [r3]
   1713c:	b	110a4 <fputs@plt>
   17140:	pop	{r4, pc}
   17144:	ldrdeq	r3, [r3], -r0
   17148:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
   1714c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17150:	subs	r4, r0, #0
   17154:	mov	r6, r1
   17158:	mov	r7, r2
   1715c:	mov	r8, r3
   17160:	beq	1724c <__printf_chk@plt+0x6160>
   17164:	ldr	r5, [pc, #288]	; 1728c <__printf_chk@plt+0x61a0>
   17168:	ldr	r9, [pc, #288]	; 17290 <__printf_chk@plt+0x61a4>
   1716c:	ldrb	r0, [r4]
   17170:	cmp	r0, #0
   17174:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   17178:	cmp	r0, #37	; 0x25
   1717c:	bne	1723c <__printf_chk@plt+0x6150>
   17180:	ldrb	r3, [r4, #1]
   17184:	add	r4, r4, #2
   17188:	sub	r3, r3, #37	; 0x25
   1718c:	cmp	r3, #14
   17190:	ldrls	pc, [pc, r3, lsl #2]
   17194:	b	1722c <__printf_chk@plt+0x6140>
   17198:	andeq	r7, r1, ip, lsl r2
   1719c:	andeq	r7, r1, ip, lsr #4
   171a0:	andeq	r7, r1, ip, lsr #4
   171a4:	andeq	r7, r1, ip, lsr #4
   171a8:	andeq	r7, r1, ip, lsr #4
   171ac:	andeq	r7, r1, ip, lsr #4
   171b0:	andeq	r7, r1, ip, lsr #4
   171b4:	andeq	r7, r1, ip, lsr #4
   171b8:	andeq	r7, r1, ip, lsr #4
   171bc:	andeq	r7, r1, ip, lsr #4
   171c0:	andeq	r7, r1, ip, lsr #4
   171c4:	andeq	r7, r1, ip, lsr #4
   171c8:	andeq	r7, r1, r4, lsl #4
   171cc:	andeq	r7, r1, ip, ror #3
   171d0:	ldrdeq	r7, [r1], -r4
   171d4:	ldr	r3, [r8]
   171d8:	cmp	r3, #0
   171dc:	beq	1727c <__printf_chk@plt+0x6190>
   171e0:	mov	r0, r8
   171e4:	bl	170a4 <__printf_chk@plt+0x5fb8>
   171e8:	b	1716c <__printf_chk@plt+0x6080>
   171ec:	ldr	r3, [r7]
   171f0:	cmp	r3, #0
   171f4:	beq	1726c <__printf_chk@plt+0x6180>
   171f8:	mov	r0, r7
   171fc:	bl	170a4 <__printf_chk@plt+0x5fb8>
   17200:	b	1716c <__printf_chk@plt+0x6080>
   17204:	ldr	r3, [r6]
   17208:	cmp	r3, #0
   1720c:	beq	1725c <__printf_chk@plt+0x6170>
   17210:	mov	r0, r6
   17214:	bl	170a4 <__printf_chk@plt+0x5fb8>
   17218:	b	1716c <__printf_chk@plt+0x6080>
   1721c:	ldr	r1, [r5]
   17220:	mov	r0, #37	; 0x25
   17224:	bl	10fcc <fputc@plt>
   17228:	b	1716c <__printf_chk@plt+0x6080>
   1722c:	mov	r1, r9
   17230:	mov	r0, #120	; 0x78
   17234:	bl	16250 <__printf_chk@plt+0x5164>
   17238:	b	1716c <__printf_chk@plt+0x6080>
   1723c:	ldr	r1, [r5]
   17240:	add	r4, r4, #1
   17244:	bl	10f48 <putc@plt>
   17248:	b	1716c <__printf_chk@plt+0x6080>
   1724c:	ldr	r1, [pc, #60]	; 17290 <__printf_chk@plt+0x61a4>
   17250:	mov	r0, #98	; 0x62
   17254:	bl	16250 <__printf_chk@plt+0x5164>
   17258:	b	17164 <__printf_chk@plt+0x6078>
   1725c:	mov	r1, r9
   17260:	mov	r0, #108	; 0x6c
   17264:	bl	16250 <__printf_chk@plt+0x5164>
   17268:	b	17210 <__printf_chk@plt+0x6124>
   1726c:	mov	r1, r9
   17270:	mov	r0, #112	; 0x70
   17274:	bl	16250 <__printf_chk@plt+0x5164>
   17278:	b	171f8 <__printf_chk@plt+0x610c>
   1727c:	mov	r1, r9
   17280:	mov	r0, #116	; 0x74
   17284:	bl	16250 <__printf_chk@plt+0x5164>
   17288:	b	171e0 <__printf_chk@plt+0x60f4>
   1728c:	ldrdeq	r3, [r3], -r0
   17290:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   17294:	ldr	ip, [pc, #340]	; 173f0 <__printf_chk@plt+0x6304>
   17298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1729c:	sub	sp, sp, #20
   172a0:	mvn	r5, r2
   172a4:	mov	r8, r2
   172a8:	ldr	r2, [ip]
   172ac:	cmp	r0, #0
   172b0:	mov	r6, r3
   172b4:	add	r9, sp, #60	; 0x3c
   172b8:	ldr	r3, [sp, #56]	; 0x38
   172bc:	lsr	r5, r5, #31
   172c0:	moveq	r5, #0
   172c4:	cmp	r2, #0
   172c8:	ldr	r4, [pc, #292]	; 173f4 <__printf_chk@plt+0x6308>
   172cc:	str	r1, [sp, #12]
   172d0:	mov	r7, r0
   172d4:	str	r3, [sp, #8]
   172d8:	ldm	r9, {r9, sl, fp}
   172dc:	beq	17368 <__printf_chk@plt+0x627c>
   172e0:	ldr	r1, [pc, #272]	; 173f8 <__printf_chk@plt+0x630c>
   172e4:	ldr	r0, [r4]
   172e8:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   172ec:	cmp	r5, #0
   172f0:	bne	17370 <__printf_chk@plt+0x6284>
   172f4:	ldr	r1, [r4]
   172f8:	mov	r0, #32
   172fc:	bl	10fcc <fputc@plt>
   17300:	cmp	r6, #0
   17304:	beq	173b4 <__printf_chk@plt+0x62c8>
   17308:	cmp	r6, #2
   1730c:	bne	17330 <__printf_chk@plt+0x6244>
   17310:	ldr	r3, [r4]
   17314:	mov	r2, #12
   17318:	mov	r1, #1
   1731c:	ldr	r0, [pc, #216]	; 173fc <__printf_chk@plt+0x6310>
   17320:	bl	10fd8 <fwrite@plt>
   17324:	ldr	r1, [r4]
   17328:	mov	r0, #32
   1732c:	bl	10fcc <fputc@plt>
   17330:	mov	r3, fp
   17334:	mov	r2, sl
   17338:	mov	r1, r9
   1733c:	ldr	r0, [sp, #8]
   17340:	bl	1714c <__printf_chk@plt+0x6060>
   17344:	ldr	r1, [r4]
   17348:	mov	r0, #10
   1734c:	bl	10fcc <fputc@plt>
   17350:	ldr	r0, [r4]
   17354:	bl	11080 <fflush@plt>
   17358:	cmp	r6, #2
   1735c:	beq	173cc <__printf_chk@plt+0x62e0>
   17360:	add	sp, sp, #20
   17364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17368:	cmp	r5, #0
   1736c:	beq	17300 <__printf_chk@plt+0x6214>
   17370:	ldr	r1, [pc, #136]	; 17400 <__printf_chk@plt+0x6314>
   17374:	mov	r0, r7
   17378:	bl	11050 <strcmp@plt>
   1737c:	ldr	r3, [pc, #128]	; 17404 <__printf_chk@plt+0x6318>
   17380:	ldr	r1, [r4]
   17384:	cmp	r0, #0
   17388:	moveq	r7, r3
   1738c:	ldr	r3, [sp, #12]
   17390:	cmp	r3, #0
   17394:	beq	173d8 <__printf_chk@plt+0x62ec>
   17398:	str	r8, [sp]
   1739c:	ldr	r3, [sp, #12]
   173a0:	mov	r2, r7
   173a4:	mov	r0, r1
   173a8:	ldr	r1, [pc, #88]	; 17408 <__printf_chk@plt+0x631c>
   173ac:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   173b0:	b	172f4 <__printf_chk@plt+0x6208>
   173b4:	ldr	r3, [r4]
   173b8:	mov	r2, #8
   173bc:	mov	r1, #1
   173c0:	ldr	r0, [pc, #68]	; 1740c <__printf_chk@plt+0x6320>
   173c4:	bl	10fd8 <fwrite@plt>
   173c8:	b	17324 <__printf_chk@plt+0x6238>
   173cc:	add	sp, sp, #20
   173d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   173d4:	b	17580 <__printf_chk@plt+0x6494>
   173d8:	mov	r3, r8
   173dc:	mov	r2, r7
   173e0:	mov	r0, r1
   173e4:	ldr	r1, [pc, #36]	; 17410 <__printf_chk@plt+0x6324>
   173e8:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   173ec:	b	172f4 <__printf_chk@plt+0x6208>
   173f0:	andeq	r7, r3, r4, lsl r7
   173f4:	ldrdeq	r3, [r3], -r0
   173f8:	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
   173fc:	andeq	pc, r1, r4, ror pc	; <UNPREDICTABLE>
   17400:	andeq	pc, r1, r0, asr #16
   17404:	andeq	pc, r1, ip, ror r9	; <UNPREDICTABLE>
   17408:	andeq	pc, r1, r0, ror #30
   1740c:	andeq	pc, r1, r4, lsl #31
   17410:	andeq	pc, r1, ip, ror #30
   17414:	push	{r4, lr}
   17418:	sub	sp, sp, #16
   1741c:	ldr	lr, [pc, #40]	; 1744c <__printf_chk@plt+0x6360>
   17420:	ldr	ip, [pc, #40]	; 17450 <__printf_chk@plt+0x6364>
   17424:	ldr	r4, [pc, #40]	; 17454 <__printf_chk@plt+0x6368>
   17428:	strd	r2, [sp, #8]
   1742c:	strd	r0, [sp]
   17430:	ldr	r2, [r4]
   17434:	ldr	r1, [lr]
   17438:	ldr	r0, [ip]
   1743c:	mov	r3, #1
   17440:	bl	17294 <__printf_chk@plt+0x61a8>
   17444:	add	sp, sp, #16
   17448:	pop	{r4, pc}
   1744c:	andeq	r5, r3, r4, lsl pc
   17450:	andeq	r5, r3, r0, lsl pc
   17454:	andeq	r5, r3, r8, lsl #30
   17458:	push	{r4, lr}
   1745c:	sub	sp, sp, #16
   17460:	ldr	lr, [pc, #40]	; 17490 <__printf_chk@plt+0x63a4>
   17464:	ldr	ip, [pc, #40]	; 17494 <__printf_chk@plt+0x63a8>
   17468:	ldr	r4, [pc, #40]	; 17498 <__printf_chk@plt+0x63ac>
   1746c:	strd	r2, [sp, #8]
   17470:	strd	r0, [sp]
   17474:	ldr	r2, [r4]
   17478:	ldr	r1, [lr]
   1747c:	ldr	r0, [ip]
   17480:	mov	r3, #0
   17484:	bl	17294 <__printf_chk@plt+0x61a8>
   17488:	add	sp, sp, #16
   1748c:	pop	{r4, pc}
   17490:	andeq	r5, r3, r4, lsl pc
   17494:	andeq	r5, r3, r0, lsl pc
   17498:	andeq	r5, r3, r8, lsl #30
   1749c:	push	{r4, lr}
   174a0:	sub	sp, sp, #16
   174a4:	ldr	lr, [pc, #40]	; 174d4 <__printf_chk@plt+0x63e8>
   174a8:	ldr	ip, [pc, #40]	; 174d8 <__printf_chk@plt+0x63ec>
   174ac:	ldr	r4, [pc, #40]	; 174dc <__printf_chk@plt+0x63f0>
   174b0:	strd	r2, [sp, #8]
   174b4:	strd	r0, [sp]
   174b8:	ldr	r2, [r4]
   174bc:	ldr	r1, [lr]
   174c0:	ldr	r0, [ip]
   174c4:	mov	r3, #2
   174c8:	bl	17294 <__printf_chk@plt+0x61a8>
   174cc:	add	sp, sp, #16
   174d0:	pop	{r4, pc}
   174d4:	andeq	r5, r3, r4, lsl pc
   174d8:	andeq	r5, r3, r0, lsl pc
   174dc:	andeq	r5, r3, r8, lsl #30
   174e0:	push	{lr}		; (str lr, [sp, #-4]!)
   174e4:	sub	sp, sp, #20
   174e8:	ldr	lr, [sp, #24]
   174ec:	ldr	ip, [sp, #28]
   174f0:	strd	r2, [sp]
   174f4:	str	lr, [sp, #8]
   174f8:	mov	r2, r1
   174fc:	str	ip, [sp, #12]
   17500:	mov	r3, #1
   17504:	mov	r1, #0
   17508:	bl	17294 <__printf_chk@plt+0x61a8>
   1750c:	add	sp, sp, #20
   17510:	pop	{pc}		; (ldr pc, [sp], #4)
   17514:	push	{lr}		; (str lr, [sp, #-4]!)
   17518:	sub	sp, sp, #20
   1751c:	ldr	lr, [sp, #24]
   17520:	ldr	ip, [sp, #28]
   17524:	str	r3, [sp, #4]
   17528:	mov	r3, #0
   1752c:	str	r2, [sp]
   17530:	str	lr, [sp, #8]
   17534:	mov	r2, r1
   17538:	str	ip, [sp, #12]
   1753c:	mov	r1, r3
   17540:	bl	17294 <__printf_chk@plt+0x61a8>
   17544:	add	sp, sp, #20
   17548:	pop	{pc}		; (ldr pc, [sp], #4)
   1754c:	push	{lr}		; (str lr, [sp, #-4]!)
   17550:	sub	sp, sp, #20
   17554:	ldr	lr, [sp, #24]
   17558:	ldr	ip, [sp, #28]
   1755c:	strd	r2, [sp]
   17560:	str	lr, [sp, #8]
   17564:	mov	r2, r1
   17568:	str	ip, [sp, #12]
   1756c:	mov	r3, #2
   17570:	mov	r1, #0
   17574:	bl	17294 <__printf_chk@plt+0x61a8>
   17578:	add	sp, sp, #20
   1757c:	pop	{pc}		; (ldr pc, [sp], #4)
   17580:	push	{r4, lr}
   17584:	mov	r0, #3
   17588:	bl	10eac <exit@plt>
   1758c:	andeq	r0, r0, r0
   17590:	bx	lr
   17594:	ldr	r1, [r0, #56]	; 0x38
   17598:	ldr	r3, [pc, #268]	; 176ac <__printf_chk@plt+0x65c0>
   1759c:	cmp	r1, #0
   175a0:	push	{r4, r5, r6, r7, r8, lr}
   175a4:	mov	r6, r0
   175a8:	str	r3, [r0]
   175ac:	ldr	r2, [r0, #52]	; 0x34
   175b0:	ble	175e4 <__printf_chk@plt+0x64f8>
   175b4:	mov	r4, #0
   175b8:	add	r3, r4, r4, lsl #3
   175bc:	add	r4, r4, #1
   175c0:	add	r3, r2, r3, lsl #2
   175c4:	ldr	r3, [r3, #32]
   175c8:	subs	r0, r3, #0
   175cc:	beq	175dc <__printf_chk@plt+0x64f0>
   175d0:	bl	10f6c <_ZdaPv@plt>
   175d4:	ldr	r2, [r6, #52]	; 0x34
   175d8:	ldr	r1, [r6, #56]	; 0x38
   175dc:	cmp	r1, r4
   175e0:	bgt	175b8 <__printf_chk@plt+0x64cc>
   175e4:	cmp	r2, #0
   175e8:	beq	175f4 <__printf_chk@plt+0x6508>
   175ec:	mov	r0, r2
   175f0:	bl	10f6c <_ZdaPv@plt>
   175f4:	ldr	r0, [r6, #44]	; 0x2c
   175f8:	cmp	r0, #0
   175fc:	beq	17604 <__printf_chk@plt+0x6518>
   17600:	bl	10f6c <_ZdaPv@plt>
   17604:	ldr	r3, [r6, #8]
   17608:	cmp	r3, #0
   1760c:	beq	17654 <__printf_chk@plt+0x6568>
   17610:	ldr	r7, [pc, #152]	; 176b0 <__printf_chk@plt+0x65c4>
   17614:	mov	r5, #0
   17618:	ldr	r0, [r3, r5]
   1761c:	cmp	r0, #0
   17620:	beq	17638 <__printf_chk@plt+0x654c>
   17624:	ldr	r4, [r0, #12]
   17628:	bl	1c70c <_ZdlPv@@Base>
   1762c:	subs	r0, r4, #0
   17630:	bne	17624 <__printf_chk@plt+0x6538>
   17634:	ldr	r3, [r6, #8]
   17638:	add	r5, r5, #4
   1763c:	cmp	r5, r7
   17640:	bne	17618 <__printf_chk@plt+0x652c>
   17644:	cmp	r3, #0
   17648:	beq	17654 <__printf_chk@plt+0x6568>
   1764c:	mov	r0, r3
   17650:	bl	10f6c <_ZdaPv@plt>
   17654:	ldr	r0, [r6, #20]
   17658:	cmp	r0, #0
   1765c:	beq	17664 <__printf_chk@plt+0x6578>
   17660:	bl	10f6c <_ZdaPv@plt>
   17664:	ldr	r0, [r6, #24]
   17668:	cmp	r0, #0
   1766c:	beq	17698 <__printf_chk@plt+0x65ac>
   17670:	bl	10f6c <_ZdaPv@plt>
   17674:	b	17698 <__printf_chk@plt+0x65ac>
   17678:	ldr	r3, [r4, #8]
   1767c:	ldr	r2, [r4]
   17680:	subs	r0, r3, #0
   17684:	str	r2, [r6, #64]	; 0x40
   17688:	beq	17690 <__printf_chk@plt+0x65a4>
   1768c:	bl	10f6c <_ZdaPv@plt>
   17690:	mov	r0, r4
   17694:	bl	1c70c <_ZdlPv@@Base>
   17698:	ldr	r4, [r6, #64]	; 0x40
   1769c:	cmp	r4, #0
   176a0:	bne	17678 <__printf_chk@plt+0x658c>
   176a4:	mov	r0, r6
   176a8:	pop	{r4, r5, r6, r7, r8, pc}
   176ac:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   176b0:	ldrdeq	r0, [r0], -ip
   176b4:	push	{r4, lr}
   176b8:	mov	r4, r0
   176bc:	bl	17594 <__printf_chk@plt+0x64a8>
   176c0:	mov	r0, r4
   176c4:	bl	1c70c <_ZdlPv@@Base>
   176c8:	mov	r0, r4
   176cc:	pop	{r4, pc}
   176d0:	cmp	r1, #0
   176d4:	cmpge	r2, #0
   176d8:	push	{r4, r5, r6, r7, r8, lr}
   176dc:	mov	r4, r1
   176e0:	mov	r5, r0
   176e4:	mov	r7, r2
   176e8:	ble	17760 <__printf_chk@plt+0x6674>
   176ec:	cmp	r4, #0
   176f0:	beq	17758 <__printf_chk@plt+0x666c>
   176f4:	add	r6, r7, r7, lsr #31
   176f8:	cmp	r5, #0
   176fc:	asr	r6, r6, #1
   17700:	blt	1772c <__printf_chk@plt+0x6640>
   17704:	mvn	r0, #-2147483648	; 0x80000000
   17708:	sub	r0, r0, r6
   1770c:	mov	r1, r4
   17710:	bl	10fc0 <__aeabi_idiv@plt>
   17714:	cmp	r0, r5
   17718:	blt	17770 <__printf_chk@plt+0x6684>
   1771c:	mov	r1, r7
   17720:	mla	r0, r5, r4, r6
   17724:	bl	10fc0 <__aeabi_idiv@plt>
   17728:	pop	{r4, r5, r6, r7, r8, pc}
   1772c:	mov	r1, r4
   17730:	rsb	r0, r6, #-2147483648	; 0x80000000
   17734:	bl	10fa8 <__aeabi_uidiv@plt>
   17738:	rsb	r3, r5, #0
   1773c:	cmp	r3, r0
   17740:	bhi	177a4 <__printf_chk@plt+0x66b8>
   17744:	mul	r0, r5, r4
   17748:	mov	r1, r7
   1774c:	sub	r0, r0, r6
   17750:	bl	10fc0 <__aeabi_idiv@plt>
   17754:	pop	{r4, r5, r6, r7, r8, pc}
   17758:	mov	r0, r4
   1775c:	pop	{r4, r5, r6, r7, r8, pc}
   17760:	ldr	r1, [pc, #120]	; 177e0 <__printf_chk@plt+0x66f4>
   17764:	mov	r0, #234	; 0xea
   17768:	bl	16250 <__printf_chk@plt+0x5164>
   1776c:	b	176ec <__printf_chk@plt+0x6600>
   17770:	vmov	s15, r5
   17774:	vldr	d3, [pc, #92]	; 177d8 <__printf_chk@plt+0x66ec>
   17778:	vcvt.f64.s32	d5, s15
   1777c:	vmov	s15, r4
   17780:	vcvt.f64.s32	d6, s15
   17784:	vmov	s15, r7
   17788:	vcvt.f64.s32	d4, s15
   1778c:	vmul.f64	d6, d5, d6
   17790:	vdiv.f64	d7, d6, d4
   17794:	vadd.f64	d7, d7, d3
   17798:	vcvt.s32.f64	s15, d7
   1779c:	vmov	r0, s15
   177a0:	pop	{r4, r5, r6, r7, r8, pc}
   177a4:	vmov	s15, r5
   177a8:	vldr	d3, [pc, #40]	; 177d8 <__printf_chk@plt+0x66ec>
   177ac:	vcvt.f64.s32	d5, s15
   177b0:	vmov	s15, r4
   177b4:	vcvt.f64.s32	d6, s15
   177b8:	vmov	s15, r7
   177bc:	vcvt.f64.s32	d4, s15
   177c0:	vmul.f64	d6, d5, d6
   177c4:	vdiv.f64	d7, d6, d4
   177c8:	vsub.f64	d7, d7, d3
   177cc:	vcvt.s32.f64	s15, d7
   177d0:	vmov	r0, s15
   177d4:	pop	{r4, r5, r6, r7, r8, pc}
   177d8:	andeq	r0, r0, r0
   177dc:	svccc	0x00e00000
   177e0:	andeq	r0, r2, r4
   177e4:	cmp	r2, #0
   177e8:	cmpgt	r3, #0
   177ec:	push	{r4, r5, lr}
   177f0:	mov	r4, r1
   177f4:	movgt	r1, #1
   177f8:	movle	r1, #0
   177fc:	sub	sp, sp, #12
   17800:	cmp	r4, #0
   17804:	movlt	r1, #0
   17808:	andge	r1, r1, #1
   1780c:	cmp	r1, #0
   17810:	mov	r5, r0
   17814:	strd	r2, [sp]
   17818:	bne	17828 <__printf_chk@plt+0x673c>
   1781c:	ldr	r1, [pc, #124]	; 178a0 <__printf_chk@plt+0x67b4>
   17820:	mov	r0, #252	; 0xfc
   17824:	bl	16250 <__printf_chk@plt+0x5164>
   17828:	cmp	r4, #0
   1782c:	streq	r4, [sp]
   17830:	beq	17880 <__printf_chk@plt+0x6794>
   17834:	vmov	s15, r5
   17838:	vldr	s11, [sp]
   1783c:	vldr	s9, [sp, #4]
   17840:	vldr	d2, [pc, #72]	; 17890 <__printf_chk@plt+0x67a4>
   17844:	vcvt.f64.s32	d6, s15
   17848:	vmov	s15, r4
   1784c:	vcvt.f64.s32	d5, s11
   17850:	vcvt.f64.s32	d4, s9
   17854:	cmp	r5, #0
   17858:	vcvt.f64.s32	d7, s15
   1785c:	vdiv.f64	d3, d4, d2
   17860:	vmul.f64	d7, d6, d7
   17864:	vdiv.f64	d6, d7, d5
   17868:	vldr	d7, [pc, #40]	; 17898 <__printf_chk@plt+0x67ac>
   1786c:	vmul.f64	d6, d6, d3
   17870:	vaddge.f64	d6, d6, d7
   17874:	vsublt.f64	d6, d6, d7
   17878:	vcvt.s32.f64	s15, d6
   1787c:	vstr	s15, [sp]
   17880:	ldr	r0, [sp]
   17884:	add	sp, sp, #12
   17888:	pop	{r4, r5, pc}
   1788c:	nop			; (mov r0, r0)
   17890:	andeq	r0, r0, r0
   17894:	addmi	r4, pc, r0
   17898:	andeq	r0, r0, r0
   1789c:	svccc	0x00e00000
   178a0:	andeq	r0, r2, r4
   178a4:	push	{r4, r5, r6, lr}
   178a8:	mov	r4, r0
   178ac:	ldrb	r3, [r0]
   178b0:	ldr	r5, [pc, #112]	; 17928 <__printf_chk@plt+0x683c>
   178b4:	ldrb	r3, [r5, r3]
   178b8:	cmp	r3, #0
   178bc:	beq	178d0 <__printf_chk@plt+0x67e4>
   178c0:	ldrb	r3, [r4, #1]!
   178c4:	ldrb	r3, [r5, r3]
   178c8:	cmp	r3, #0
   178cc:	bne	178c0 <__printf_chk@plt+0x67d4>
   178d0:	mov	r0, r4
   178d4:	bl	11008 <strlen@plt>
   178d8:	add	r1, r4, r0
   178dc:	cmp	r1, r4
   178e0:	bls	17918 <__printf_chk@plt+0x682c>
   178e4:	ldrb	r3, [r1, #-1]
   178e8:	ldrb	r3, [r5, r3]
   178ec:	cmp	r3, #0
   178f0:	beq	17918 <__printf_chk@plt+0x682c>
   178f4:	sub	r3, r1, #1
   178f8:	b	1790c <__printf_chk@plt+0x6820>
   178fc:	ldrb	r2, [r3, #-1]!
   17900:	ldrb	r2, [r5, r2]
   17904:	cmp	r2, #0
   17908:	beq	17918 <__printf_chk@plt+0x682c>
   1790c:	cmp	r4, r3
   17910:	mov	r1, r3
   17914:	bne	178fc <__printf_chk@plt+0x6810>
   17918:	mov	r3, #0
   1791c:	mov	r0, r4
   17920:	strb	r3, [r1]
   17924:	pop	{r4, r5, r6, pc}
   17928:	andeq	r6, r3, r8, asr #8
   1792c:	push	{lr}		; (str lr, [sp, #-4]!)
   17930:	sub	sp, sp, #12
   17934:	mov	ip, r0
   17938:	ldr	lr, [sp, #16]
   1793c:	str	r3, [sp]
   17940:	mov	r3, r2
   17944:	ldr	r0, [r0, #4]
   17948:	mov	r2, r1
   1794c:	str	lr, [sp, #4]
   17950:	ldr	r1, [ip, #8]
   17954:	bl	174e0 <__printf_chk@plt+0x63f4>
   17958:	add	sp, sp, #12
   1795c:	pop	{pc}		; (ldr pc, [sp], #4)
   17960:	mov	ip, #0
   17964:	push	{lr}		; (str lr, [sp, #-4]!)
   17968:	mov	lr, #1
   1796c:	stm	r0, {r1, r2}
   17970:	str	lr, [r0, #16]
   17974:	str	ip, [r0, #8]
   17978:	str	ip, [r0, #12]
   1797c:	str	ip, [r0, #20]
   17980:	str	ip, [r0, #24]
   17984:	pop	{pc}		; (ldr pc, [sp], #4)
   17988:	push	{r4, lr}
   1798c:	mov	r4, r0
   17990:	ldr	r0, [r0, #24]
   17994:	cmp	r0, #0
   17998:	beq	179a0 <__printf_chk@plt+0x68b4>
   1799c:	bl	10f6c <_ZdaPv@plt>
   179a0:	ldr	r0, [r4, #4]
   179a4:	bl	10e88 <free@plt>
   179a8:	ldr	r0, [r4]
   179ac:	cmp	r0, #0
   179b0:	beq	179b8 <__printf_chk@plt+0x68cc>
   179b4:	bl	11020 <fclose@plt>
   179b8:	mov	r0, r4
   179bc:	pop	{r4, pc}
   179c0:	ldr	r2, [pc, #436]	; 17b7c <__printf_chk@plt+0x6a90>
   179c4:	ldr	r3, [r0]
   179c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179cc:	sub	sp, sp, #36	; 0x24
   179d0:	ldr	r2, [r2]
   179d4:	cmp	r3, #0
   179d8:	str	r2, [sp, #28]
   179dc:	beq	17b34 <__printf_chk@plt+0x6a48>
   179e0:	ldr	r2, [r0, #24]
   179e4:	mov	r5, r0
   179e8:	cmp	r2, #0
   179ec:	beq	17b5c <__printf_chk@plt+0x6a70>
   179f0:	ldr	r9, [pc, #392]	; 17b80 <__printf_chk@plt+0x6a94>
   179f4:	ldr	fp, [pc, #392]	; 17b84 <__printf_chk@plt+0x6a98>
   179f8:	ldr	r8, [pc, #392]	; 17b88 <__printf_chk@plt+0x6a9c>
   179fc:	mov	r0, r3
   17a00:	mov	r6, #0
   17a04:	b	17a38 <__printf_chk@plt+0x694c>
   17a08:	ldrb	r3, [r9, r0]
   17a0c:	cmp	r3, #0
   17a10:	beq	17a50 <__printf_chk@plt+0x6964>
   17a14:	mov	r1, r0
   17a18:	add	r0, sp, #8
   17a1c:	bl	17054 <__printf_chk@plt+0x5f68>
   17a20:	ldr	r3, [r5, #20]
   17a24:	cmp	r3, #0
   17a28:	beq	17b10 <__printf_chk@plt+0x6a24>
   17a2c:	mov	r7, r6
   17a30:	ldr	r0, [r5]
   17a34:	mov	r6, r7
   17a38:	bl	10f60 <getc@plt>
   17a3c:	cmn	r0, #1
   17a40:	mov	r4, r0
   17a44:	beq	17b2c <__printf_chk@plt+0x6a40>
   17a48:	cmp	r0, #0
   17a4c:	bge	17a08 <__printf_chk@plt+0x691c>
   17a50:	ldr	r0, [r5, #12]
   17a54:	add	r7, r6, #1
   17a58:	cmp	r7, r0
   17a5c:	ldr	sl, [r5, #24]
   17a60:	bge	17adc <__printf_chk@plt+0x69f0>
   17a64:	cmp	r4, #10
   17a68:	strb	r4, [sl, r6]
   17a6c:	bne	17a30 <__printf_chk@plt+0x6944>
   17a70:	mov	r6, r7
   17a74:	ldr	r3, [r5, #24]
   17a78:	mov	r2, #0
   17a7c:	strb	r2, [r3, r6]
   17a80:	ldr	r3, [r5, #8]
   17a84:	ldr	r2, [r5, #24]
   17a88:	add	r3, r3, #1
   17a8c:	str	r3, [r5, #8]
   17a90:	ldrb	r3, [r2]
   17a94:	ldrb	r1, [r8, r3]
   17a98:	cmp	r1, #0
   17a9c:	beq	17ab0 <__printf_chk@plt+0x69c4>
   17aa0:	ldrb	r3, [r2, #1]!
   17aa4:	ldrb	r1, [r8, r3]
   17aa8:	cmp	r1, #0
   17aac:	bne	17aa0 <__printf_chk@plt+0x69b4>
   17ab0:	cmp	r3, #0
   17ab4:	beq	17ad4 <__printf_chk@plt+0x69e8>
   17ab8:	ldr	r2, [r5, #16]
   17abc:	subs	r3, r3, #35	; 0x23
   17ac0:	movne	r3, #1
   17ac4:	cmp	r2, #0
   17ac8:	moveq	r3, #1
   17acc:	cmp	r3, #0
   17ad0:	bne	17b54 <__printf_chk@plt+0x6a68>
   17ad4:	ldr	r0, [r5]
   17ad8:	b	17a00 <__printf_chk@plt+0x6914>
   17adc:	lsl	r0, r0, #1
   17ae0:	bl	10ed0 <_Znaj@plt>
   17ae4:	mov	r1, sl
   17ae8:	ldr	r2, [r5, #12]
   17aec:	str	r0, [r5, #24]
   17af0:	bl	10fe4 <memcpy@plt>
   17af4:	mov	r0, sl
   17af8:	bl	10f6c <_ZdaPv@plt>
   17afc:	ldr	r3, [r5, #12]
   17b00:	ldr	sl, [r5, #24]
   17b04:	lsl	r3, r3, #1
   17b08:	str	r3, [r5, #12]
   17b0c:	b	17a64 <__printf_chk@plt+0x6978>
   17b10:	str	fp, [sp]
   17b14:	add	r2, sp, #8
   17b18:	ldr	r3, [pc, #100]	; 17b84 <__printf_chk@plt+0x6a98>
   17b1c:	ldr	r1, [pc, #104]	; 17b8c <__printf_chk@plt+0x6aa0>
   17b20:	mov	r0, r5
   17b24:	bl	1792c <__printf_chk@plt+0x6840>
   17b28:	b	17a2c <__printf_chk@plt+0x6940>
   17b2c:	cmp	r6, #0
   17b30:	bne	17a74 <__printf_chk@plt+0x6988>
   17b34:	mov	r0, #0
   17b38:	ldr	r3, [pc, #60]	; 17b7c <__printf_chk@plt+0x6a90>
   17b3c:	ldr	r2, [sp, #28]
   17b40:	ldr	r3, [r3]
   17b44:	cmp	r2, r3
   17b48:	bne	17b78 <__printf_chk@plt+0x6a8c>
   17b4c:	add	sp, sp, #36	; 0x24
   17b50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b54:	mov	r0, #1
   17b58:	b	17b38 <__printf_chk@plt+0x6a4c>
   17b5c:	mov	r0, #128	; 0x80
   17b60:	bl	10ed0 <_Znaj@plt>
   17b64:	mov	r2, #128	; 0x80
   17b68:	ldr	r3, [r5]
   17b6c:	str	r2, [r5, #12]
   17b70:	str	r0, [r5, #24]
   17b74:	b	179f0 <__printf_chk@plt+0x6904>
   17b78:	bl	10f30 <__stack_chk_fail@plt>
   17b7c:	andeq	r2, r3, r0, lsr #27
   17b80:			; <UNDEFINED> instruction: 0x00033dbc
   17b84:	andeq	r6, r3, r8, asr #20
   17b88:	andeq	r6, r3, r8, asr #8
   17b8c:	andeq	r0, r2, r8, lsr #32
   17b90:	ldr	ip, [r0, #20]
   17b94:	cmp	ip, #0
   17b98:	bxne	lr
   17b9c:	b	1792c <__printf_chk@plt+0x6840>
   17ba0:	push	{r4, r5, lr}
   17ba4:	sub	sp, sp, #20
   17ba8:	ldr	r5, [pc, #336]	; 17d00 <__printf_chk@plt+0x6c14>
   17bac:	ldr	r3, [r5]
   17bb0:	str	r3, [sp, #12]
   17bb4:	bl	1c694 <__printf_chk@plt+0xb5a8>
   17bb8:	subs	r4, r0, #0
   17bbc:	beq	17cf4 <__printf_chk@plt+0x6c08>
   17bc0:	ldrb	r3, [r4]
   17bc4:	cmp	r3, #99	; 0x63
   17bc8:	bne	17bd8 <__printf_chk@plt+0x6aec>
   17bcc:	ldrb	r3, [r4, #1]
   17bd0:	cmp	r3, #104	; 0x68
   17bd4:	beq	17c64 <__printf_chk@plt+0x6b78>
   17bd8:	mov	r0, r4
   17bdc:	bl	1d590 <_ZdlPv@@Base+0xe84>
   17be0:	cmp	r0, #0
   17be4:	beq	17c10 <__printf_chk@plt+0x6b24>
   17be8:	add	r0, r4, #1
   17bec:	mov	r2, #16
   17bf0:	add	r1, sp, #4
   17bf4:	bl	10e7c <strtol@plt>
   17bf8:	ldr	r2, [sp, #12]
   17bfc:	ldr	r3, [r5]
   17c00:	cmp	r2, r3
   17c04:	bne	17cfc <__printf_chk@plt+0x6c10>
   17c08:	add	sp, sp, #20
   17c0c:	pop	{r4, r5, pc}
   17c10:	mov	r3, #92	; 0x5c
   17c14:	strb	r0, [sp, #10]
   17c18:	strh	r3, [sp, #8]
   17c1c:	ldrb	r3, [r4, #1]
   17c20:	cmp	r3, #0
   17c24:	ldrbeq	r3, [r4]
   17c28:	addeq	r4, sp, #8
   17c2c:	mov	r0, r4
   17c30:	strbeq	r3, [sp, #9]
   17c34:	bl	1ba64 <__printf_chk@plt+0xa978>
   17c38:	subs	r4, r0, #0
   17c3c:	beq	17cf4 <__printf_chk@plt+0x6c08>
   17c40:	mov	r1, #95	; 0x5f
   17c44:	bl	110e0 <strchr@plt>
   17c48:	cmp	r0, #0
   17c4c:	bne	17cf4 <__printf_chk@plt+0x6c08>
   17c50:	mov	r0, r4
   17c54:	mov	r2, #16
   17c58:	add	r1, sp, #4
   17c5c:	bl	10e7c <strtol@plt>
   17c60:	b	17bf8 <__printf_chk@plt+0x6b0c>
   17c64:	ldrb	r3, [r4, #2]
   17c68:	cmp	r3, #97	; 0x61
   17c6c:	bne	17bd8 <__printf_chk@plt+0x6aec>
   17c70:	ldrb	r3, [r4, #3]
   17c74:	cmp	r3, #114	; 0x72
   17c78:	bne	17bd8 <__printf_chk@plt+0x6aec>
   17c7c:	ldrb	r0, [r4, #4]
   17c80:	sub	r0, r0, #48	; 0x30
   17c84:	uxtb	r3, r0
   17c88:	cmp	r3, #9
   17c8c:	bhi	17bd8 <__printf_chk@plt+0x6aec>
   17c90:	ldrb	r3, [r4, #5]
   17c94:	cmp	r3, #0
   17c98:	beq	17bf8 <__printf_chk@plt+0x6b0c>
   17c9c:	cmp	r0, #0
   17ca0:	beq	17bd8 <__printf_chk@plt+0x6aec>
   17ca4:	sub	r3, r3, #48	; 0x30
   17ca8:	uxtb	r2, r3
   17cac:	cmp	r2, #9
   17cb0:	bhi	17bd8 <__printf_chk@plt+0x6aec>
   17cb4:	ldrb	r2, [r4, #6]
   17cb8:	add	r0, r0, r0, lsl #2
   17cbc:	cmp	r2, #0
   17cc0:	add	r0, r3, r0, lsl #1
   17cc4:	beq	17bf8 <__printf_chk@plt+0x6b0c>
   17cc8:	sub	r3, r2, #48	; 0x30
   17ccc:	uxtb	r2, r3
   17cd0:	cmp	r2, #9
   17cd4:	bhi	17bd8 <__printf_chk@plt+0x6aec>
   17cd8:	mov	r1, #10
   17cdc:	ldrb	r2, [r4, #7]
   17ce0:	mla	r0, r1, r0, r3
   17ce4:	cmp	r0, #127	; 0x7f
   17ce8:	cmple	r2, #0
   17cec:	bne	17bd8 <__printf_chk@plt+0x6aec>
   17cf0:	b	17bf8 <__printf_chk@plt+0x6b0c>
   17cf4:	mvn	r0, #0
   17cf8:	b	17bf8 <__printf_chk@plt+0x6b0c>
   17cfc:	bl	10f30 <__stack_chk_fail@plt>
   17d00:	andeq	r2, r3, r0, lsr #27
   17d04:	ldr	r3, [pc, #108]	; 17d78 <__printf_chk@plt+0x6c8c>
   17d08:	push	{r4, r5, r6, lr}
   17d0c:	mov	r5, #0
   17d10:	mov	r4, r0
   17d14:	stm	r0, {r3, r5}
   17d18:	str	r5, [r0, #8]
   17d1c:	str	r5, [r0, #12]
   17d20:	str	r5, [r0, #16]
   17d24:	str	r5, [r0, #44]	; 0x2c
   17d28:	str	r5, [r0, #48]	; 0x30
   17d2c:	str	r5, [r0, #52]	; 0x34
   17d30:	str	r5, [r0, #56]	; 0x38
   17d34:	str	r5, [r0, #60]	; 0x3c
   17d38:	str	r5, [r0, #64]	; 0x40
   17d3c:	mov	r0, r1
   17d40:	mov	r6, r1
   17d44:	bl	11008 <strlen@plt>
   17d48:	add	r0, r0, #1
   17d4c:	bl	10ed0 <_Znaj@plt>
   17d50:	mov	r1, r6
   17d54:	str	r0, [r4, #20]
   17d58:	bl	10f0c <strcpy@plt>
   17d5c:	mov	r2, #0
   17d60:	mov	r3, #0
   17d64:	str	r5, [r4, #24]
   17d68:	str	r5, [r4, #40]	; 0x28
   17d6c:	mov	r0, r4
   17d70:	strd	r2, [r4, #32]
   17d74:	pop	{r4, r5, r6, pc}
   17d78:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   17d7c:	sub	r1, r1, #80	; 0x50
   17d80:	mov	r3, r0
   17d84:	cmp	r1, #32
   17d88:	ldrls	pc, [pc, r1, lsl #2]
   17d8c:	b	17e44 <__printf_chk@plt+0x6d58>
   17d90:	andeq	r7, r1, ip, lsr #28
   17d94:	andeq	r7, r1, r4, asr #28
   17d98:	andeq	r7, r1, r4, asr #28
   17d9c:	andeq	r7, r1, r4, asr #28
   17da0:	andeq	r7, r1, r4, asr #28
   17da4:	andeq	r7, r1, r4, asr #28
   17da8:	andeq	r7, r1, r4, asr #28
   17dac:	andeq	r7, r1, r4, asr #28
   17db0:	andeq	r7, r1, r4, asr #28
   17db4:	andeq	r7, r1, r4, asr #28
   17db8:	andeq	r7, r1, r4, asr #28
   17dbc:	andeq	r7, r1, r4, asr #28
   17dc0:	andeq	r7, r1, r4, asr #28
   17dc4:	andeq	r7, r1, r4, asr #28
   17dc8:	andeq	r7, r1, r4, asr #28
   17dcc:	andeq	r7, r1, r4, asr #28
   17dd0:	andeq	r7, r1, r4, asr #28
   17dd4:	andeq	r7, r1, r4, asr #28
   17dd8:	andeq	r7, r1, r4, asr #28
   17ddc:	andeq	r7, r1, r4, lsl lr
   17de0:	andeq	r7, r1, r4, asr #28
   17de4:	andeq	r7, r1, r4, asr #28
   17de8:	andeq	r7, r1, r4, asr #28
   17dec:	andeq	r7, r1, r4, asr #28
   17df0:	andeq	r7, r1, r4, asr #28
   17df4:	andeq	r7, r1, ip, lsr lr
   17df8:	andeq	r7, r1, r4, asr #28
   17dfc:	andeq	r7, r1, r4, asr #28
   17e00:	andeq	r7, r1, r4, asr #28
   17e04:	andeq	r7, r1, r4, asr #28
   17e08:	andeq	r7, r1, r4, asr #28
   17e0c:	andeq	r7, r1, r4, asr #28
   17e10:	andeq	r7, r1, r4, lsr lr
   17e14:	vldr	d7, [pc, #68]	; 17e60 <__printf_chk@plt+0x6d74>
   17e18:	vldr	d5, [r3]
   17e1c:	mov	r0, #1
   17e20:	vdiv.f64	d6, d5, d7
   17e24:	vstr	d6, [r3]
   17e28:	bx	lr
   17e2c:	vldr	d7, [pc, #52]	; 17e68 <__printf_chk@plt+0x6d7c>
   17e30:	b	17e18 <__printf_chk@plt+0x6d2c>
   17e34:	vldr	d7, [pc, #52]	; 17e70 <__printf_chk@plt+0x6d84>
   17e38:	b	17e18 <__printf_chk@plt+0x6d2c>
   17e3c:	vldr	d7, [pc, #52]	; 17e78 <__printf_chk@plt+0x6d8c>
   17e40:	b	17e18 <__printf_chk@plt+0x6d2c>
   17e44:	push	{r4, lr}
   17e48:	ldr	r1, [pc, #48]	; 17e80 <__printf_chk@plt+0x6d94>
   17e4c:	ldr	r0, [pc, #48]	; 17e84 <__printf_chk@plt+0x6d98>
   17e50:	bl	16250 <__printf_chk@plt+0x5164>
   17e54:	mov	r0, #0
   17e58:	pop	{r4, pc}
   17e5c:	nop			; (mov r0, r0)
   17e60:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   17e64:	andmi	r5, r4, fp, ror #3
   17e68:	andeq	r0, r0, r0
   17e6c:	andsmi	r0, r8, r0
   17e70:	andeq	r0, r0, r0
   17e74:	subsmi	r0, r2, r0
   17e78:	andeq	r0, r0, r0
   17e7c:	svccc	0x00f00000	; IMB
   17e80:	andeq	r0, r2, r4
   17e84:	andeq	r0, r0, pc, lsl r1
   17e88:	push	{r4, r5, r6, lr}
   17e8c:	mov	r6, r1
   17e90:	ldr	r4, [r1]
   17e94:	mov	r5, r0
   17e98:	cmp	r4, #0
   17e9c:	blt	17ef4 <__printf_chk@plt+0x6e08>
   17ea0:	ldr	r3, [r5, #48]	; 0x30
   17ea4:	cmp	r3, r4
   17ea8:	ble	17ebc <__printf_chk@plt+0x6dd0>
   17eac:	ldr	r3, [r5, #44]	; 0x2c
   17eb0:	ldr	r3, [r3, r4, lsl #2]
   17eb4:	cmp	r3, #0
   17eb8:	bge	17eec <__printf_chk@plt+0x6e00>
   17ebc:	ldr	r3, [pc, #64]	; 17f04 <__printf_chk@plt+0x6e18>
   17ec0:	ldr	r0, [r3]
   17ec4:	cmp	r0, #0
   17ec8:	popeq	{r4, r5, r6, pc}
   17ecc:	mov	r0, r6
   17ed0:	bl	17ba0 <__printf_chk@plt+0x6ab4>
   17ed4:	cmp	r0, #0
   17ed8:	bge	17eec <__printf_chk@plt+0x6e00>
   17edc:	ldr	r0, [r6, #4]
   17ee0:	mvn	r0, r0
   17ee4:	lsr	r0, r0, #31
   17ee8:	pop	{r4, r5, r6, pc}
   17eec:	mov	r0, #1
   17ef0:	pop	{r4, r5, r6, pc}
   17ef4:	ldr	r1, [pc, #12]	; 17f08 <__printf_chk@plt+0x6e1c>
   17ef8:	ldr	r0, [pc, #12]	; 17f0c <__printf_chk@plt+0x6e20>
   17efc:	bl	16250 <__printf_chk@plt+0x5164>
   17f00:	b	17ea0 <__printf_chk@plt+0x6db4>
   17f04:	andeq	r6, r3, r0, lsl #21
   17f08:	andeq	r0, r2, r4
   17f0c:	andeq	r0, r0, r2, lsr r1
   17f10:	ldr	r0, [r0, #16]
   17f14:	bx	lr
   17f18:	cmn	r2, #-536870910	; 0xe0000002
   17f1c:	push	{r4, r5, r6, lr}
   17f20:	mov	r5, r0
   17f24:	str	r3, [r0]
   17f28:	str	r1, [r0, #4]
   17f2c:	lslls	r0, r2, #2
   17f30:	mvnhi	r0, #0
   17f34:	mov	r4, r2
   17f38:	bl	10ed0 <_Znaj@plt>
   17f3c:	cmp	r4, #0
   17f40:	str	r0, [r5, #8]
   17f44:	ble	17f64 <__printf_chk@plt+0x6e78>
   17f48:	add	r2, r0, r4, lsl #2
   17f4c:	sub	r2, r2, #4
   17f50:	sub	r0, r0, #4
   17f54:	mvn	r3, #0
   17f58:	str	r3, [r0, #4]!
   17f5c:	cmp	r0, r2
   17f60:	bne	17f58 <__printf_chk@plt+0x6e6c>
   17f64:	mov	r0, r5
   17f68:	pop	{r4, r5, r6, pc}
   17f6c:	push	{r4, lr}
   17f70:	mov	r4, r0
   17f74:	ldr	r0, [r0, #8]
   17f78:	cmp	r0, #0
   17f7c:	beq	17f84 <__printf_chk@plt+0x6e98>
   17f80:	bl	10f6c <_ZdaPv@plt>
   17f84:	mov	r0, r4
   17f88:	pop	{r4, pc}
   17f8c:	push	{r4, r5, r6, lr}
   17f90:	mov	r5, r0
   17f94:	ldr	r4, [r1]
   17f98:	mov	r6, r2
   17f9c:	cmp	r4, #0
   17fa0:	blt	18010 <__printf_chk@plt+0x6f24>
   17fa4:	ldr	r3, [r5, #48]	; 0x30
   17fa8:	cmp	r3, r4
   17fac:	ble	17fc0 <__printf_chk@plt+0x6ed4>
   17fb0:	ldr	r3, [r5, #44]	; 0x2c
   17fb4:	ldr	r3, [r3, r4, lsl #2]
   17fb8:	cmp	r3, #0
   17fbc:	bge	17fd8 <__printf_chk@plt+0x6eec>
   17fc0:	ldr	r3, [pc, #104]	; 18030 <__printf_chk@plt+0x6f44>
   17fc4:	ldr	r3, [r3]
   17fc8:	cmp	r3, #0
   17fcc:	beq	1802c <__printf_chk@plt+0x6f40>
   17fd0:	mov	r0, #0
   17fd4:	pop	{r4, r5, r6, pc}
   17fd8:	add	r2, r3, r3, lsl #3
   17fdc:	ldr	r1, [r5, #52]	; 0x34
   17fe0:	ldr	r3, [r5, #40]	; 0x28
   17fe4:	ldr	ip, [pc, #72]	; 18034 <__printf_chk@plt+0x6f48>
   17fe8:	add	r2, r1, r2, lsl #2
   17fec:	cmp	r3, #0
   17ff0:	ldr	r0, [r2, #12]
   17ff4:	ldr	r2, [ip]
   17ff8:	bne	18020 <__printf_chk@plt+0x6f34>
   17ffc:	cmp	r6, r2
   18000:	popeq	{r4, r5, r6, pc}
   18004:	mov	r1, r6
   18008:	pop	{r4, r5, r6, lr}
   1800c:	b	176d0 <__printf_chk@plt+0x65e4>
   18010:	ldr	r1, [pc, #32]	; 18038 <__printf_chk@plt+0x6f4c>
   18014:	mov	r0, #400	; 0x190
   18018:	bl	16250 <__printf_chk@plt+0x5164>
   1801c:	b	17fa4 <__printf_chk@plt+0x6eb8>
   18020:	mov	r1, r6
   18024:	pop	{r4, r5, r6, lr}
   18028:	b	177e4 <__printf_chk@plt+0x66f8>
   1802c:	bl	10edc <abort@plt>
   18030:	andeq	r6, r3, r0, lsl #21
   18034:	andeq	r6, r3, r8, lsr #21
   18038:	andeq	r0, r2, r4
   1803c:	push	{r4, lr}
   18040:	vpush	{d8}
   18044:	mov	r4, r0
   18048:	vmov	s16, r3
   1804c:	bl	17f8c <__printf_chk@plt+0x6ea0>
   18050:	vldr	d5, [r4, #32]
   18054:	vldr	d6, [pc, #52]	; 18090 <__printf_chk@plt+0x6fa4>
   18058:	vcvt.f64.s32	d7, s16
   1805c:	vldr	d0, [pc, #52]	; 18098 <__printf_chk@plt+0x6fac>
   18060:	vadd.f64	d7, d7, d5
   18064:	vmul.f64	d7, d7, d6
   18068:	vdiv.f64	d0, d7, d0
   1806c:	vmov	s17, r0
   18070:	bl	10ff0 <tan@plt>
   18074:	vldr	d7, [pc, #36]	; 180a0 <__printf_chk@plt+0x6fb4>
   18078:	vcvt.f64.s32	d6, s17
   1807c:	vpop	{d8}
   18080:	vmla.f64	d7, d6, d0
   18084:	vcvt.s32.f64	s15, d7
   18088:	vmov	r0, s15
   1808c:	pop	{r4, pc}
   18090:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   18094:	strdmi	r2, [r9], -fp
   18098:	andeq	r0, r0, r0
   1809c:	rsbmi	r8, r6, r0
   180a0:	andeq	r0, r0, r0
   180a4:	svccc	0x00e00000
   180a8:	push	{r4, r5, r6, lr}
   180ac:	mov	r5, r0
   180b0:	ldr	r4, [r1]
   180b4:	mov	r6, r2
   180b8:	cmp	r4, #0
   180bc:	blt	1812c <__printf_chk@plt+0x7040>
   180c0:	ldr	r3, [r5, #48]	; 0x30
   180c4:	cmp	r3, r4
   180c8:	ble	180dc <__printf_chk@plt+0x6ff0>
   180cc:	ldr	r3, [r5, #44]	; 0x2c
   180d0:	ldr	r3, [r3, r4, lsl #2]
   180d4:	cmp	r3, #0
   180d8:	bge	180f4 <__printf_chk@plt+0x7008>
   180dc:	ldr	r3, [pc, #104]	; 1814c <__printf_chk@plt+0x7060>
   180e0:	ldr	r3, [r3]
   180e4:	cmp	r3, #0
   180e8:	beq	18148 <__printf_chk@plt+0x705c>
   180ec:	mov	r0, #0
   180f0:	pop	{r4, r5, r6, pc}
   180f4:	add	r2, r3, r3, lsl #3
   180f8:	ldr	r1, [r5, #52]	; 0x34
   180fc:	ldr	r3, [r5, #40]	; 0x28
   18100:	ldr	ip, [pc, #72]	; 18150 <__printf_chk@plt+0x7064>
   18104:	add	r2, r1, r2, lsl #2
   18108:	cmp	r3, #0
   1810c:	ldr	r0, [r2, #16]
   18110:	ldr	r2, [ip]
   18114:	bne	1813c <__printf_chk@plt+0x7050>
   18118:	cmp	r6, r2
   1811c:	popeq	{r4, r5, r6, pc}
   18120:	mov	r1, r6
   18124:	pop	{r4, r5, r6, lr}
   18128:	b	176d0 <__printf_chk@plt+0x65e4>
   1812c:	ldr	r1, [pc, #32]	; 18154 <__printf_chk@plt+0x7068>
   18130:	ldr	r0, [pc, #32]	; 18158 <__printf_chk@plt+0x706c>
   18134:	bl	16250 <__printf_chk@plt+0x5164>
   18138:	b	180c0 <__printf_chk@plt+0x6fd4>
   1813c:	mov	r1, r6
   18140:	pop	{r4, r5, r6, lr}
   18144:	b	177e4 <__printf_chk@plt+0x66f8>
   18148:	bl	10edc <abort@plt>
   1814c:	andeq	r6, r3, r0, lsl #21
   18150:	andeq	r6, r3, r8, lsr #21
   18154:	andeq	r0, r2, r4
   18158:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   1815c:	push	{r4, r5, r6, lr}
   18160:	mov	r5, r0
   18164:	ldr	r4, [r1]
   18168:	mov	r6, r2
   1816c:	cmp	r4, #0
   18170:	blt	181e0 <__printf_chk@plt+0x70f4>
   18174:	ldr	r3, [r5, #48]	; 0x30
   18178:	cmp	r3, r4
   1817c:	ble	18190 <__printf_chk@plt+0x70a4>
   18180:	ldr	r3, [r5, #44]	; 0x2c
   18184:	ldr	r3, [r3, r4, lsl #2]
   18188:	cmp	r3, #0
   1818c:	bge	181a8 <__printf_chk@plt+0x70bc>
   18190:	ldr	r3, [pc, #104]	; 18200 <__printf_chk@plt+0x7114>
   18194:	ldr	r3, [r3]
   18198:	cmp	r3, #0
   1819c:	beq	181fc <__printf_chk@plt+0x7110>
   181a0:	mov	r0, #0
   181a4:	pop	{r4, r5, r6, pc}
   181a8:	add	r2, r3, r3, lsl #3
   181ac:	ldr	r1, [r5, #52]	; 0x34
   181b0:	ldr	r3, [r5, #40]	; 0x28
   181b4:	ldr	ip, [pc, #72]	; 18204 <__printf_chk@plt+0x7118>
   181b8:	add	r2, r1, r2, lsl #2
   181bc:	cmp	r3, #0
   181c0:	ldr	r0, [r2, #24]
   181c4:	ldr	r2, [ip]
   181c8:	bne	181f0 <__printf_chk@plt+0x7104>
   181cc:	cmp	r6, r2
   181d0:	popeq	{r4, r5, r6, pc}
   181d4:	mov	r1, r6
   181d8:	pop	{r4, r5, r6, lr}
   181dc:	b	176d0 <__printf_chk@plt+0x65e4>
   181e0:	ldr	r1, [pc, #32]	; 18208 <__printf_chk@plt+0x711c>
   181e4:	ldr	r0, [pc, #32]	; 1820c <__printf_chk@plt+0x7120>
   181e8:	bl	16250 <__printf_chk@plt+0x5164>
   181ec:	b	18174 <__printf_chk@plt+0x7088>
   181f0:	mov	r1, r6
   181f4:	pop	{r4, r5, r6, lr}
   181f8:	b	177e4 <__printf_chk@plt+0x66f8>
   181fc:	bl	10edc <abort@plt>
   18200:	andeq	r6, r3, r0, lsl #21
   18204:	andeq	r6, r3, r8, lsr #21
   18208:	andeq	r0, r2, r4
   1820c:	andeq	r0, r0, lr, lsr #3
   18210:	push	{r4, r5, r6, lr}
   18214:	mov	r5, r0
   18218:	ldr	r4, [r1]
   1821c:	mov	r6, r2
   18220:	cmp	r4, #0
   18224:	blt	18294 <__printf_chk@plt+0x71a8>
   18228:	ldr	r3, [r5, #48]	; 0x30
   1822c:	cmp	r3, r4
   18230:	ble	18244 <__printf_chk@plt+0x7158>
   18234:	ldr	r3, [r5, #44]	; 0x2c
   18238:	ldr	r3, [r3, r4, lsl #2]
   1823c:	cmp	r3, #0
   18240:	bge	1825c <__printf_chk@plt+0x7170>
   18244:	ldr	r3, [pc, #104]	; 182b4 <__printf_chk@plt+0x71c8>
   18248:	ldr	r3, [r3]
   1824c:	cmp	r3, #0
   18250:	beq	182b0 <__printf_chk@plt+0x71c4>
   18254:	mov	r0, #0
   18258:	pop	{r4, r5, r6, pc}
   1825c:	add	r2, r3, r3, lsl #3
   18260:	ldr	r1, [r5, #52]	; 0x34
   18264:	ldr	r3, [r5, #40]	; 0x28
   18268:	ldr	ip, [pc, #72]	; 182b8 <__printf_chk@plt+0x71cc>
   1826c:	add	r2, r1, r2, lsl #2
   18270:	cmp	r3, #0
   18274:	ldr	r0, [r2, #20]
   18278:	ldr	r2, [ip]
   1827c:	bne	182a4 <__printf_chk@plt+0x71b8>
   18280:	cmp	r6, r2
   18284:	popeq	{r4, r5, r6, pc}
   18288:	mov	r1, r6
   1828c:	pop	{r4, r5, r6, lr}
   18290:	b	176d0 <__printf_chk@plt+0x65e4>
   18294:	ldr	r1, [pc, #32]	; 182bc <__printf_chk@plt+0x71d0>
   18298:	ldr	r0, [pc, #32]	; 182c0 <__printf_chk@plt+0x71d4>
   1829c:	bl	16250 <__printf_chk@plt+0x5164>
   182a0:	b	18228 <__printf_chk@plt+0x713c>
   182a4:	mov	r1, r6
   182a8:	pop	{r4, r5, r6, lr}
   182ac:	b	177e4 <__printf_chk@plt+0x66f8>
   182b0:	bl	10edc <abort@plt>
   182b4:	andeq	r6, r3, r0, lsl #21
   182b8:	andeq	r6, r3, r8, lsr #21
   182bc:	andeq	r0, r2, r4
   182c0:			; <UNDEFINED> instruction: 0x000001bd
   182c4:	push	{r4, r5, r6, lr}
   182c8:	mov	r5, r0
   182cc:	ldr	r4, [r1]
   182d0:	mov	r6, r2
   182d4:	cmp	r4, #0
   182d8:	blt	18348 <__printf_chk@plt+0x725c>
   182dc:	ldr	r3, [r5, #48]	; 0x30
   182e0:	cmp	r3, r4
   182e4:	ble	182f8 <__printf_chk@plt+0x720c>
   182e8:	ldr	r3, [r5, #44]	; 0x2c
   182ec:	ldr	r3, [r3, r4, lsl #2]
   182f0:	cmp	r3, #0
   182f4:	bge	18310 <__printf_chk@plt+0x7224>
   182f8:	ldr	r3, [pc, #104]	; 18368 <__printf_chk@plt+0x727c>
   182fc:	ldr	r3, [r3]
   18300:	cmp	r3, #0
   18304:	beq	18364 <__printf_chk@plt+0x7278>
   18308:	mov	r0, #0
   1830c:	pop	{r4, r5, r6, pc}
   18310:	add	r2, r3, r3, lsl #3
   18314:	ldr	r1, [r5, #52]	; 0x34
   18318:	ldr	r3, [r5, #40]	; 0x28
   1831c:	ldr	ip, [pc, #72]	; 1836c <__printf_chk@plt+0x7280>
   18320:	add	r2, r1, r2, lsl #2
   18324:	cmp	r3, #0
   18328:	ldr	r0, [r2, #28]
   1832c:	ldr	r2, [ip]
   18330:	bne	18358 <__printf_chk@plt+0x726c>
   18334:	cmp	r6, r2
   18338:	popeq	{r4, r5, r6, pc}
   1833c:	mov	r1, r6
   18340:	pop	{r4, r5, r6, lr}
   18344:	b	176d0 <__printf_chk@plt+0x65e4>
   18348:	ldr	r1, [pc, #32]	; 18370 <__printf_chk@plt+0x7284>
   1834c:	mov	r0, #460	; 0x1cc
   18350:	bl	16250 <__printf_chk@plt+0x5164>
   18354:	b	182dc <__printf_chk@plt+0x71f0>
   18358:	mov	r1, r6
   1835c:	pop	{r4, r5, r6, lr}
   18360:	b	177e4 <__printf_chk@plt+0x66f8>
   18364:	bl	10edc <abort@plt>
   18368:	andeq	r6, r3, r0, lsl #21
   1836c:	andeq	r6, r3, r8, lsr #21
   18370:	andeq	r0, r2, r4
   18374:	push	{r4, r5, r6, lr}
   18378:	subs	r4, r1, #0
   1837c:	mov	r5, r0
   18380:	blt	18394 <__printf_chk@plt+0x72a8>
   18384:	cmp	r4, #1000	; 0x3e8
   18388:	moveq	r4, #0
   1838c:	str	r4, [r5, #40]	; 0x28
   18390:	pop	{r4, r5, r6, pc}
   18394:	ldr	r1, [pc, #12]	; 183a8 <__printf_chk@plt+0x72bc>
   18398:	ldr	r0, [pc, #12]	; 183ac <__printf_chk@plt+0x72c0>
   1839c:	bl	16250 <__printf_chk@plt+0x5164>
   183a0:	str	r4, [r5, #40]	; 0x28
   183a4:	pop	{r4, r5, r6, pc}
   183a8:	andeq	r0, r2, r4
   183ac:	ldrdeq	r0, [r0], -sl
   183b0:	ldr	r0, [r0, #40]	; 0x28
   183b4:	bx	lr
   183b8:	ldr	r3, [r0, #40]	; 0x28
   183bc:	ldr	r2, [pc, #28]	; 183e0 <__printf_chk@plt+0x72f4>
   183c0:	cmp	r3, #0
   183c4:	ldr	r0, [r0, #12]
   183c8:	ldr	r2, [r2]
   183cc:	bne	183dc <__printf_chk@plt+0x72f0>
   183d0:	cmp	r1, r2
   183d4:	bxeq	lr
   183d8:	b	176d0 <__printf_chk@plt+0x65e4>
   183dc:	b	177e4 <__printf_chk@plt+0x66f8>
   183e0:	andeq	r6, r3, r8, lsr #21
   183e4:	push	{lr}		; (str lr, [sp, #-4]!)
   183e8:	ldr	lr, [sp, #4]
   183ec:	stm	r0, {r1, r2, r3, lr}
   183f0:	pop	{pc}		; (ldr pc, [sp], #4)
   183f4:	push	{r4, r5, r6, r7, r8, lr}
   183f8:	mov	r6, r1
   183fc:	ldr	r5, [r0, #8]
   18400:	mov	r8, r2
   18404:	cmp	r5, #0
   18408:	mov	r7, r3
   1840c:	beq	18468 <__printf_chk@plt+0x737c>
   18410:	ldr	r3, [r6]
   18414:	ldr	ip, [r8]
   18418:	ldr	r4, [pc, #124]	; 1849c <__printf_chk@plt+0x73b0>
   1841c:	add	ip, ip, r3, lsl #10
   18420:	mov	r0, #16
   18424:	smull	r3, r4, r4, ip
   18428:	add	r3, r4, ip
   1842c:	asr	r4, ip, #31
   18430:	rsb	r4, r4, r3, asr #8
   18434:	rsb	r3, r4, r4, lsl #6
   18438:	rsb	r4, r4, r3, lsl #3
   1843c:	sub	ip, ip, r4
   18440:	eor	r4, ip, ip, asr #31
   18444:	sub	r4, r4, ip, asr #31
   18448:	bl	1c6bc <_Znwj@@Base>
   1844c:	ldr	r3, [r5, r4, lsl #2]
   18450:	str	r6, [r0]
   18454:	str	r3, [r0, #12]
   18458:	str	r8, [r0, #4]
   1845c:	str	r7, [r0, #8]
   18460:	str	r0, [r5, r4, lsl #2]
   18464:	pop	{r4, r5, r6, r7, r8, pc}
   18468:	mov	r4, r0
   1846c:	ldr	r0, [pc, #44]	; 184a0 <__printf_chk@plt+0x73b4>
   18470:	bl	10ed0 <_Znaj@plt>
   18474:	mov	lr, #0
   18478:	add	ip, r0, #2000	; 0x7d0
   1847c:	mov	r5, r0
   18480:	add	ip, ip, #8
   18484:	sub	r0, r0, #4
   18488:	str	r5, [r4, #8]
   1848c:	str	lr, [r0, #4]!
   18490:	cmp	ip, r0
   18494:	bne	1848c <__printf_chk@plt+0x73a0>
   18498:	b	18410 <__printf_chk@plt+0x7324>
   1849c:	subhi	r4, sl, #1552	; 0x610
   184a0:	ldrdeq	r0, [r0], -ip
   184a4:	ldr	ip, [r0, #8]
   184a8:	cmp	ip, #0
   184ac:	beq	18554 <__printf_chk@plt+0x7468>
   184b0:	push	{r4, r5, lr}
   184b4:	mov	lr, r3
   184b8:	ldr	r5, [r1]
   184bc:	ldr	r3, [r2]
   184c0:	ldr	r4, [pc, #160]	; 18568 <__printf_chk@plt+0x747c>
   184c4:	add	r3, r3, r5, lsl #10
   184c8:	smull	r5, r4, r4, r3
   184cc:	add	r5, r4, r3
   184d0:	asr	r4, r3, #31
   184d4:	rsb	r4, r4, r5, asr #8
   184d8:	rsb	r5, r4, r4, lsl #6
   184dc:	rsb	r4, r4, r5, lsl #3
   184e0:	sub	r3, r3, r4
   184e4:	cmp	r3, #0
   184e8:	rsblt	r3, r3, #0
   184ec:	ldr	ip, [ip, r3, lsl #2]
   184f0:	cmp	ip, #0
   184f4:	bne	18508 <__printf_chk@plt+0x741c>
   184f8:	b	1854c <__printf_chk@plt+0x7460>
   184fc:	ldr	ip, [ip, #12]
   18500:	cmp	ip, #0
   18504:	beq	1854c <__printf_chk@plt+0x7460>
   18508:	ldr	r3, [ip]
   1850c:	cmp	r3, r1
   18510:	bne	184fc <__printf_chk@plt+0x7410>
   18514:	ldr	r3, [ip, #4]
   18518:	cmp	r3, r2
   1851c:	bne	184fc <__printf_chk@plt+0x7410>
   18520:	ldr	r3, [r0, #40]	; 0x28
   18524:	ldr	r2, [pc, #64]	; 1856c <__printf_chk@plt+0x7480>
   18528:	cmp	r3, #0
   1852c:	ldr	r0, [ip, #8]
   18530:	ldr	r2, [r2]
   18534:	bne	1855c <__printf_chk@plt+0x7470>
   18538:	cmp	r2, lr
   1853c:	popeq	{r4, r5, pc}
   18540:	mov	r1, lr
   18544:	pop	{r4, r5, lr}
   18548:	b	176d0 <__printf_chk@plt+0x65e4>
   1854c:	mov	r0, ip
   18550:	pop	{r4, r5, pc}
   18554:	mov	r0, ip
   18558:	bx	lr
   1855c:	mov	r1, lr
   18560:	pop	{r4, r5, lr}
   18564:	b	177e4 <__printf_chk@plt+0x66f8>
   18568:	subhi	r4, sl, #1552	; 0x610
   1856c:	andeq	r6, r3, r8, lsr #21
   18570:	ldr	r0, [r0, #4]
   18574:	and	r0, r0, r1
   18578:	bx	lr
   1857c:	push	{r4, r5, r6, lr}
   18580:	mov	r5, r0
   18584:	ldr	r4, [r1]
   18588:	cmp	r4, #0
   1858c:	blt	185d4 <__printf_chk@plt+0x74e8>
   18590:	ldr	r3, [r5, #48]	; 0x30
   18594:	cmp	r3, r4
   18598:	ble	185ac <__printf_chk@plt+0x74c0>
   1859c:	ldr	r3, [r5, #44]	; 0x2c
   185a0:	ldr	r3, [r3, r4, lsl #2]
   185a4:	cmp	r3, #0
   185a8:	bge	185c4 <__printf_chk@plt+0x74d8>
   185ac:	ldr	r3, [pc, #52]	; 185e8 <__printf_chk@plt+0x74fc>
   185b0:	ldr	r3, [r3]
   185b4:	cmp	r3, #0
   185b8:	beq	185e4 <__printf_chk@plt+0x74f8>
   185bc:	mov	r0, #0
   185c0:	pop	{r4, r5, r6, pc}
   185c4:	ldr	r2, [r5, #52]	; 0x34
   185c8:	add	r3, r3, r3, lsl #3
   185cc:	ldrb	r0, [r2, r3, lsl #2]
   185d0:	pop	{r4, r5, r6, pc}
   185d4:	ldr	r1, [pc, #16]	; 185ec <__printf_chk@plt+0x7500>
   185d8:	ldr	r0, [pc, #16]	; 185f0 <__printf_chk@plt+0x7504>
   185dc:	bl	16250 <__printf_chk@plt+0x5164>
   185e0:	b	18590 <__printf_chk@plt+0x74a4>
   185e4:	bl	10edc <abort@plt>
   185e8:	andeq	r6, r3, r0, lsl #21
   185ec:	andeq	r0, r2, r4
   185f0:	andeq	r0, r0, r5, lsl r2
   185f4:	push	{r4, r5, r6, lr}
   185f8:	mov	r5, r1
   185fc:	ldr	r4, [r1]
   18600:	mov	r6, r0
   18604:	cmp	r4, #0
   18608:	blt	1866c <__printf_chk@plt+0x7580>
   1860c:	ldr	r3, [r6, #48]	; 0x30
   18610:	cmp	r3, r4
   18614:	ble	18628 <__printf_chk@plt+0x753c>
   18618:	ldr	r3, [r6, #44]	; 0x2c
   1861c:	ldr	r3, [r3, r4, lsl #2]
   18620:	cmp	r3, #0
   18624:	bge	18658 <__printf_chk@plt+0x756c>
   18628:	ldr	r3, [pc, #76]	; 1867c <__printf_chk@plt+0x7590>
   1862c:	ldr	r3, [r3]
   18630:	cmp	r3, #0
   18634:	beq	18654 <__printf_chk@plt+0x7568>
   18638:	mov	r0, r5
   1863c:	bl	17ba0 <__printf_chk@plt+0x6ab4>
   18640:	cmp	r0, #0
   18644:	popge	{r4, r5, r6, pc}
   18648:	ldr	r0, [r5, #4]
   1864c:	cmp	r0, #0
   18650:	popge	{r4, r5, r6, pc}
   18654:	bl	10edc <abort@plt>
   18658:	ldr	r2, [r6, #52]	; 0x34
   1865c:	add	r3, r3, r3, lsl #3
   18660:	add	r3, r2, r3, lsl #2
   18664:	ldr	r0, [r3, #4]
   18668:	pop	{r4, r5, r6, pc}
   1866c:	ldr	r1, [pc, #12]	; 18680 <__printf_chk@plt+0x7594>
   18670:	mov	r0, #548	; 0x224
   18674:	bl	16250 <__printf_chk@plt+0x5164>
   18678:	b	1860c <__printf_chk@plt+0x7520>
   1867c:	andeq	r6, r3, r0, lsl #21
   18680:	andeq	r0, r2, r4
   18684:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18688:	mov	r8, r1
   1868c:	ldr	r7, [r1]
   18690:	mov	r5, r0
   18694:	cmp	r7, #0
   18698:	mov	r6, r2
   1869c:	blt	18828 <__printf_chk@plt+0x773c>
   186a0:	ldr	r4, [r5, #40]	; 0x28
   186a4:	cmp	r4, #0
   186a8:	moveq	r4, r6
   186ac:	beq	186dc <__printf_chk@plt+0x75f0>
   186b0:	mov	r1, r4
   186b4:	ldr	r0, [pc, #580]	; 18900 <__printf_chk@plt+0x7814>
   186b8:	bl	10fc0 <__aeabi_idiv@plt>
   186bc:	cmp	r0, r6
   186c0:	blt	18838 <__printf_chk@plt+0x774c>
   186c4:	mul	r4, r6, r4
   186c8:	ldr	r2, [pc, #564]	; 18904 <__printf_chk@plt+0x7818>
   186cc:	add	r3, r4, #500	; 0x1f4
   186d0:	smull	r1, r2, r2, r3
   186d4:	asr	r4, r3, #31
   186d8:	rsb	r4, r4, r2, asr #6
   186dc:	ldr	r3, [r5, #48]	; 0x30
   186e0:	cmp	r3, r7
   186e4:	ble	187b8 <__printf_chk@plt+0x76cc>
   186e8:	ldr	r3, [r5, #44]	; 0x2c
   186ec:	ldr	r9, [r3, r7, lsl #2]
   186f0:	cmp	r9, #0
   186f4:	blt	187b8 <__printf_chk@plt+0x76cc>
   186f8:	ldr	sl, [pc, #520]	; 18908 <__printf_chk@plt+0x781c>
   186fc:	ldr	r3, [sl]
   18700:	cmp	r3, r4
   18704:	beq	18880 <__printf_chk@plt+0x7794>
   18708:	ldr	r3, [pc, #508]	; 1890c <__printf_chk@plt+0x7820>
   1870c:	ldr	r3, [r3]
   18710:	cmp	r3, #0
   18714:	bne	18880 <__printf_chk@plt+0x7794>
   18718:	ldr	r8, [r5, #64]	; 0x40
   1871c:	cmp	r8, #0
   18720:	beq	188ac <__printf_chk@plt+0x77c0>
   18724:	ldr	r3, [r8, #4]
   18728:	cmp	r3, r4
   1872c:	moveq	r7, r8
   18730:	bne	18748 <__printf_chk@plt+0x765c>
   18734:	b	18770 <__printf_chk@plt+0x7684>
   18738:	ldr	r3, [r7, #4]
   1873c:	cmp	r3, r4
   18740:	beq	18894 <__printf_chk@plt+0x77a8>
   18744:	mov	r8, r7
   18748:	ldr	r7, [r8]
   1874c:	cmp	r7, #0
   18750:	bne	18738 <__printf_chk@plt+0x764c>
   18754:	mov	r0, #12
   18758:	bl	1c6bc <_Znwj@@Base>
   1875c:	mov	r1, r4
   18760:	ldrd	r2, [r5, #60]	; 0x3c
   18764:	mov	r7, r0
   18768:	bl	17f18 <__printf_chk@plt+0x6e2c>
   1876c:	str	r7, [r5, #64]	; 0x40
   18770:	ldr	r4, [r7, #8]
   18774:	ldr	r0, [r4, r9, lsl #2]
   18778:	cmp	r0, #0
   1877c:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   18780:	ldr	r2, [r5, #52]	; 0x34
   18784:	add	r1, r9, r9, lsl #3
   18788:	ldr	r3, [r5, #40]	; 0x28
   1878c:	add	r1, r2, r1, lsl #2
   18790:	cmp	r3, #0
   18794:	ldr	r2, [sl]
   18798:	ldr	r0, [r1, #8]
   1879c:	bne	188cc <__printf_chk@plt+0x77e0>
   187a0:	cmp	r6, r2
   187a4:	beq	187b0 <__printf_chk@plt+0x76c4>
   187a8:	mov	r1, r6
   187ac:	bl	176d0 <__printf_chk@plt+0x65e4>
   187b0:	str	r0, [r4, r9, lsl #2]
   187b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   187b8:	ldr	r3, [pc, #336]	; 18910 <__printf_chk@plt+0x7824>
   187bc:	ldr	r3, [r3]
   187c0:	cmp	r3, #0
   187c4:	beq	188e4 <__printf_chk@plt+0x77f8>
   187c8:	mov	r1, r8
   187cc:	mov	r0, r5
   187d0:	bl	185f4 <__printf_chk@plt+0x7508>
   187d4:	bl	10ef4 <wcwidth@plt>
   187d8:	ldr	r3, [pc, #296]	; 18908 <__printf_chk@plt+0x781c>
   187dc:	ldr	r2, [r3]
   187e0:	cmp	r0, #1
   187e4:	addgt	r0, r0, r0, lsl #1
   187e8:	movle	r0, #24
   187ec:	lslgt	r0, r0, #3
   187f0:	cmp	r2, r4
   187f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   187f8:	ldr	r3, [pc, #268]	; 1890c <__printf_chk@plt+0x7820>
   187fc:	ldr	r3, [r3]
   18800:	cmp	r3, #0
   18804:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   18808:	ldr	r3, [r5, #40]	; 0x28
   1880c:	cmp	r3, #0
   18810:	bne	18874 <__printf_chk@plt+0x7788>
   18814:	cmp	r2, r6
   18818:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1881c:	mov	r1, r6
   18820:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18824:	b	176d0 <__printf_chk@plt+0x65e4>
   18828:	ldr	r1, [pc, #228]	; 18914 <__printf_chk@plt+0x7828>
   1882c:	mov	r0, #344	; 0x158
   18830:	bl	16250 <__printf_chk@plt+0x5164>
   18834:	b	186a0 <__printf_chk@plt+0x75b4>
   18838:	vmov	s15, r4
   1883c:	vmov	s13, r6
   18840:	vldr	d4, [pc, #168]	; 188f0 <__printf_chk@plt+0x7804>
   18844:	vldr	d5, [pc, #172]	; 188f8 <__printf_chk@plt+0x780c>
   18848:	vcvt.f64.s32	d7, s15
   1884c:	vcvt.f64.s32	d6, s13
   18850:	ldr	r3, [r5, #48]	; 0x30
   18854:	cmp	r3, r7
   18858:	vmul.f64	d7, d6, d7
   1885c:	vdiv.f64	d6, d7, d4
   18860:	vadd.f64	d6, d6, d5
   18864:	vcvt.s32.f64	s15, d6
   18868:	vmov	r4, s15
   1886c:	ble	187b8 <__printf_chk@plt+0x76cc>
   18870:	b	186e8 <__printf_chk@plt+0x75fc>
   18874:	mov	r1, r6
   18878:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1887c:	b	177e4 <__printf_chk@plt+0x66f8>
   18880:	ldr	r3, [r5, #52]	; 0x34
   18884:	add	r9, r9, r9, lsl #3
   18888:	add	r9, r3, r9, lsl #2
   1888c:	ldr	r0, [r9, #8]
   18890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18894:	ldr	r3, [r7]
   18898:	str	r3, [r8]
   1889c:	ldr	r3, [r5, #64]	; 0x40
   188a0:	str	r3, [r7]
   188a4:	str	r7, [r5, #64]	; 0x40
   188a8:	b	18770 <__printf_chk@plt+0x7684>
   188ac:	mov	r0, #12
   188b0:	bl	1c6bc <_Znwj@@Base>
   188b4:	mov	r3, r8
   188b8:	mov	r1, r4
   188bc:	ldr	r2, [r5, #60]	; 0x3c
   188c0:	mov	r7, r0
   188c4:	bl	17f18 <__printf_chk@plt+0x6e2c>
   188c8:	b	1876c <__printf_chk@plt+0x7680>
   188cc:	mov	r1, r6
   188d0:	bl	177e4 <__printf_chk@plt+0x66f8>
   188d4:	b	187b0 <__printf_chk@plt+0x76c4>
   188d8:	mov	r0, r7
   188dc:	bl	1c70c <_ZdlPv@@Base>
   188e0:	bl	10f3c <__cxa_end_cleanup@plt>
   188e4:	bl	10edc <abort@plt>
   188e8:	b	188d8 <__printf_chk@plt+0x77ec>
   188ec:	nop			; (mov r0, r0)
   188f0:	andeq	r0, r0, r0
   188f4:	addmi	r4, pc, r0
   188f8:	andeq	r0, r0, r0
   188fc:	svccc	0x00e00000
   18900:	svcvc	0x00fffe0b
   18904:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   18908:	andeq	r6, r3, r8, lsr #21
   1890c:	andeq	r6, r3, r8, lsl #21
   18910:	andeq	r6, r3, r0, lsl #21
   18914:	andeq	r0, r2, r4
   18918:	ldr	r0, [r0, #20]
   1891c:	bx	lr
   18920:	ldr	r0, [r0, #24]
   18924:	bx	lr
   18928:	push	{r4, r5, r6, lr}
   1892c:	mov	r5, r0
   18930:	ldr	r4, [r1]
   18934:	cmp	r4, #0
   18938:	blt	18984 <__printf_chk@plt+0x7898>
   1893c:	ldr	r3, [r5, #48]	; 0x30
   18940:	cmp	r3, r4
   18944:	ble	18958 <__printf_chk@plt+0x786c>
   18948:	ldr	r3, [r5, #44]	; 0x2c
   1894c:	ldr	r3, [r3, r4, lsl #2]
   18950:	cmp	r3, #0
   18954:	bge	18970 <__printf_chk@plt+0x7884>
   18958:	ldr	r3, [pc, #56]	; 18998 <__printf_chk@plt+0x78ac>
   1895c:	ldr	r3, [r3]
   18960:	cmp	r3, #0
   18964:	beq	18994 <__printf_chk@plt+0x78a8>
   18968:	mov	r0, #0
   1896c:	pop	{r4, r5, r6, pc}
   18970:	ldr	r2, [r5, #52]	; 0x34
   18974:	add	r3, r3, r3, lsl #3
   18978:	add	r3, r2, r3, lsl #2
   1897c:	ldr	r0, [r3, #32]
   18980:	pop	{r4, r5, r6, pc}
   18984:	ldr	r1, [pc, #16]	; 1899c <__printf_chk@plt+0x78b0>
   18988:	ldr	r0, [pc, #16]	; 189a0 <__printf_chk@plt+0x78b4>
   1898c:	bl	16250 <__printf_chk@plt+0x5164>
   18990:	b	1893c <__printf_chk@plt+0x7850>
   18994:	bl	10edc <abort@plt>
   18998:	andeq	r6, r3, r0, lsl #21
   1899c:	andeq	r0, r2, r4
   189a0:	andeq	r0, r0, r5, asr #4
   189a4:	ldr	r3, [pc, #4]	; 189b0 <__printf_chk@plt+0x78c4>
   189a8:	ldr	r0, [r3]
   189ac:	bx	lr
   189b0:	andeq	r6, r3, ip, ror sl
   189b4:	push	{r4, r5, r6, r7, r8, lr}
   189b8:	mov	r4, r0
   189bc:	ldr	r6, [r0, #48]	; 0x30
   189c0:	cmp	r6, #0
   189c4:	bne	18a10 <__printf_chk@plt+0x7924>
   189c8:	cmp	r1, #127	; 0x7f
   189cc:	bgt	18a84 <__printf_chk@plt+0x7998>
   189d0:	mov	r3, #128	; 0x80
   189d4:	str	r3, [r0, #48]	; 0x30
   189d8:	mov	r0, #512	; 0x200
   189dc:	bl	10ed0 <_Znaj@plt>
   189e0:	ldr	r3, [r4, #48]	; 0x30
   189e4:	cmp	r3, #0
   189e8:	str	r0, [r4, #44]	; 0x2c
   189ec:	pople	{r4, r5, r6, r7, r8, pc}
   189f0:	add	r3, r0, r3, lsl #2
   189f4:	sub	r3, r3, #4
   189f8:	sub	r0, r0, #4
   189fc:	mvn	r2, #0
   18a00:	str	r2, [r0, #4]!
   18a04:	cmp	r0, r3
   18a08:	bne	18a00 <__printf_chk@plt+0x7914>
   18a0c:	pop	{r4, r5, r6, r7, r8, pc}
   18a10:	lsl	r0, r6, #1
   18a14:	cmp	r0, r1
   18a18:	addle	r0, r1, #10
   18a1c:	cmn	r0, #-536870910	; 0xe0000002
   18a20:	str	r0, [r4, #48]	; 0x30
   18a24:	lslls	r0, r0, #2
   18a28:	mvnhi	r0, #0
   18a2c:	ldr	r5, [r4, #44]	; 0x2c
   18a30:	bl	10ed0 <_Znaj@plt>
   18a34:	lsl	r7, r6, #2
   18a38:	mov	r1, r5
   18a3c:	mov	r2, r7
   18a40:	str	r0, [r4, #44]	; 0x2c
   18a44:	bl	10fe4 <memcpy@plt>
   18a48:	ldr	r1, [r4, #48]	; 0x30
   18a4c:	cmp	r6, r1
   18a50:	mov	r3, r0
   18a54:	bge	18a78 <__printf_chk@plt+0x798c>
   18a58:	sub	r0, r7, #4
   18a5c:	add	r1, r3, r1, lsl #2
   18a60:	add	r0, r3, r0
   18a64:	mvn	r2, #0
   18a68:	sub	r3, r1, #4
   18a6c:	str	r2, [r0, #4]!
   18a70:	cmp	r0, r3
   18a74:	bne	18a6c <__printf_chk@plt+0x7980>
   18a78:	mov	r0, r5
   18a7c:	pop	{r4, r5, r6, r7, r8, lr}
   18a80:	b	10f6c <_ZdaPv@plt>
   18a84:	add	r1, r1, #10
   18a88:	cmn	r1, #-536870910	; 0xe0000002
   18a8c:	str	r1, [r0, #48]	; 0x30
   18a90:	lslle	r0, r1, #2
   18a94:	mvngt	r0, #0
   18a98:	b	189dc <__printf_chk@plt+0x78f0>
   18a9c:	push	{r4, r5, r6, lr}
   18aa0:	mov	r5, r0
   18aa4:	ldr	r6, [r0, #52]	; 0x34
   18aa8:	cmp	r6, #0
   18aac:	beq	18af4 <__printf_chk@plt+0x7a08>
   18ab0:	ldr	r4, [r0, #60]	; 0x3c
   18ab4:	ldr	r3, [pc, #80]	; 18b0c <__printf_chk@plt+0x7a20>
   18ab8:	lsl	r0, r4, #1
   18abc:	cmp	r0, r3
   18ac0:	str	r0, [r5, #60]	; 0x3c
   18ac4:	addls	r0, r0, r4, lsl #4
   18ac8:	mvnhi	r0, #0
   18acc:	lslls	r0, r0, #2
   18ad0:	bl	10ed0 <_Znaj@plt>
   18ad4:	add	r4, r4, r4, lsl #3
   18ad8:	mov	r1, r6
   18adc:	lsl	r2, r4, #2
   18ae0:	str	r0, [r5, #52]	; 0x34
   18ae4:	bl	10fe4 <memcpy@plt>
   18ae8:	mov	r0, r6
   18aec:	pop	{r4, r5, r6, lr}
   18af0:	b	10f6c <_ZdaPv@plt>
   18af4:	mov	r3, #16
   18af8:	str	r3, [r0, #60]	; 0x3c
   18afc:	mov	r0, #576	; 0x240
   18b00:	bl	10ed0 <_Znaj@plt>
   18b04:	str	r0, [r5, #52]	; 0x34
   18b08:	pop	{r4, r5, r6, pc}
   18b0c:	orreq	r3, lr, #14876672	; 0xe30000
   18b10:	push	{r4, r5, r6, r7, r8, lr}
   18b14:	mov	r5, r0
   18b18:	ldr	r0, [r0, #48]	; 0x30
   18b1c:	subs	r4, r0, #1
   18b20:	bmi	18b8c <__printf_chk@plt+0x7aa0>
   18b24:	ldr	r6, [r5, #44]	; 0x2c
   18b28:	ldr	r3, [r6, r4, lsl #2]
   18b2c:	cmp	r3, #0
   18b30:	bge	18b8c <__printf_chk@plt+0x7aa0>
   18b34:	sub	r2, r0, #-1073741823	; 0xc0000001
   18b38:	add	r2, r6, r2, lsl #2
   18b3c:	b	18b50 <__printf_chk@plt+0x7a64>
   18b40:	ldr	r1, [r2, #-4]!
   18b44:	cmp	r1, #0
   18b48:	bge	18be4 <__printf_chk@plt+0x7af8>
   18b4c:	mov	r4, r3
   18b50:	subs	r3, r4, #1
   18b54:	bcs	18b40 <__printf_chk@plt+0x7a54>
   18b58:	cmp	r0, #0
   18b5c:	ble	18b8c <__printf_chk@plt+0x7aa0>
   18b60:	mov	r4, #0
   18b64:	mov	r7, r4
   18b68:	mov	r0, r4
   18b6c:	bl	10ed0 <_Znaj@plt>
   18b70:	mov	r2, r7
   18b74:	mov	r1, r6
   18b78:	str	r0, [r5, #44]	; 0x2c
   18b7c:	bl	10fe4 <memcpy@plt>
   18b80:	mov	r0, r6
   18b84:	bl	10f6c <_ZdaPv@plt>
   18b88:	str	r4, [r5, #48]	; 0x30
   18b8c:	ldr	r3, [r5, #56]	; 0x38
   18b90:	ldr	r2, [r5, #60]	; 0x3c
   18b94:	cmp	r3, r2
   18b98:	popge	{r4, r5, r6, r7, r8, pc}
   18b9c:	ldr	r2, [pc, #92]	; 18c00 <__printf_chk@plt+0x7b14>
   18ba0:	ldr	r4, [r5, #52]	; 0x34
   18ba4:	cmp	r3, r2
   18ba8:	addls	r3, r3, r3, lsl #3
   18bac:	mvnhi	r0, #0
   18bb0:	lslls	r0, r3, #2
   18bb4:	bl	10ed0 <_Znaj@plt>
   18bb8:	ldr	r2, [r5, #56]	; 0x38
   18bbc:	mov	r1, r4
   18bc0:	add	r2, r2, r2, lsl #3
   18bc4:	lsl	r2, r2, #2
   18bc8:	str	r0, [r5, #52]	; 0x34
   18bcc:	bl	10fe4 <memcpy@plt>
   18bd0:	mov	r0, r4
   18bd4:	bl	10f6c <_ZdaPv@plt>
   18bd8:	ldr	r3, [r5, #56]	; 0x38
   18bdc:	str	r3, [r5, #60]	; 0x3c
   18be0:	pop	{r4, r5, r6, r7, r8, pc}
   18be4:	cmp	r0, r4
   18be8:	ble	18b8c <__printf_chk@plt+0x7aa0>
   18bec:	cmn	r4, #-536870911	; 0xe0000001
   18bf0:	lsl	r7, r4, #2
   18bf4:	movcc	r0, r7
   18bf8:	mvncs	r0, #0
   18bfc:	b	18b6c <__printf_chk@plt+0x7a80>
   18c00:	orreq	r3, lr, #14876672	; 0xe30000
   18c04:	push	{r4, r5, r6, r7, r8, lr}
   18c08:	mov	r5, r0
   18c0c:	ldr	r6, [r1]
   18c10:	mov	r4, r2
   18c14:	cmp	r6, #0
   18c18:	blt	18c74 <__printf_chk@plt+0x7b88>
   18c1c:	ldr	r3, [r5, #48]	; 0x30
   18c20:	cmp	r3, r6
   18c24:	ble	18c8c <__printf_chk@plt+0x7ba0>
   18c28:	ldr	r3, [r5, #56]	; 0x38
   18c2c:	ldr	r2, [r5, #60]	; 0x3c
   18c30:	add	r7, r3, #1
   18c34:	cmp	r7, r2
   18c38:	bge	18cb4 <__printf_chk@plt+0x7bc8>
   18c3c:	ldr	r2, [r5, #44]	; 0x2c
   18c40:	mov	lr, r4
   18c44:	ldr	ip, [r5, #52]	; 0x34
   18c48:	str	r3, [r2, r6, lsl #2]
   18c4c:	add	r4, r3, r3, lsl #3
   18c50:	ldm	lr!, {r0, r1, r2, r3}
   18c54:	add	ip, ip, r4, lsl #2
   18c58:	str	r7, [r5, #56]	; 0x38
   18c5c:	stmia	ip!, {r0, r1, r2, r3}
   18c60:	ldm	lr!, {r0, r1, r2, r3}
   18c64:	stmia	ip!, {r0, r1, r2, r3}
   18c68:	ldr	r3, [lr]
   18c6c:	str	r3, [ip]
   18c70:	pop	{r4, r5, r6, r7, r8, pc}
   18c74:	ldr	r1, [pc, #108]	; 18ce8 <__printf_chk@plt+0x7bfc>
   18c78:	ldr	r0, [pc, #108]	; 18cec <__printf_chk@plt+0x7c00>
   18c7c:	bl	16250 <__printf_chk@plt+0x5164>
   18c80:	ldr	r3, [r5, #48]	; 0x30
   18c84:	cmp	r3, r6
   18c88:	bgt	18c28 <__printf_chk@plt+0x7b3c>
   18c8c:	mov	r1, r6
   18c90:	mov	r0, r5
   18c94:	bl	189b4 <__printf_chk@plt+0x78c8>
   18c98:	ldr	r3, [r5, #48]	; 0x30
   18c9c:	cmp	r3, r6
   18ca0:	bgt	18c28 <__printf_chk@plt+0x7b3c>
   18ca4:	ldr	r1, [pc, #60]	; 18ce8 <__printf_chk@plt+0x7bfc>
   18ca8:	ldr	r0, [pc, #64]	; 18cf0 <__printf_chk@plt+0x7c04>
   18cac:	bl	16250 <__printf_chk@plt+0x5164>
   18cb0:	b	18c28 <__printf_chk@plt+0x7b3c>
   18cb4:	mov	r0, r5
   18cb8:	bl	18a9c <__printf_chk@plt+0x79b0>
   18cbc:	ldr	r3, [r5, #56]	; 0x38
   18cc0:	ldr	r2, [r5, #60]	; 0x3c
   18cc4:	add	r7, r3, #1
   18cc8:	cmp	r7, r2
   18ccc:	blt	18c3c <__printf_chk@plt+0x7b50>
   18cd0:	ldr	r1, [pc, #16]	; 18ce8 <__printf_chk@plt+0x7bfc>
   18cd4:	mov	r0, #668	; 0x29c
   18cd8:	bl	16250 <__printf_chk@plt+0x5164>
   18cdc:	ldr	r3, [r5, #56]	; 0x38
   18ce0:	add	r7, r3, #1
   18ce4:	b	18c3c <__printf_chk@plt+0x7b50>
   18ce8:	andeq	r0, r2, r4
   18cec:	muleq	r0, r6, r2
   18cf0:	muleq	r0, r9, r2
   18cf4:	push	{r4, r5, r6, lr}
   18cf8:	mov	r6, r0
   18cfc:	ldr	r4, [r1]
   18d00:	ldr	r5, [r2]
   18d04:	cmp	r4, #0
   18d08:	cmpge	r5, #0
   18d0c:	blt	18d34 <__printf_chk@plt+0x7c48>
   18d10:	ldr	r3, [r0, #48]	; 0x30
   18d14:	cmp	r3, r5
   18d18:	ble	18d34 <__printf_chk@plt+0x7c48>
   18d1c:	cmp	r4, r3
   18d20:	bge	18d4c <__printf_chk@plt+0x7c60>
   18d24:	ldr	r3, [r6, #44]	; 0x2c
   18d28:	ldr	r2, [r3, r5, lsl #2]
   18d2c:	str	r2, [r3, r4, lsl #2]
   18d30:	pop	{r4, r5, r6, pc}
   18d34:	ldr	r1, [pc, #32]	; 18d5c <__printf_chk@plt+0x7c70>
   18d38:	ldr	r0, [pc, #32]	; 18d60 <__printf_chk@plt+0x7c74>
   18d3c:	bl	16250 <__printf_chk@plt+0x5164>
   18d40:	ldr	r3, [r6, #48]	; 0x30
   18d44:	cmp	r4, r3
   18d48:	blt	18d24 <__printf_chk@plt+0x7c38>
   18d4c:	mov	r1, r4
   18d50:	mov	r0, r6
   18d54:	bl	189b4 <__printf_chk@plt+0x78c8>
   18d58:	b	18d24 <__printf_chk@plt+0x7c38>
   18d5c:	andeq	r0, r2, r4
   18d60:	andeq	r0, r0, r5, lsr #5
   18d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d68:	mov	r8, r3
   18d6c:	ldr	r6, [pc, #460]	; 18f40 <__printf_chk@plt+0x7e54>
   18d70:	sub	sp, sp, #308	; 0x134
   18d74:	mov	r7, r1
   18d78:	ldr	r3, [r6]
   18d7c:	mov	r5, r0
   18d80:	mov	r9, r2
   18d84:	mov	r2, #1
   18d88:	str	r0, [sp, #12]
   18d8c:	str	r2, [sp, #8]
   18d90:	str	r3, [sp, #300]	; 0x12c
   18d94:	ldrb	r3, [r5]
   18d98:	ldr	r2, [pc, #420]	; 18f44 <__printf_chk@plt+0x7e58>
   18d9c:	ldrb	r4, [r2, r3]
   18da0:	cmp	r4, #0
   18da4:	bne	18e98 <__printf_chk@plt+0x7dac>
   18da8:	ldr	fp, [pc, #408]	; 18f48 <__printf_chk@plt+0x7e5c>
   18dac:	b	18dc0 <__printf_chk@plt+0x7cd4>
   18db0:	add	r4, r4, #1
   18db4:	cmp	r4, #41	; 0x29
   18db8:	add	fp, fp, #24
   18dbc:	beq	18e2c <__printf_chk@plt+0x7d40>
   18dc0:	ldr	sl, [fp]
   18dc4:	mov	r1, r5
   18dc8:	mov	r0, sl
   18dcc:	bl	10e70 <strcasecmp@plt>
   18dd0:	cmp	r0, #0
   18dd4:	bne	18db0 <__printf_chk@plt+0x7cc4>
   18dd8:	cmp	r9, #0
   18ddc:	addne	r3, r4, r4, lsl #1
   18de0:	ldrne	r2, [pc, #352]	; 18f48 <__printf_chk@plt+0x7e5c>
   18de4:	addne	r3, r2, r3, lsl #3
   18de8:	ldrdne	r0, [r3, #8]
   18dec:	strdne	r0, [r9]
   18df0:	cmp	r8, #0
   18df4:	addne	r4, r4, r4, lsl #1
   18df8:	ldrne	r3, [pc, #328]	; 18f48 <__printf_chk@plt+0x7e5c>
   18dfc:	addne	r4, r3, r4, lsl #3
   18e00:	ldrdne	r0, [r4, #16]
   18e04:	strdne	r0, [r8]
   18e08:	cmp	r7, #0
   18e0c:	strne	sl, [r7]
   18e10:	mov	r0, #1
   18e14:	ldr	r2, [sp, #300]	; 0x12c
   18e18:	ldr	r3, [r6]
   18e1c:	cmp	r2, r3
   18e20:	bne	18f3c <__printf_chk@plt+0x7e50>
   18e24:	add	sp, sp, #308	; 0x134
   18e28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e2c:	ldr	r3, [sp, #8]
   18e30:	cmp	r3, #0
   18e34:	beq	18e90 <__printf_chk@plt+0x7da4>
   18e38:	ldr	r1, [pc, #268]	; 18f4c <__printf_chk@plt+0x7e60>
   18e3c:	ldr	r0, [sp, #12]
   18e40:	bl	1108c <fopen64@plt>
   18e44:	subs	r4, r0, #0
   18e48:	beq	18e90 <__printf_chk@plt+0x7da4>
   18e4c:	mov	r2, r4
   18e50:	mov	r1, #254	; 0xfe
   18e54:	add	r0, sp, #44	; 0x2c
   18e58:	bl	10fb4 <fgets@plt>
   18e5c:	mov	r0, r4
   18e60:	bl	11020 <fclose@plt>
   18e64:	add	r0, sp, #44	; 0x2c
   18e68:	bl	11008 <strlen@plt>
   18e6c:	add	r5, sp, #44	; 0x2c
   18e70:	mov	r3, #0
   18e74:	str	r3, [sp, #8]
   18e78:	add	r0, r5, r0
   18e7c:	ldrb	r3, [r0, #-1]
   18e80:	cmp	r3, #10
   18e84:	moveq	r3, #0
   18e88:	strbeq	r3, [r0, #-1]
   18e8c:	b	18d94 <__printf_chk@plt+0x7ca8>
   18e90:	mov	r0, #0
   18e94:	b	18e14 <__printf_chk@plt+0x7d28>
   18e98:	add	r3, sp, #40	; 0x28
   18e9c:	add	r4, sp, #24
   18ea0:	str	r3, [sp, #4]
   18ea4:	mov	r0, r5
   18ea8:	add	r2, sp, #16
   18eac:	str	r4, [sp]
   18eb0:	add	r3, sp, #36	; 0x24
   18eb4:	ldr	r1, [pc, #148]	; 18f50 <__printf_chk@plt+0x7e64>
   18eb8:	bl	11068 <sscanf@plt>
   18ebc:	cmp	r0, #4
   18ec0:	bne	18e90 <__printf_chk@plt+0x7da4>
   18ec4:	vldr	d7, [sp, #16]
   18ec8:	vcmpe.f64	d7, #0.0
   18ecc:	vmrs	APSR_nzcv, fpscr
   18ed0:	ble	18e90 <__printf_chk@plt+0x7da4>
   18ed4:	vldr	d7, [sp, #24]
   18ed8:	vcmpe.f64	d7, #0.0
   18edc:	vmrs	APSR_nzcv, fpscr
   18ee0:	ble	18e90 <__printf_chk@plt+0x7da4>
   18ee4:	add	r0, sp, #16
   18ee8:	ldrb	r1, [sp, #36]	; 0x24
   18eec:	bl	17d7c <__printf_chk@plt+0x6c90>
   18ef0:	cmp	r0, #0
   18ef4:	beq	18e90 <__printf_chk@plt+0x7da4>
   18ef8:	mov	r0, r4
   18efc:	ldrb	r1, [sp, #40]	; 0x28
   18f00:	bl	17d7c <__printf_chk@plt+0x6c90>
   18f04:	cmp	r0, #0
   18f08:	beq	18e90 <__printf_chk@plt+0x7da4>
   18f0c:	cmp	r9, #0
   18f10:	ldrdne	r2, [sp, #16]
   18f14:	strdne	r2, [r9]
   18f18:	cmp	r8, #0
   18f1c:	ldrdne	r2, [sp, #24]
   18f20:	strdne	r2, [r8]
   18f24:	cmp	r7, #0
   18f28:	beq	18e10 <__printf_chk@plt+0x7d24>
   18f2c:	ldr	r3, [pc, #32]	; 18f54 <__printf_chk@plt+0x7e68>
   18f30:	mov	r0, #1
   18f34:	str	r3, [r7]
   18f38:	b	18e14 <__printf_chk@plt+0x7d28>
   18f3c:	bl	10f30 <__stack_chk_fail@plt>
   18f40:	andeq	r2, r3, r0, lsr #27
   18f44:	andeq	r6, r3, r8, asr #6
   18f48:	andeq	r7, r3, r8, lsr r3
   18f4c:	andeq	pc, r1, r4, lsl #18
   18f50:	andeq	r0, r2, ip, asr #32
   18f54:	andeq	r0, r2, r4, rrx
   18f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f5c:	vpush	{d8-d9}
   18f60:	ldr	r9, [pc, #1040]	; 19378 <__printf_chk@plt+0x828c>
   18f64:	ldr	r4, [r0, #20]
   18f68:	mov	r7, r0
   18f6c:	sub	sp, sp, #148	; 0x94
   18f70:	ldr	r3, [r9]
   18f74:	mov	r5, r1
   18f78:	mov	r0, r4
   18f7c:	ldr	r1, [pc, #1016]	; 1937c <__printf_chk@plt+0x8290>
   18f80:	str	r2, [sp, #16]
   18f84:	str	r3, [sp, #140]	; 0x8c
   18f88:	bl	11050 <strcmp@plt>
   18f8c:	subs	r8, r0, #0
   18f90:	bne	18fc8 <__printf_chk@plt+0x7edc>
   18f94:	cmp	r5, #0
   18f98:	beq	191c8 <__printf_chk@plt+0x80dc>
   18f9c:	mov	r8, #0
   18fa0:	mov	r3, #1
   18fa4:	str	r3, [r5]
   18fa8:	ldr	r2, [sp, #140]	; 0x8c
   18fac:	ldr	r3, [r9]
   18fb0:	mov	r0, r8
   18fb4:	cmp	r2, r3
   18fb8:	bne	19b04 <__printf_chk@plt+0x8a18>
   18fbc:	add	sp, sp, #148	; 0x94
   18fc0:	vpop	{d8-d9}
   18fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18fc8:	mov	r0, r4
   18fcc:	add	r1, sp, #28
   18fd0:	bl	1a748 <__printf_chk@plt+0x965c>
   18fd4:	cmp	r0, #0
   18fd8:	beq	19284 <__printf_chk@plt+0x8198>
   18fdc:	ldr	r3, [sp, #28]
   18fe0:	ldr	r2, [sp, #16]
   18fe4:	str	r3, [sp, #80]	; 0x50
   18fe8:	mov	r3, #0
   18fec:	str	r3, [sp, #84]	; 0x54
   18ff0:	str	r3, [sp, #88]	; 0x58
   18ff4:	str	r3, [sp, #100]	; 0x64
   18ff8:	mov	r3, #1
   18ffc:	vldr	d8, [pc, #868]	; 19368 <__printf_chk@plt+0x827c>
   19000:	vldr	d9, [pc, #872]	; 19370 <__printf_chk@plt+0x8284>
   19004:	ldr	r5, [pc, #968]	; 193d4 <__printf_chk@plt+0x82e8>
   19008:	ldr	r6, [pc, #880]	; 19380 <__printf_chk@plt+0x8294>
   1900c:	ldr	sl, [pc, #880]	; 19384 <__printf_chk@plt+0x8298>
   19010:	ldr	fp, [pc, #880]	; 19388 <__printf_chk@plt+0x829c>
   19014:	str	r0, [sp, #76]	; 0x4c
   19018:	str	r2, [sp, #96]	; 0x60
   1901c:	str	r3, [sp, #92]	; 0x5c
   19020:	b	19044 <__printf_chk@plt+0x7f58>
   19024:	mov	r1, r5
   19028:	ldr	r0, [sp, #100]	; 0x64
   1902c:	bl	10ec4 <strtok@plt>
   19030:	mov	r1, r6
   19034:	mov	r4, r0
   19038:	bl	11050 <strcmp@plt>
   1903c:	cmp	r0, #0
   19040:	bne	19080 <__printf_chk@plt+0x7f94>
   19044:	add	r0, sp, #76	; 0x4c
   19048:	bl	179c0 <__printf_chk@plt+0x68d4>
   1904c:	cmp	r0, #0
   19050:	bne	19024 <__printf_chk@plt+0x7f38>
   19054:	ldr	r3, [pc, #924]	; 193f8 <__printf_chk@plt+0x830c>
   19058:	ldr	r3, [r3]
   1905c:	cmp	r3, #0
   19060:	bne	192ec <__printf_chk@plt+0x8200>
   19064:	ldr	r3, [sp, #96]	; 0x60
   19068:	cmp	r3, #0
   1906c:	beq	19348 <__printf_chk@plt+0x825c>
   19070:	mov	r8, #0
   19074:	add	r0, sp, #76	; 0x4c
   19078:	bl	17988 <__printf_chk@plt+0x689c>
   1907c:	b	18fa8 <__printf_chk@plt+0x7ebc>
   19080:	mov	r1, sl
   19084:	mov	r0, r4
   19088:	bl	11050 <strcmp@plt>
   1908c:	subs	r8, r0, #0
   19090:	beq	1924c <__printf_chk@plt+0x8160>
   19094:	mov	r1, fp
   19098:	mov	r0, r4
   1909c:	bl	11050 <strcmp@plt>
   190a0:	subs	r8, r0, #0
   190a4:	beq	191e0 <__printf_chk@plt+0x80f4>
   190a8:	ldr	r1, [pc, #732]	; 1938c <__printf_chk@plt+0x82a0>
   190ac:	mov	r0, r4
   190b0:	bl	11050 <strcmp@plt>
   190b4:	subs	r8, r0, #0
   190b8:	beq	19180 <__printf_chk@plt+0x8094>
   190bc:	ldr	r1, [pc, #716]	; 19390 <__printf_chk@plt+0x82a4>
   190c0:	mov	r0, r4
   190c4:	bl	11050 <strcmp@plt>
   190c8:	cmp	r0, #0
   190cc:	beq	19790 <__printf_chk@plt+0x86a4>
   190d0:	ldr	r1, [pc, #700]	; 19394 <__printf_chk@plt+0x82a8>
   190d4:	mov	r0, r4
   190d8:	bl	11050 <strcmp@plt>
   190dc:	cmp	r0, #0
   190e0:	moveq	r3, #1
   190e4:	streq	r3, [r7, #16]
   190e8:	beq	19044 <__printf_chk@plt+0x7f58>
   190ec:	ldr	r1, [pc, #740]	; 193d8 <__printf_chk@plt+0x82ec>
   190f0:	mov	r0, r4
   190f4:	bl	11050 <strcmp@plt>
   190f8:	cmp	r0, #0
   190fc:	beq	1943c <__printf_chk@plt+0x8350>
   19100:	ldr	r1, [pc, #724]	; 193dc <__printf_chk@plt+0x82f0>
   19104:	mov	r0, r4
   19108:	bl	11050 <strcmp@plt>
   1910c:	cmp	r0, #0
   19110:	beq	1943c <__printf_chk@plt+0x8350>
   19114:	ldr	r1, [pc, #636]	; 19398 <__printf_chk@plt+0x82ac>
   19118:	mov	r0, #0
   1911c:	bl	10ec4 <strtok@plt>
   19120:	ldr	r3, [r7]
   19124:	ldr	r8, [r3, #8]
   19128:	cmp	r0, #0
   1912c:	beq	19134 <__printf_chk@plt+0x8048>
   19130:	bl	178a4 <__printf_chk@plt+0x67b8>
   19134:	ldr	r3, [pc, #608]	; 1939c <__printf_chk@plt+0x82b0>
   19138:	cmp	r8, r3
   1913c:	beq	19044 <__printf_chk@plt+0x7f58>
   19140:	ldr	r3, [sp, #84]	; 0x54
   19144:	mov	r2, r0
   19148:	str	r3, [sp]
   1914c:	mov	r1, r4
   19150:	ldr	r3, [sp, #80]	; 0x50
   19154:	mov	r0, r7
   19158:	blx	r8
   1915c:	b	19044 <__printf_chk@plt+0x7f58>
   19160:	ldr	r1, [pc, #568]	; 193a0 <__printf_chk@plt+0x82b4>
   19164:	mov	r0, r4
   19168:	bl	11050 <strcmp@plt>
   1916c:	cmp	r0, #0
   19170:	bne	192b4 <__printf_chk@plt+0x81c8>
   19174:	ldr	r3, [r7, #4]
   19178:	orr	r3, r3, #4
   1917c:	str	r3, [r7, #4]
   19180:	mov	r1, r5
   19184:	mov	r0, #0
   19188:	bl	10ec4 <strtok@plt>
   1918c:	subs	r4, r0, #0
   19190:	beq	19044 <__printf_chk@plt+0x7f58>
   19194:	ldr	r1, [pc, #520]	; 193a4 <__printf_chk@plt+0x82b8>
   19198:	bl	11050 <strcmp@plt>
   1919c:	cmp	r0, #0
   191a0:	beq	19044 <__printf_chk@plt+0x7f58>
   191a4:	ldr	r1, [pc, #508]	; 193a8 <__printf_chk@plt+0x82bc>
   191a8:	mov	r0, r4
   191ac:	bl	11050 <strcmp@plt>
   191b0:	cmp	r0, #0
   191b4:	bne	19228 <__printf_chk@plt+0x813c>
   191b8:	ldr	r3, [r7, #4]
   191bc:	orr	r3, r3, #1
   191c0:	str	r3, [r7, #4]
   191c4:	b	19180 <__printf_chk@plt+0x8094>
   191c8:	ldr	r3, [pc, #612]	; 19434 <__printf_chk@plt+0x8348>
   191cc:	ldr	r0, [pc, #472]	; 193ac <__printf_chk@plt+0x82c0>
   191d0:	mov	r2, r3
   191d4:	mov	r1, r3
   191d8:	bl	17414 <__printf_chk@plt+0x6328>
   191dc:	b	18fa8 <__printf_chk@plt+0x7ebc>
   191e0:	mov	r1, r5
   191e4:	bl	10ec4 <strtok@plt>
   191e8:	subs	r4, r0, #0
   191ec:	beq	19884 <__printf_chk@plt+0x8798>
   191f0:	add	r2, sp, #56	; 0x38
   191f4:	ldr	r1, [pc, #436]	; 193b0 <__printf_chk@plt+0x82c4>
   191f8:	bl	11068 <sscanf@plt>
   191fc:	cmp	r0, #1
   19200:	bne	19884 <__printf_chk@plt+0x8798>
   19204:	vldr	d7, [sp, #56]	; 0x38
   19208:	vcmpe.f64	d7, d8
   1920c:	vmrs	APSR_nzcv, fpscr
   19210:	bge	19884 <__printf_chk@plt+0x8798>
   19214:	vcmpe.f64	d7, d9
   19218:	vmrs	APSR_nzcv, fpscr
   1921c:	bls	19884 <__printf_chk@plt+0x8798>
   19220:	vstr	d7, [r7, #32]
   19224:	b	19044 <__printf_chk@plt+0x7f58>
   19228:	ldr	r1, [pc, #388]	; 193b4 <__printf_chk@plt+0x82c8>
   1922c:	mov	r0, r4
   19230:	bl	11050 <strcmp@plt>
   19234:	cmp	r0, #0
   19238:	bne	19160 <__printf_chk@plt+0x8074>
   1923c:	ldr	r3, [r7, #4]
   19240:	orr	r3, r3, #2
   19244:	str	r3, [r7, #4]
   19248:	b	19180 <__printf_chk@plt+0x8094>
   1924c:	mov	r1, r5
   19250:	bl	10ec4 <strtok@plt>
   19254:	cmp	r0, #0
   19258:	beq	1985c <__printf_chk@plt+0x8770>
   1925c:	add	r2, sp, #104	; 0x68
   19260:	ldr	r1, [pc, #384]	; 193e8 <__printf_chk@plt+0x82fc>
   19264:	bl	11068 <sscanf@plt>
   19268:	cmp	r0, #1
   1926c:	bne	1985c <__printf_chk@plt+0x8770>
   19270:	ldr	r3, [sp, #104]	; 0x68
   19274:	cmp	r3, #0
   19278:	ble	1985c <__printf_chk@plt+0x8770>
   1927c:	str	r3, [r7, #12]
   19280:	b	19044 <__printf_chk@plt+0x7f58>
   19284:	cmp	r5, #0
   19288:	bne	18f9c <__printf_chk@plt+0x7eb0>
   1928c:	ldr	r1, [r7, #20]
   19290:	add	r0, sp, #104	; 0x68
   19294:	bl	17028 <__printf_chk@plt+0x5f3c>
   19298:	ldr	r3, [pc, #404]	; 19434 <__printf_chk@plt+0x8348>
   1929c:	add	r1, sp, #104	; 0x68
   192a0:	mov	r2, r3
   192a4:	ldr	r0, [pc, #268]	; 193b8 <__printf_chk@plt+0x82cc>
   192a8:	mov	r8, r5
   192ac:	bl	17414 <__printf_chk@plt+0x6328>
   192b0:	b	18fa8 <__printf_chk@plt+0x7ebc>
   192b4:	ldr	r1, [pc, #256]	; 193bc <__printf_chk@plt+0x82d0>
   192b8:	mov	r0, r4
   192bc:	bl	11050 <strcmp@plt>
   192c0:	cmp	r0, #0
   192c4:	beq	19338 <__printf_chk@plt+0x824c>
   192c8:	ldr	r1, [pc, #240]	; 193c0 <__printf_chk@plt+0x82d4>
   192cc:	mov	r0, r4
   192d0:	bl	11050 <strcmp@plt>
   192d4:	cmp	r0, #0
   192d8:	bne	19aa4 <__printf_chk@plt+0x89b8>
   192dc:	ldr	r3, [r7, #4]
   192e0:	orr	r3, r3, #16
   192e4:	str	r3, [r7, #4]
   192e8:	b	19180 <__printf_chk@plt+0x8094>
   192ec:	ldr	r3, [r7, #12]
   192f0:	cmp	r3, #0
   192f4:	bne	19330 <__printf_chk@plt+0x8244>
   192f8:	ldr	r2, [pc, #196]	; 193c4 <__printf_chk@plt+0x82d8>
   192fc:	ldr	r3, [r7, #40]	; 0x28
   19300:	ldr	r0, [pc, #192]	; 193c8 <__printf_chk@plt+0x82dc>
   19304:	ldr	r2, [r2]
   19308:	ldr	r1, [pc, #188]	; 193cc <__printf_chk@plt+0x82e0>
   1930c:	cmp	r3, #0
   19310:	add	r2, r2, r2, lsl #1
   19314:	ldr	r0, [r0]
   19318:	add	r2, r2, r2, lsl #3
   1931c:	ldr	r1, [r1]
   19320:	lsl	r2, r2, #3
   19324:	beq	19824 <__printf_chk@plt+0x8738>
   19328:	bl	177e4 <__printf_chk@plt+0x66f8>
   1932c:	str	r0, [r7, #12]
   19330:	mov	r8, #1
   19334:	b	19074 <__printf_chk@plt+0x7f88>
   19338:	ldr	r3, [r7, #4]
   1933c:	orr	r3, r3, #8
   19340:	str	r3, [r7, #4]
   19344:	b	19180 <__printf_chk@plt+0x8094>
   19348:	ldr	r3, [pc, #228]	; 19434 <__printf_chk@plt+0x8348>
   1934c:	ldr	r1, [pc, #124]	; 193d0 <__printf_chk@plt+0x82e4>
   19350:	str	r3, [sp]
   19354:	mov	r2, r3
   19358:	add	r0, sp, #76	; 0x4c
   1935c:	bl	1792c <__printf_chk@plt+0x6840>
   19360:	b	19070 <__printf_chk@plt+0x7f84>
   19364:	nop			; (mov r0, r0)
   19368:	andeq	r0, r0, r0
   1936c:	subsmi	r8, r6, r0
   19370:	andeq	r0, r0, r0
   19374:	subsgt	r8, r6, r0
   19378:	andeq	r2, r3, r0, lsr #27
   1937c:	andeq	r0, r2, ip, rrx
   19380:	muleq	r2, r4, r0
   19384:	andeq	r0, r2, r0, asr #1
   19388:	strdeq	r0, [r2], -r4
   1938c:	andeq	r0, r2, r4, lsr #2
   19390:	andeq	r0, r2, ip, asr r1
   19394:	muleq	r2, r8, r1
   19398:	andeq	r0, r2, ip, asr #16
   1939c:	muleq	r1, r0, r5
   193a0:	andeq	r0, r2, r4, lsr r1
   193a4:	ldrdeq	pc, [r1], -r8
   193a8:	andeq	pc, r1, r8, lsr #30
   193ac:	andeq	r0, r2, r4, ror r0
   193b0:	strdeq	r0, [r2], -ip
   193b4:	andeq	r0, r2, r0, lsr r1
   193b8:	muleq	r2, ip, r0
   193bc:	andeq	r0, r2, r8, lsr r1
   193c0:	andeq	r0, r2, ip, lsr r1
   193c4:	andeq	r3, r3, r4, lsr #32
   193c8:	andeq	r6, r3, r8, lsr #21
   193cc:	andeq	r6, r3, ip, lsr #21
   193d0:			; <UNDEFINED> instruction: 0x000201b4
   193d4:	strheq	r0, [r2], -r8
   193d8:	andeq	r0, r2, r0, lsr #3
   193dc:	andeq	r0, r2, ip, lsr #3
   193e0:	andeq	r0, r2, ip, lsl r2
   193e4:	andeq	r0, r2, r8, asr #4
   193e8:			; <UNDEFINED> instruction: 0x0001f6b4
   193ec:	andeq	r0, r2, ip, lsl #6
   193f0:	andeq	r0, r2, ip, asr #3
   193f4:	andeq	r0, r2, r0, ror #3
   193f8:	andeq	r6, r3, r0, lsl #21
   193fc:	andeq	r0, r2, ip, ror r3
   19400:	andeq	r0, r2, r0, lsl r3
   19404:	andeq	r0, r2, ip, asr #1
   19408:	andeq	r0, r2, r0, lsl #2
   1940c:	andeq	r0, r2, r0, lsr #4
   19410:	strdeq	r0, [r2], -r8
   19414:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   19418:	andeq	r0, r2, ip, lsr #5
   1941c:	muleq	r2, r0, r2
   19420:	andeq	r0, r2, r0, ror r2
   19424:	andeq	r0, r2, ip, asr r2
   19428:	andeq	r0, r2, r8, lsr r3
   1942c:	andeq	r0, r2, r8, ror #5
   19430:	andeq	r0, r2, r0, asr #2
   19434:	andeq	r6, r3, r8, asr #20
   19438:	andeq	r0, r2, ip, ror #2
   1943c:	mov	fp, #0
   19440:	str	fp, [sp, #92]	; 0x5c
   19444:	str	fp, [sp, #20]
   19448:	ldr	r5, [pc, #-124]	; 193d4 <__printf_chk@plt+0x82e8>
   1944c:	ldr	fp, [pc, #-92]	; 193f8 <__printf_chk@plt+0x830c>
   19450:	ldr	r1, [pc, #-128]	; 193d8 <__printf_chk@plt+0x82ec>
   19454:	mov	r0, r4
   19458:	bl	11050 <strcmp@plt>
   1945c:	cmp	r0, #0
   19460:	bne	19500 <__printf_chk@plt+0x8414>
   19464:	ldr	r3, [sp, #16]
   19468:	cmp	r3, #0
   1946c:	bne	19330 <__printf_chk@plt+0x8244>
   19470:	ldr	r8, [pc, #-144]	; 193e8 <__printf_chk@plt+0x82fc>
   19474:	add	r0, sp, #76	; 0x4c
   19478:	bl	179c0 <__printf_chk@plt+0x68d4>
   1947c:	cmp	r0, #0
   19480:	beq	197cc <__printf_chk@plt+0x86e0>
   19484:	mov	r1, r5
   19488:	ldr	r0, [sp, #100]	; 0x64
   1948c:	bl	10ec4 <strtok@plt>
   19490:	subs	r4, r0, #0
   19494:	beq	19474 <__printf_chk@plt+0x8388>
   19498:	mov	r1, r5
   1949c:	mov	r0, #0
   194a0:	bl	10ec4 <strtok@plt>
   194a4:	subs	r6, r0, #0
   194a8:	beq	19450 <__printf_chk@plt+0x8364>
   194ac:	mov	r1, r5
   194b0:	mov	r0, #0
   194b4:	bl	10ec4 <strtok@plt>
   194b8:	subs	sl, r0, #0
   194bc:	beq	19730 <__printf_chk@plt+0x8644>
   194c0:	add	r2, sp, #56	; 0x38
   194c4:	mov	r1, r8
   194c8:	bl	11068 <sscanf@plt>
   194cc:	cmp	r0, #1
   194d0:	bne	19758 <__printf_chk@plt+0x866c>
   194d4:	mov	r0, r4
   194d8:	bl	1c560 <__printf_chk@plt+0xb474>
   194dc:	mov	r4, r0
   194e0:	mov	r0, r6
   194e4:	bl	1c560 <__printf_chk@plt+0xb474>
   194e8:	mov	r2, r0
   194ec:	mov	r1, r4
   194f0:	ldr	r3, [sp, #56]	; 0x38
   194f4:	mov	r0, r7
   194f8:	bl	183f4 <__printf_chk@plt+0x7308>
   194fc:	b	19474 <__printf_chk@plt+0x8388>
   19500:	ldr	r1, [pc, #-300]	; 193dc <__printf_chk@plt+0x82f0>
   19504:	mov	r0, r4
   19508:	bl	11050 <strcmp@plt>
   1950c:	cmp	r0, #0
   19510:	bne	19a24 <__printf_chk@plt+0x8938>
   19514:	ldr	r3, [sp, #16]
   19518:	cmp	r3, #0
   1951c:	bne	19330 <__printf_chk@plt+0x8244>
   19520:	ldr	sl, [pc, #-328]	; 193e0 <__printf_chk@plt+0x82f4>
   19524:	mov	r6, r3
   19528:	add	r0, sp, #76	; 0x4c
   1952c:	bl	179c0 <__printf_chk@plt+0x68d4>
   19530:	cmp	r0, #0
   19534:	beq	197bc <__printf_chk@plt+0x86d0>
   19538:	mov	r1, r5
   1953c:	ldr	r0, [sp, #100]	; 0x64
   19540:	bl	10ec4 <strtok@plt>
   19544:	subs	r4, r0, #0
   19548:	beq	19528 <__printf_chk@plt+0x843c>
   1954c:	mov	r1, r5
   19550:	mov	r0, #0
   19554:	bl	10ec4 <strtok@plt>
   19558:	subs	r3, r0, #0
   1955c:	beq	19810 <__printf_chk@plt+0x8724>
   19560:	ldrb	r3, [r3]
   19564:	cmp	r3, #34	; 0x22
   19568:	bne	195a4 <__printf_chk@plt+0x84b8>
   1956c:	cmp	r6, #0
   19570:	beq	198e4 <__printf_chk@plt+0x87f8>
   19574:	mov	r1, sl
   19578:	mov	r0, r4
   1957c:	bl	11050 <strcmp@plt>
   19580:	cmp	r0, #0
   19584:	beq	198bc <__printf_chk@plt+0x87d0>
   19588:	mov	r0, r4
   1958c:	bl	1c560 <__printf_chk@plt+0xb474>
   19590:	mov	r1, r0
   19594:	mov	r2, r6
   19598:	mov	r0, r7
   1959c:	bl	18cf4 <__printf_chk@plt+0x7c08>
   195a0:	b	19528 <__printf_chk@plt+0x843c>
   195a4:	add	ip, sp, #132	; 0x84
   195a8:	add	r1, sp, #124	; 0x7c
   195ac:	add	r2, sp, #128	; 0x80
   195b0:	add	r3, sp, #120	; 0x78
   195b4:	mov	r6, #0
   195b8:	str	r1, [sp, #8]
   195bc:	str	r2, [sp, #4]
   195c0:	str	r3, [sp]
   195c4:	str	ip, [sp, #12]
   195c8:	add	r3, sp, #116	; 0x74
   195cc:	add	r2, sp, #112	; 0x70
   195d0:	ldr	r1, [pc, #-500]	; 193e4 <__printf_chk@plt+0x82f8>
   195d4:	str	r6, [sp, #116]	; 0x74
   195d8:	str	r6, [sp, #120]	; 0x78
   195dc:	str	r6, [sp, #124]	; 0x7c
   195e0:	str	r6, [sp, #128]	; 0x80
   195e4:	str	r6, [sp, #132]	; 0x84
   195e8:	bl	11068 <sscanf@plt>
   195ec:	cmp	r0, r6
   195f0:	ble	199ec <__printf_chk@plt+0x8900>
   195f4:	mov	r1, r5
   195f8:	mov	r0, r6
   195fc:	bl	10ec4 <strtok@plt>
   19600:	cmp	r0, #0
   19604:	beq	199b4 <__printf_chk@plt+0x88c8>
   19608:	add	r2, sp, #32
   1960c:	ldr	r1, [pc, #-556]	; 193e8 <__printf_chk@plt+0x82fc>
   19610:	bl	11068 <sscanf@plt>
   19614:	cmp	r0, #1
   19618:	bne	1997c <__printf_chk@plt+0x8890>
   1961c:	ldr	r3, [sp, #32]
   19620:	cmp	r3, #255	; 0xff
   19624:	bhi	19944 <__printf_chk@plt+0x8858>
   19628:	mov	r1, r5
   1962c:	mov	r0, r6
   19630:	strb	r3, [sp, #104]	; 0x68
   19634:	bl	10ec4 <strtok@plt>
   19638:	subs	r8, r0, #0
   1963c:	beq	1990c <__printf_chk@plt+0x8820>
   19640:	mov	r2, r6
   19644:	add	r1, sp, #36	; 0x24
   19648:	bl	10e7c <strtol@plt>
   1964c:	cmp	r0, #0
   19650:	str	r0, [sp, #108]	; 0x6c
   19654:	bne	19664 <__printf_chk@plt+0x8578>
   19658:	ldr	r3, [sp, #36]	; 0x24
   1965c:	cmp	r3, r8
   19660:	beq	19a5c <__printf_chk@plt+0x8970>
   19664:	ldr	r3, [fp]
   19668:	cmp	r3, #0
   1966c:	bne	196f8 <__printf_chk@plt+0x860c>
   19670:	mov	r1, r5
   19674:	mov	r0, #0
   19678:	bl	10ec4 <strtok@plt>
   1967c:	subs	r6, r0, #0
   19680:	beq	19694 <__printf_chk@plt+0x85a8>
   19684:	ldr	r1, [pc, #-672]	; 193ec <__printf_chk@plt+0x8300>
   19688:	bl	11050 <strcmp@plt>
   1968c:	cmp	r0, #0
   19690:	bne	19710 <__printf_chk@plt+0x8624>
   19694:	mov	r3, #0
   19698:	str	r3, [sp, #136]	; 0x88
   1969c:	mov	r1, sl
   196a0:	mov	r0, r4
   196a4:	bl	11050 <strcmp@plt>
   196a8:	cmp	r0, #0
   196ac:	bne	196d0 <__printf_chk@plt+0x85e4>
   196b0:	ldr	r0, [sp, #108]	; 0x6c
   196b4:	bl	1c4a4 <__printf_chk@plt+0xb3b8>
   196b8:	mov	r6, r0
   196bc:	mov	r1, r0
   196c0:	add	r2, sp, #104	; 0x68
   196c4:	mov	r0, r7
   196c8:	bl	18c04 <__printf_chk@plt+0x7b18>
   196cc:	b	19528 <__printf_chk@plt+0x843c>
   196d0:	mov	r0, r4
   196d4:	bl	1c560 <__printf_chk@plt+0xb474>
   196d8:	mov	r6, r0
   196dc:	mov	r1, r0
   196e0:	add	r2, sp, #104	; 0x68
   196e4:	mov	r0, r7
   196e8:	bl	18c04 <__printf_chk@plt+0x7b18>
   196ec:	ldr	r0, [sp, #108]	; 0x6c
   196f0:	bl	1c4a4 <__printf_chk@plt+0xb3b8>
   196f4:	b	19590 <__printf_chk@plt+0x84a4>
   196f8:	bl	10ef4 <wcwidth@plt>
   196fc:	cmp	r0, #1
   19700:	ldrgt	r3, [sp, #112]	; 0x70
   19704:	mulgt	r0, r0, r3
   19708:	strgt	r0, [sp, #112]	; 0x70
   1970c:	b	19670 <__printf_chk@plt+0x8584>
   19710:	mov	r0, r6
   19714:	bl	11008 <strlen@plt>
   19718:	add	r0, r0, #1
   1971c:	bl	10ed0 <_Znaj@plt>
   19720:	mov	r1, r6
   19724:	bl	10f0c <strcpy@plt>
   19728:	str	r0, [sp, #136]	; 0x88
   1972c:	b	1969c <__printf_chk@plt+0x85b0>
   19730:	ldr	r3, [sp, #96]	; 0x60
   19734:	cmp	r3, #0
   19738:	bne	19070 <__printf_chk@plt+0x7f84>
   1973c:	ldr	r3, [pc, #-784]	; 19434 <__printf_chk@plt+0x8348>
   19740:	ldr	r1, [pc, #-856]	; 193f0 <__printf_chk@plt+0x8304>
   19744:	str	r3, [sp]
   19748:	mov	r2, r3
   1974c:	add	r0, sp, #76	; 0x4c
   19750:	bl	1792c <__printf_chk@plt+0x6840>
   19754:	b	19070 <__printf_chk@plt+0x7f84>
   19758:	add	r5, sp, #104	; 0x68
   1975c:	mov	r1, sl
   19760:	mov	r0, r5
   19764:	bl	17028 <__printf_chk@plt+0x5f3c>
   19768:	ldr	r3, [sp, #96]	; 0x60
   1976c:	cmp	r3, #0
   19770:	bne	19070 <__printf_chk@plt+0x7f84>
   19774:	ldr	r3, [pc, #-840]	; 19434 <__printf_chk@plt+0x8348>
   19778:	mov	r2, r5
   1977c:	str	r3, [sp]
   19780:	ldr	r1, [pc, #-916]	; 193f4 <__printf_chk@plt+0x8308>
   19784:	add	r0, sp, #76	; 0x4c
   19788:	bl	1792c <__printf_chk@plt+0x6840>
   1978c:	b	19070 <__printf_chk@plt+0x7f84>
   19790:	mov	r1, r5
   19794:	bl	10ec4 <strtok@plt>
   19798:	subs	r4, r0, #0
   1979c:	beq	19adc <__printf_chk@plt+0x89f0>
   197a0:	bl	11008 <strlen@plt>
   197a4:	add	r0, r0, #1
   197a8:	bl	10ed0 <_Znaj@plt>
   197ac:	str	r0, [r7, #24]
   197b0:	mov	r1, r4
   197b4:	bl	10f0c <strcpy@plt>
   197b8:	b	19044 <__printf_chk@plt+0x7f58>
   197bc:	cmp	r6, #0
   197c0:	movne	r3, #1
   197c4:	strne	r3, [sp, #20]
   197c8:	beq	19834 <__printf_chk@plt+0x8748>
   197cc:	mov	r0, r7
   197d0:	bl	18b10 <__printf_chk@plt+0x7a24>
   197d4:	ldr	r3, [pc, #-996]	; 193f8 <__printf_chk@plt+0x830c>
   197d8:	ldr	r2, [sp, #20]
   197dc:	ldr	r3, [r3]
   197e0:	orrs	r3, r2, r3
   197e4:	bne	192ec <__printf_chk@plt+0x8200>
   197e8:	ldr	r3, [sp, #96]	; 0x60
   197ec:	cmp	r3, #0
   197f0:	bne	19070 <__printf_chk@plt+0x7f84>
   197f4:	ldr	r3, [pc, #-968]	; 19434 <__printf_chk@plt+0x8348>
   197f8:	ldr	r1, [pc, #-1028]	; 193fc <__printf_chk@plt+0x8310>
   197fc:	str	r3, [sp]
   19800:	mov	r2, r3
   19804:	add	r0, sp, #76	; 0x4c
   19808:	bl	1792c <__printf_chk@plt+0x6840>
   1980c:	b	19070 <__printf_chk@plt+0x7f84>
   19810:	cmp	r6, #0
   19814:	beq	19834 <__printf_chk@plt+0x8748>
   19818:	mov	r3, #1
   1981c:	str	r3, [sp, #20]
   19820:	b	19450 <__printf_chk@plt+0x8364>
   19824:	bl	176d0 <__printf_chk@plt+0x65e4>
   19828:	mov	r8, #1
   1982c:	str	r0, [r7, #12]
   19830:	b	19074 <__printf_chk@plt+0x7f88>
   19834:	ldr	r3, [sp, #96]	; 0x60
   19838:	cmp	r3, #0
   1983c:	bne	19070 <__printf_chk@plt+0x7f84>
   19840:	ldr	r3, [pc, #-1044]	; 19434 <__printf_chk@plt+0x8348>
   19844:	ldr	r1, [pc, #-1100]	; 19400 <__printf_chk@plt+0x8314>
   19848:	str	r3, [sp]
   1984c:	mov	r2, r3
   19850:	add	r0, sp, #76	; 0x4c
   19854:	bl	1792c <__printf_chk@plt+0x6840>
   19858:	b	19070 <__printf_chk@plt+0x7f84>
   1985c:	ldr	r3, [sp, #96]	; 0x60
   19860:	cmp	r3, #0
   19864:	bne	19074 <__printf_chk@plt+0x7f88>
   19868:	ldr	r3, [pc, #-1084]	; 19434 <__printf_chk@plt+0x8348>
   1986c:	ldr	r1, [pc, #-1136]	; 19404 <__printf_chk@plt+0x8318>
   19870:	str	r3, [sp]
   19874:	mov	r2, r3
   19878:	add	r0, sp, #76	; 0x4c
   1987c:	bl	1792c <__printf_chk@plt+0x6840>
   19880:	b	19074 <__printf_chk@plt+0x7f88>
   19884:	add	r5, sp, #104	; 0x68
   19888:	mov	r1, r4
   1988c:	mov	r0, r5
   19890:	bl	17028 <__printf_chk@plt+0x5f3c>
   19894:	ldr	r3, [sp, #96]	; 0x60
   19898:	cmp	r3, #0
   1989c:	bne	19074 <__printf_chk@plt+0x7f88>
   198a0:	ldr	r3, [pc, #-1140]	; 19434 <__printf_chk@plt+0x8348>
   198a4:	mov	r2, r5
   198a8:	str	r3, [sp]
   198ac:	ldr	r1, [pc, #-1196]	; 19408 <__printf_chk@plt+0x831c>
   198b0:	add	r0, sp, #76	; 0x4c
   198b4:	bl	1792c <__printf_chk@plt+0x6840>
   198b8:	b	19074 <__printf_chk@plt+0x7f88>
   198bc:	ldr	r3, [sp, #96]	; 0x60
   198c0:	cmp	r3, #0
   198c4:	bne	19070 <__printf_chk@plt+0x7f84>
   198c8:	ldr	r3, [pc, #-1180]	; 19434 <__printf_chk@plt+0x8348>
   198cc:	ldr	r1, [pc, #-1224]	; 1940c <__printf_chk@plt+0x8320>
   198d0:	str	r3, [sp]
   198d4:	mov	r2, r3
   198d8:	add	r0, sp, #76	; 0x4c
   198dc:	bl	1792c <__printf_chk@plt+0x6840>
   198e0:	b	19070 <__printf_chk@plt+0x7f84>
   198e4:	ldr	r3, [sp, #96]	; 0x60
   198e8:	cmp	r3, #0
   198ec:	bne	19070 <__printf_chk@plt+0x7f84>
   198f0:	ldr	r3, [pc, #-1220]	; 19434 <__printf_chk@plt+0x8348>
   198f4:	ldr	r1, [pc, #-1260]	; 19410 <__printf_chk@plt+0x8324>
   198f8:	str	r3, [sp]
   198fc:	mov	r2, r3
   19900:	add	r0, sp, #76	; 0x4c
   19904:	bl	1792c <__printf_chk@plt+0x6840>
   19908:	b	19070 <__printf_chk@plt+0x7f84>
   1990c:	add	r5, sp, #56	; 0x38
   19910:	mov	r1, r4
   19914:	mov	r0, r5
   19918:	bl	17028 <__printf_chk@plt+0x5f3c>
   1991c:	ldr	r3, [sp, #96]	; 0x60
   19920:	cmp	r3, #0
   19924:	bne	19070 <__printf_chk@plt+0x7f84>
   19928:	ldr	r3, [pc, #-1276]	; 19434 <__printf_chk@plt+0x8348>
   1992c:	mov	r2, r5
   19930:	str	r3, [sp]
   19934:	ldr	r1, [pc, #-1320]	; 19414 <__printf_chk@plt+0x8328>
   19938:	add	r0, sp, #76	; 0x4c
   1993c:	bl	1792c <__printf_chk@plt+0x6840>
   19940:	b	19070 <__printf_chk@plt+0x7f84>
   19944:	add	r5, sp, #56	; 0x38
   19948:	mov	r1, r3
   1994c:	mov	r0, r5
   19950:	bl	17054 <__printf_chk@plt+0x5f68>
   19954:	ldr	r3, [sp, #96]	; 0x60
   19958:	cmp	r3, #0
   1995c:	bne	19070 <__printf_chk@plt+0x7f84>
   19960:	ldr	r3, [pc, #-1332]	; 19434 <__printf_chk@plt+0x8348>
   19964:	mov	r2, r5
   19968:	str	r3, [sp]
   1996c:	ldr	r1, [pc, #-1372]	; 19418 <__printf_chk@plt+0x832c>
   19970:	add	r0, sp, #76	; 0x4c
   19974:	bl	1792c <__printf_chk@plt+0x6840>
   19978:	b	19070 <__printf_chk@plt+0x7f84>
   1997c:	add	r5, sp, #56	; 0x38
   19980:	mov	r1, r4
   19984:	mov	r0, r5
   19988:	bl	17028 <__printf_chk@plt+0x5f3c>
   1998c:	ldr	r3, [sp, #96]	; 0x60
   19990:	cmp	r3, #0
   19994:	bne	19070 <__printf_chk@plt+0x7f84>
   19998:	ldr	r3, [pc, #-1388]	; 19434 <__printf_chk@plt+0x8348>
   1999c:	mov	r2, r5
   199a0:	str	r3, [sp]
   199a4:	ldr	r1, [pc, #-1424]	; 1941c <__printf_chk@plt+0x8330>
   199a8:	add	r0, sp, #76	; 0x4c
   199ac:	bl	1792c <__printf_chk@plt+0x6840>
   199b0:	b	19070 <__printf_chk@plt+0x7f84>
   199b4:	add	r5, sp, #56	; 0x38
   199b8:	mov	r1, r4
   199bc:	mov	r0, r5
   199c0:	bl	17028 <__printf_chk@plt+0x5f3c>
   199c4:	ldr	r3, [sp, #96]	; 0x60
   199c8:	cmp	r3, #0
   199cc:	bne	19070 <__printf_chk@plt+0x7f84>
   199d0:	ldr	r3, [pc, #-1444]	; 19434 <__printf_chk@plt+0x8348>
   199d4:	mov	r2, r5
   199d8:	str	r3, [sp]
   199dc:	ldr	r1, [pc, #-1476]	; 19420 <__printf_chk@plt+0x8334>
   199e0:	add	r0, sp, #76	; 0x4c
   199e4:	bl	1792c <__printf_chk@plt+0x6840>
   199e8:	b	19070 <__printf_chk@plt+0x7f84>
   199ec:	add	r5, sp, #56	; 0x38
   199f0:	mov	r1, r4
   199f4:	mov	r0, r5
   199f8:	bl	17028 <__printf_chk@plt+0x5f3c>
   199fc:	ldr	r3, [sp, #96]	; 0x60
   19a00:	cmp	r3, r6
   19a04:	bne	19070 <__printf_chk@plt+0x7f84>
   19a08:	ldr	r3, [pc, #-1500]	; 19434 <__printf_chk@plt+0x8348>
   19a0c:	mov	r2, r5
   19a10:	str	r3, [sp]
   19a14:	ldr	r1, [pc, #-1528]	; 19424 <__printf_chk@plt+0x8338>
   19a18:	add	r0, sp, #76	; 0x4c
   19a1c:	bl	1792c <__printf_chk@plt+0x6840>
   19a20:	b	19070 <__printf_chk@plt+0x7f84>
   19a24:	add	r5, sp, #104	; 0x68
   19a28:	mov	r1, r4
   19a2c:	mov	r0, r5
   19a30:	bl	17028 <__printf_chk@plt+0x5f3c>
   19a34:	ldr	r3, [sp, #96]	; 0x60
   19a38:	cmp	r3, #0
   19a3c:	bne	19070 <__printf_chk@plt+0x7f84>
   19a40:	ldr	r3, [pc, #-1556]	; 19434 <__printf_chk@plt+0x8348>
   19a44:	mov	r2, r5
   19a48:	str	r3, [sp]
   19a4c:	ldr	r1, [pc, #-1580]	; 19428 <__printf_chk@plt+0x833c>
   19a50:	add	r0, sp, #76	; 0x4c
   19a54:	bl	1792c <__printf_chk@plt+0x6840>
   19a58:	b	19070 <__printf_chk@plt+0x7f84>
   19a5c:	mov	r1, r8
   19a60:	add	r0, sp, #40	; 0x28
   19a64:	bl	17028 <__printf_chk@plt+0x5f3c>
   19a68:	add	r5, sp, #56	; 0x38
   19a6c:	mov	r1, r4
   19a70:	mov	r0, r5
   19a74:	bl	17028 <__printf_chk@plt+0x5f3c>
   19a78:	ldr	r3, [sp, #96]	; 0x60
   19a7c:	cmp	r3, #0
   19a80:	bne	19070 <__printf_chk@plt+0x7f84>
   19a84:	ldr	r1, [pc, #-1624]	; 19434 <__printf_chk@plt+0x8348>
   19a88:	mov	r3, r5
   19a8c:	str	r1, [sp]
   19a90:	add	r2, sp, #40	; 0x28
   19a94:	ldr	r1, [pc, #-1648]	; 1942c <__printf_chk@plt+0x8340>
   19a98:	add	r0, sp, #76	; 0x4c
   19a9c:	bl	1792c <__printf_chk@plt+0x6840>
   19aa0:	b	19070 <__printf_chk@plt+0x7f84>
   19aa4:	add	r5, sp, #104	; 0x68
   19aa8:	mov	r1, r4
   19aac:	mov	r0, r5
   19ab0:	bl	17028 <__printf_chk@plt+0x5f3c>
   19ab4:	ldr	r3, [sp, #96]	; 0x60
   19ab8:	cmp	r3, #0
   19abc:	bne	19074 <__printf_chk@plt+0x7f88>
   19ac0:	ldr	r3, [pc, #-1684]	; 19434 <__printf_chk@plt+0x8348>
   19ac4:	mov	r2, r5
   19ac8:	str	r3, [sp]
   19acc:	ldr	r1, [pc, #-1700]	; 19430 <__printf_chk@plt+0x8344>
   19ad0:	add	r0, sp, #76	; 0x4c
   19ad4:	bl	1792c <__printf_chk@plt+0x6840>
   19ad8:	b	19074 <__printf_chk@plt+0x7f88>
   19adc:	ldr	r3, [sp, #96]	; 0x60
   19ae0:	cmp	r3, #0
   19ae4:	bne	19070 <__printf_chk@plt+0x7f84>
   19ae8:	ldr	r3, [pc, #-1724]	; 19434 <__printf_chk@plt+0x8348>
   19aec:	ldr	r1, [pc, #-1724]	; 19438 <__printf_chk@plt+0x834c>
   19af0:	str	r3, [sp]
   19af4:	mov	r2, r3
   19af8:	add	r0, sp, #76	; 0x4c
   19afc:	bl	1792c <__printf_chk@plt+0x6840>
   19b00:	b	19070 <__printf_chk@plt+0x7f84>
   19b04:	bl	10f30 <__stack_chk_fail@plt>
   19b08:	add	r0, sp, #76	; 0x4c
   19b0c:	bl	17988 <__printf_chk@plt+0x689c>
   19b10:	bl	10f3c <__cxa_end_cleanup@plt>
   19b14:	push	{r4, r5, r6, r7, r8, lr}
   19b18:	mov	r7, r0
   19b1c:	mov	r0, #72	; 0x48
   19b20:	mov	r5, r1
   19b24:	mov	r6, r2
   19b28:	bl	1c6bc <_Znwj@@Base>
   19b2c:	mov	r1, r7
   19b30:	mov	r4, r0
   19b34:	bl	17d04 <__printf_chk@plt+0x6c18>
   19b38:	mov	r2, r6
   19b3c:	mov	r1, r5
   19b40:	mov	r0, r4
   19b44:	bl	18f58 <__printf_chk@plt+0x7e6c>
   19b48:	subs	r3, r0, #0
   19b4c:	beq	19b58 <__printf_chk@plt+0x8a6c>
   19b50:	mov	r0, r4
   19b54:	pop	{r4, r5, r6, r7, r8, pc}
   19b58:	ldr	r2, [r4]
   19b5c:	mov	r0, r4
   19b60:	mov	r4, r3
   19b64:	ldr	r3, [r2, #4]
   19b68:	blx	r3
   19b6c:	mov	r0, r4
   19b70:	pop	{r4, r5, r6, r7, r8, pc}
   19b74:	mov	r0, r4
   19b78:	bl	1c70c <_ZdlPv@@Base>
   19b7c:	bl	10f3c <__cxa_end_cleanup@plt>
   19b80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b84:	vpush	{d8}
   19b88:	ldr	r3, [pc, #1048]	; 19fa8 <__printf_chk@plt+0x8ebc>
   19b8c:	mov	r7, #0
   19b90:	ldr	r0, [pc, #1044]	; 19fac <__printf_chk@plt+0x8ec0>
   19b94:	sub	sp, sp, #100	; 0x64
   19b98:	ldr	r3, [r3]
   19b9c:	add	r1, sp, #32
   19ba0:	str	r3, [sp, #92]	; 0x5c
   19ba4:	str	r7, [sp, #28]
   19ba8:	bl	1a748 <__printf_chk@plt+0x965c>
   19bac:	subs	fp, r0, #0
   19bb0:	beq	1a188 <__printf_chk@plt+0x909c>
   19bb4:	vldr	d8, [pc, #996]	; 19fa0 <__printf_chk@plt+0x8eb4>
   19bb8:	ldr	r3, [sp, #32]
   19bbc:	ldr	r2, [pc, #1104]	; 1a014 <__printf_chk@plt+0x8f28>
   19bc0:	ldr	r5, [pc, #1000]	; 19fb0 <__printf_chk@plt+0x8ec4>
   19bc4:	ldr	r6, [pc, #1000]	; 19fb4 <__printf_chk@plt+0x8ec8>
   19bc8:	ldr	r4, [pc, #1000]	; 19fb8 <__printf_chk@plt+0x8ecc>
   19bcc:	ldr	r8, [pc, #1000]	; 19fbc <__printf_chk@plt+0x8ed0>
   19bd0:	str	r3, [sp, #68]	; 0x44
   19bd4:	mov	r3, #1
   19bd8:	str	fp, [sp, #64]	; 0x40
   19bdc:	str	r7, [sp, #72]	; 0x48
   19be0:	str	r7, [sp, #76]	; 0x4c
   19be4:	str	r7, [sp, #84]	; 0x54
   19be8:	str	r7, [sp, #88]	; 0x58
   19bec:	str	r7, [r2]
   19bf0:	str	r3, [sp, #80]	; 0x50
   19bf4:	add	r0, sp, #64	; 0x40
   19bf8:	bl	179c0 <__printf_chk@plt+0x68d4>
   19bfc:	cmp	r0, #0
   19c00:	beq	1a134 <__printf_chk@plt+0x9048>
   19c04:	mov	r1, r5
   19c08:	ldr	r0, [sp, #88]	; 0x58
   19c0c:	bl	10ec4 <strtok@plt>
   19c10:	mov	r9, #0
   19c14:	mov	sl, r0
   19c18:	mov	r0, r6
   19c1c:	b	19c28 <__printf_chk@plt+0x8b3c>
   19c20:	ldr	r0, [r4, r3, lsl #3]
   19c24:	mov	r9, r3
   19c28:	mov	r1, sl
   19c2c:	bl	11050 <strcmp@plt>
   19c30:	add	r3, r9, #1
   19c34:	clz	r7, r0
   19c38:	lsr	r7, r7, #5
   19c3c:	cmp	r3, #9
   19c40:	orrhi	r7, r7, #1
   19c44:	cmp	r7, #0
   19c48:	mov	fp, r0
   19c4c:	beq	19c20 <__printf_chk@plt+0x8b34>
   19c50:	cmp	r0, #0
   19c54:	beq	19cb8 <__printf_chk@plt+0x8bcc>
   19c58:	mov	r1, sl
   19c5c:	mov	r0, r8
   19c60:	bl	11050 <strcmp@plt>
   19c64:	cmp	r0, #0
   19c68:	beq	19d1c <__printf_chk@plt+0x8c30>
   19c6c:	mov	r1, sl
   19c70:	ldr	r0, [pc, #840]	; 19fc0 <__printf_chk@plt+0x8ed4>
   19c74:	bl	11050 <strcmp@plt>
   19c78:	subs	fp, r0, #0
   19c7c:	beq	19dcc <__printf_chk@plt+0x8ce0>
   19c80:	mov	r1, sl
   19c84:	ldr	r0, [pc, #824]	; 19fc4 <__printf_chk@plt+0x8ed8>
   19c88:	bl	11050 <strcmp@plt>
   19c8c:	cmp	r0, #0
   19c90:	beq	19ef0 <__printf_chk@plt+0x8e04>
   19c94:	mov	r1, sl
   19c98:	ldr	r0, [pc, #808]	; 19fc8 <__printf_chk@plt+0x8edc>
   19c9c:	bl	11050 <strcmp@plt>
   19ca0:	cmp	r0, #0
   19ca4:	bne	19d4c <__printf_chk@plt+0x8c60>
   19ca8:	ldr	r3, [pc, #796]	; 19fcc <__printf_chk@plt+0x8ee0>
   19cac:	mov	r2, #1
   19cb0:	str	r2, [r3]
   19cb4:	b	19bf4 <__printf_chk@plt+0x8b08>
   19cb8:	mov	r1, r5
   19cbc:	bl	10ec4 <strtok@plt>
   19cc0:	subs	r7, r0, #0
   19cc4:	beq	1a510 <__printf_chk@plt+0x9424>
   19cc8:	ldr	r3, [pc, #768]	; 19fd0 <__printf_chk@plt+0x8ee4>
   19ccc:	ldr	r1, [pc, #768]	; 19fd4 <__printf_chk@plt+0x8ee8>
   19cd0:	add	r9, r3, r9, lsl #3
   19cd4:	ldr	r2, [r9, #24]
   19cd8:	bl	11068 <sscanf@plt>
   19cdc:	cmp	r0, #1
   19ce0:	beq	19bf4 <__printf_chk@plt+0x8b08>
   19ce4:	add	r9, sp, #48	; 0x30
   19ce8:	mov	r1, r7
   19cec:	mov	r0, r9
   19cf0:	bl	17028 <__printf_chk@plt+0x5f3c>
   19cf4:	ldr	r3, [sp, #84]	; 0x54
   19cf8:	cmp	r3, #0
   19cfc:	bne	19e70 <__printf_chk@plt+0x8d84>
   19d00:	ldr	r3, [pc, #908]	; 1a094 <__printf_chk@plt+0x8fa8>
   19d04:	mov	r2, r9
   19d08:	str	r3, [sp]
   19d0c:	ldr	r1, [pc, #708]	; 19fd8 <__printf_chk@plt+0x8eec>
   19d10:	add	r0, sp, #64	; 0x40
   19d14:	bl	1792c <__printf_chk@plt+0x6840>
   19d18:	b	19e70 <__printf_chk@plt+0x8d84>
   19d1c:	mov	r1, r5
   19d20:	bl	10ec4 <strtok@plt>
   19d24:	subs	r7, r0, #0
   19d28:	beq	1a548 <__printf_chk@plt+0x945c>
   19d2c:	bl	11008 <strlen@plt>
   19d30:	add	r0, r0, #1
   19d34:	bl	10ed0 <_Znaj@plt>
   19d38:	mov	r1, r7
   19d3c:	bl	10f0c <strcpy@plt>
   19d40:	ldr	r3, [pc, #660]	; 19fdc <__printf_chk@plt+0x8ef0>
   19d44:	str	r0, [r3]
   19d48:	b	19bf4 <__printf_chk@plt+0x8b08>
   19d4c:	mov	r1, sl
   19d50:	ldr	r0, [pc, #648]	; 19fe0 <__printf_chk@plt+0x8ef4>
   19d54:	bl	11050 <strcmp@plt>
   19d58:	cmp	r0, #0
   19d5c:	ldreq	r3, [pc, #640]	; 19fe4 <__printf_chk@plt+0x8ef8>
   19d60:	moveq	r2, #1
   19d64:	streq	r2, [r3]
   19d68:	beq	19bf4 <__printf_chk@plt+0x8b08>
   19d6c:	mov	r1, sl
   19d70:	ldr	r0, [pc, #624]	; 19fe8 <__printf_chk@plt+0x8efc>
   19d74:	bl	11050 <strcmp@plt>
   19d78:	subs	fp, r0, #0
   19d7c:	beq	19f68 <__printf_chk@plt+0x8e7c>
   19d80:	mov	r1, sl
   19d84:	ldr	r0, [pc, #608]	; 19fec <__printf_chk@plt+0x8f00>
   19d88:	bl	11050 <strcmp@plt>
   19d8c:	cmp	r0, #0
   19d90:	beq	1a21c <__printf_chk@plt+0x9130>
   19d94:	mov	r1, sl
   19d98:	ldr	r0, [pc, #592]	; 19ff0 <__printf_chk@plt+0x8f04>
   19d9c:	bl	11050 <strcmp@plt>
   19da0:	cmp	r0, #0
   19da4:	beq	19f58 <__printf_chk@plt+0x8e6c>
   19da8:	mov	r1, sl
   19dac:	ldr	r0, [pc, #576]	; 19ff4 <__printf_chk@plt+0x8f08>
   19db0:	bl	11050 <strcmp@plt>
   19db4:	cmp	r0, #0
   19db8:	bne	1a1a0 <__printf_chk@plt+0x90b4>
   19dbc:	ldr	r3, [pc, #564]	; 19ff8 <__printf_chk@plt+0x8f0c>
   19dc0:	mov	r2, #1
   19dc4:	str	r2, [r3]
   19dc8:	b	19bf4 <__printf_chk@plt+0x8b08>
   19dcc:	mov	r1, r5
   19dd0:	bl	10ec4 <strtok@plt>
   19dd4:	subs	r7, r0, #0
   19dd8:	beq	1a570 <__printf_chk@plt+0x9484>
   19ddc:	add	r2, sp, #28
   19de0:	ldr	r1, [pc, #492]	; 19fd4 <__printf_chk@plt+0x8ee8>
   19de4:	bl	11068 <sscanf@plt>
   19de8:	cmp	r0, #1
   19dec:	bne	1a570 <__printf_chk@plt+0x9484>
   19df0:	ldr	r3, [sp, #28]
   19df4:	cmp	r3, #0
   19df8:	ble	1a570 <__printf_chk@plt+0x9484>
   19dfc:	add	r3, r3, #1
   19e00:	cmn	r3, #-536870910	; 0xe0000002
   19e04:	mvngt	r0, #0
   19e08:	lslle	r0, r3, #2
   19e0c:	bl	10ed0 <_Znaj@plt>
   19e10:	ldr	r9, [pc, #552]	; 1a040 <__printf_chk@plt+0x8f54>
   19e14:	ldr	r3, [sp, #28]
   19e18:	cmp	r3, #0
   19e1c:	str	r0, [r9]
   19e20:	ble	19ecc <__printf_chk@plt+0x8de0>
   19e24:	mov	r1, r5
   19e28:	mov	r0, #0
   19e2c:	bl	10ec4 <strtok@plt>
   19e30:	subs	r7, r0, #0
   19e34:	beq	19e50 <__printf_chk@plt+0x8d64>
   19e38:	b	19e9c <__printf_chk@plt+0x8db0>
   19e3c:	mov	r1, r5
   19e40:	ldr	r0, [sp, #88]	; 0x58
   19e44:	bl	10ec4 <strtok@plt>
   19e48:	subs	r7, r0, #0
   19e4c:	bne	19e9c <__printf_chk@plt+0x8db0>
   19e50:	add	r0, sp, #64	; 0x40
   19e54:	bl	179c0 <__printf_chk@plt+0x68d4>
   19e58:	cmp	r0, #0
   19e5c:	bne	19e3c <__printf_chk@plt+0x8d50>
   19e60:	ldr	r3, [sp, #84]	; 0x54
   19e64:	cmp	r3, #0
   19e68:	beq	1a16c <__printf_chk@plt+0x9080>
   19e6c:	mov	fp, #0
   19e70:	add	r0, sp, #64	; 0x40
   19e74:	bl	17988 <__printf_chk@plt+0x689c>
   19e78:	ldr	r3, [pc, #296]	; 19fa8 <__printf_chk@plt+0x8ebc>
   19e7c:	ldr	r2, [sp, #92]	; 0x5c
   19e80:	mov	r0, fp
   19e84:	ldr	r3, [r3]
   19e88:	cmp	r2, r3
   19e8c:	bne	1a6e0 <__printf_chk@plt+0x95f4>
   19e90:	add	sp, sp, #100	; 0x64
   19e94:	vpop	{d8}
   19e98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e9c:	mov	r0, r7
   19ea0:	bl	11008 <strlen@plt>
   19ea4:	add	r0, r0, #1
   19ea8:	bl	10ed0 <_Znaj@plt>
   19eac:	mov	r1, r7
   19eb0:	bl	10f0c <strcpy@plt>
   19eb4:	ldr	r1, [r9]
   19eb8:	ldr	r3, [sp, #28]
   19ebc:	str	r0, [r1, fp, lsl #2]
   19ec0:	add	fp, fp, #1
   19ec4:	cmp	r3, fp
   19ec8:	bgt	19e24 <__printf_chk@plt+0x8d38>
   19ecc:	mov	r1, r5
   19ed0:	mov	r0, #0
   19ed4:	bl	10ec4 <strtok@plt>
   19ed8:	cmp	r0, #0
   19edc:	bne	1a6b8 <__printf_chk@plt+0x95cc>
   19ee0:	ldr	r3, [r9]
   19ee4:	ldr	r2, [sp, #28]
   19ee8:	str	r0, [r3, r2, lsl #2]
   19eec:	b	19bf4 <__printf_chk@plt+0x8b08>
   19ef0:	mov	r1, r5
   19ef4:	bl	10ec4 <strtok@plt>
   19ef8:	cmp	r0, #0
   19efc:	beq	1a5f0 <__printf_chk@plt+0x9504>
   19f00:	ldr	r7, [pc, #244]	; 19ffc <__printf_chk@plt+0x8f10>
   19f04:	add	r9, sp, #48	; 0x30
   19f08:	add	r3, sp, #40	; 0x28
   19f0c:	mov	r2, r9
   19f10:	mov	r1, r7
   19f14:	bl	18d64 <__printf_chk@plt+0x7c78>
   19f18:	cmp	r0, #0
   19f1c:	bne	1a0e8 <__printf_chk@plt+0x8ffc>
   19f20:	mov	r1, r5
   19f24:	bl	10ec4 <strtok@plt>
   19f28:	cmp	r0, #0
   19f2c:	bne	19f08 <__printf_chk@plt+0x8e1c>
   19f30:	ldr	r3, [sp, #84]	; 0x54
   19f34:	cmp	r3, #0
   19f38:	bne	19e6c <__printf_chk@plt+0x8d80>
   19f3c:	ldr	r3, [pc, #336]	; 1a094 <__printf_chk@plt+0x8fa8>
   19f40:	ldr	r1, [pc, #184]	; 1a000 <__printf_chk@plt+0x8f14>
   19f44:	str	r3, [sp]
   19f48:	mov	r2, r3
   19f4c:	add	r0, sp, #64	; 0x40
   19f50:	bl	1792c <__printf_chk@plt+0x6840>
   19f54:	b	19e6c <__printf_chk@plt+0x8d80>
   19f58:	ldr	r3, [pc, #164]	; 1a004 <__printf_chk@plt+0x8f18>
   19f5c:	mov	r2, #1
   19f60:	str	r2, [r3]
   19f64:	b	19bf4 <__printf_chk@plt+0x8b08>
   19f68:	mov	r0, #64	; 0x40
   19f6c:	bl	10ed0 <_Znaj@plt>
   19f70:	mov	r3, #16
   19f74:	str	r3, [sp, #12]
   19f78:	ldr	r3, [pc, #216]	; 1a058 <__printf_chk@plt+0x8f6c>
   19f7c:	mov	r9, #1
   19f80:	str	r0, [r3]
   19f84:	mov	r1, r5
   19f88:	mov	r0, #0
   19f8c:	bl	10ec4 <strtok@plt>
   19f90:	subs	sl, r0, #0
   19f94:	beq	1a0b0 <__printf_chk@plt+0x8fc4>
   19f98:	b	1a3c0 <__printf_chk@plt+0x92d4>
   19f9c:	nop			; (mov r0, r0)
   19fa0:	andeq	r0, r0, r0
   19fa4:	svccc	0x00e00000
   19fa8:	andeq	r2, r3, r0, lsr #27
   19fac:	andeq	r0, r2, ip, rrx
   19fb0:	strheq	r0, [r2], -r8
   19fb4:	muleq	r2, r8, r3
   19fb8:	andeq	pc, r1, r4, lsr #31
   19fbc:	andeq	r0, r2, r4, ror #7
   19fc0:	andeq	r0, r2, r8, ror r4
   19fc4:	andeq	r0, r2, r0, lsl #9
   19fc8:	andeq	r0, r2, r4, asr #9
   19fcc:	andeq	r6, r3, r8, lsl #21
   19fd0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   19fd4:			; <UNDEFINED> instruction: 0x0001f6b4
   19fd8:	ldrdeq	r0, [r2], -r4
   19fdc:	andeq	r6, r3, r0, ror sl
   19fe0:	ldrdeq	r0, [r2], -r8
   19fe4:	andeq	r6, r3, ip, lsl #21
   19fe8:	andeq	r0, r2, r8, ror #9
   19fec:	andeq	r0, r2, ip, asr #10
   19ff0:	andeq	r0, r2, r4, asr r5
   19ff4:	andeq	r0, r2, r0, ror #10
   19ff8:	andeq	r6, r3, r4, lsl #21
   19ffc:	muleq	r3, ip, sl
   1a000:			; <UNDEFINED> instruction: 0x000204b4
   1a004:	muleq	r3, r0, sl
   1a008:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1a00c:	andeq	r6, r3, r4, lsr #21
   1a010:	andeq	r6, r3, r0, lsr #21
   1a014:	andeq	r6, r3, ip, lsr #21
   1a018:	andeq	r0, r2, r4, asr #11
   1a01c:	andeq	r0, r2, ip, lsr #8
   1a020:	muleq	r2, ip, r3
   1a024:	andeq	r0, r2, ip, ror r5
   1a028:	andeq	r0, r2, r4, lsl #11
   1a02c:	andeq	r0, r2, ip, lsr #3
   1a030:	andeq	r6, r3, r8, ror #20
   1a034:	andeq	r0, r2, ip, asr #16
   1a038:	andeq	r6, r3, ip, ror #20
   1a03c:	andeq	r6, r3, r8, lsr #21
   1a040:	andeq	r6, r3, r8, ror sl
   1a044:	andeq	r3, r3, r4, lsr #32
   1a048:	andeq	r3, r3, ip, lsr #32
   1a04c:	andeq	r3, r3, r8, lsr #32
   1a050:	andeq	r0, r2, r0, asr r6
   1a054:	andeq	r0, r2, r8, lsl r5
   1a058:	andeq	r6, r3, r4, ror sl
   1a05c:	andeq	r6, r3, r0, lsl #21
   1a060:	ldrdeq	r0, [r2], -ip
   1a064:	andeq	r0, r2, r0, lsr #10
   1a068:			; <UNDEFINED> instruction: 0x000203b4
   1a06c:	andeq	r0, r2, ip, ror #7
   1a070:	andeq	r0, r2, r0, lsl r4
   1a074:	andeq	r6, r3, ip, ror sl
   1a078:	strdeq	r0, [r2], -r8
   1a07c:	andeq	r0, r2, ip, lsl #9
   1a080:	andeq	r0, r2, r0, asr #12
   1a084:	andeq	r0, r2, r8, lsr #12
   1a088:	andeq	r0, r2, r0, lsl r6
   1a08c:	muleq	r2, r4, r5
   1a090:	andeq	r0, r2, r4, asr r4
   1a094:	andeq	r6, r3, r8, asr #20
   1a098:	andeq	r0, r2, r4, lsr r5
   1a09c:	mov	r1, r5
   1a0a0:	ldr	r0, [sp, #88]	; 0x58
   1a0a4:	bl	10ec4 <strtok@plt>
   1a0a8:	subs	sl, r0, #0
   1a0ac:	bne	1a3c0 <__printf_chk@plt+0x92d4>
   1a0b0:	add	r0, sp, #64	; 0x40
   1a0b4:	bl	179c0 <__printf_chk@plt+0x68d4>
   1a0b8:	cmp	r0, #0
   1a0bc:	bne	1a09c <__printf_chk@plt+0x8fb0>
   1a0c0:	ldr	r3, [sp, #84]	; 0x54
   1a0c4:	cmp	r3, #0
   1a0c8:	bne	19e70 <__printf_chk@plt+0x8d84>
   1a0cc:	ldr	r3, [pc, #-64]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a0d0:	ldr	r1, [pc, #-208]	; 1a008 <__printf_chk@plt+0x8f1c>
   1a0d4:	str	r3, [sp]
   1a0d8:	mov	r2, r3
   1a0dc:	add	r0, sp, #64	; 0x40
   1a0e0:	bl	1792c <__printf_chk@plt+0x6840>
   1a0e4:	b	19e70 <__printf_chk@plt+0x8d84>
   1a0e8:	ldr	r3, [pc, #-220]	; 1a014 <__printf_chk@plt+0x8f28>
   1a0ec:	vldr	d6, [sp, #40]	; 0x28
   1a0f0:	vmov.f64	d4, d8
   1a0f4:	ldr	r3, [r3]
   1a0f8:	vldr	d5, [sp, #48]	; 0x30
   1a0fc:	str	r3, [sp, #12]
   1a100:	vmov	s15, r3
   1a104:	ldr	r2, [pc, #-256]	; 1a00c <__printf_chk@plt+0x8f20>
   1a108:	ldr	r3, [pc, #-256]	; 1a010 <__printf_chk@plt+0x8f24>
   1a10c:	vcvt.f64.s32	d7, s15
   1a110:	vmla.f64	d4, d7, d6
   1a114:	vmov.f64	d6, d4
   1a118:	vmov.f64	d4, d8
   1a11c:	vcvt.s32.f64	s12, d6
   1a120:	vmla.f64	d4, d7, d5
   1a124:	vstr	s12, [r2]
   1a128:	vcvt.s32.f64	s14, d4
   1a12c:	vstr	s14, [r3]
   1a130:	b	19bf4 <__printf_chk@plt+0x8b08>
   1a134:	ldr	r3, [pc, #-296]	; 1a014 <__printf_chk@plt+0x8f28>
   1a138:	ldr	r3, [r3]
   1a13c:	cmp	r3, #0
   1a140:	bne	1a334 <__printf_chk@plt+0x9248>
   1a144:	ldr	r3, [sp, #84]	; 0x54
   1a148:	cmp	r3, #0
   1a14c:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a150:	ldr	r3, [pc, #-196]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a154:	ldr	r1, [pc, #-324]	; 1a018 <__printf_chk@plt+0x8f2c>
   1a158:	str	r3, [sp]
   1a15c:	mov	r2, r3
   1a160:	add	r0, sp, #64	; 0x40
   1a164:	bl	1792c <__printf_chk@plt+0x6840>
   1a168:	b	19e6c <__printf_chk@plt+0x8d80>
   1a16c:	ldr	r3, [pc, #-224]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a170:	ldr	r1, [pc, #-348]	; 1a01c <__printf_chk@plt+0x8f30>
   1a174:	str	r3, [sp]
   1a178:	mov	r2, r3
   1a17c:	add	r0, sp, #64	; 0x40
   1a180:	bl	1792c <__printf_chk@plt+0x6840>
   1a184:	b	19e6c <__printf_chk@plt+0x8d80>
   1a188:	ldr	r3, [pc, #-252]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a18c:	ldr	r0, [pc, #-372]	; 1a020 <__printf_chk@plt+0x8f34>
   1a190:	mov	r2, r3
   1a194:	mov	r1, r3
   1a198:	bl	17414 <__printf_chk@plt+0x6328>
   1a19c:	b	19e78 <__printf_chk@plt+0x8d8c>
   1a1a0:	mov	r1, sl
   1a1a4:	ldr	r0, [pc, #-392]	; 1a024 <__printf_chk@plt+0x8f38>
   1a1a8:	bl	11050 <strcmp@plt>
   1a1ac:	cmp	r0, #0
   1a1b0:	beq	1a490 <__printf_chk@plt+0x93a4>
   1a1b4:	mov	r1, sl
   1a1b8:	ldr	r0, [pc, #-408]	; 1a028 <__printf_chk@plt+0x8f3c>
   1a1bc:	bl	11050 <strcmp@plt>
   1a1c0:	cmp	r0, #0
   1a1c4:	beq	1a5a8 <__printf_chk@plt+0x94bc>
   1a1c8:	mov	r1, sl
   1a1cc:	ldr	r0, [pc, #-424]	; 1a02c <__printf_chk@plt+0x8f40>
   1a1d0:	bl	11050 <strcmp@plt>
   1a1d4:	cmp	r0, #0
   1a1d8:	beq	1a134 <__printf_chk@plt+0x9048>
   1a1dc:	ldr	r7, [pc, #-436]	; 1a030 <__printf_chk@plt+0x8f44>
   1a1e0:	ldr	r3, [r7]
   1a1e4:	cmp	r3, #0
   1a1e8:	beq	19bf4 <__printf_chk@plt+0x8b08>
   1a1ec:	ldr	r1, [pc, #-448]	; 1a034 <__printf_chk@plt+0x8f48>
   1a1f0:	mov	r0, #0
   1a1f4:	bl	10ec4 <strtok@plt>
   1a1f8:	ldr	r7, [r7]
   1a1fc:	subs	r1, r0, #0
   1a200:	beq	1a20c <__printf_chk@plt+0x9120>
   1a204:	bl	178a4 <__printf_chk@plt+0x67b8>
   1a208:	mov	r1, r0
   1a20c:	mov	r0, sl
   1a210:	ldrd	r2, [sp, #68]	; 0x44
   1a214:	blx	r7
   1a218:	b	19bf4 <__printf_chk@plt+0x8b08>
   1a21c:	mov	r0, #20
   1a220:	bl	10ed0 <_Znaj@plt>
   1a224:	mov	r3, #0
   1a228:	mov	sl, r3
   1a22c:	mov	fp, r3
   1a230:	str	r3, [r0]
   1a234:	str	r3, [r0, #4]
   1a238:	str	r3, [r0, #8]
   1a23c:	str	r3, [r0, #12]
   1a240:	str	r3, [r0, #16]
   1a244:	ldr	r3, [pc, #-532]	; 1a038 <__printf_chk@plt+0x8f4c>
   1a248:	mov	r9, #5
   1a24c:	str	r0, [r3]
   1a250:	b	1a280 <__printf_chk@plt+0x9194>
   1a254:	ldr	r7, [sp, #12]
   1a258:	mov	r0, r7
   1a25c:	bl	11008 <strlen@plt>
   1a260:	add	r0, r0, #1
   1a264:	bl	10ed0 <_Znaj@plt>
   1a268:	mov	r1, r7
   1a26c:	bl	10f0c <strcpy@plt>
   1a270:	ldr	r3, [pc, #-576]	; 1a038 <__printf_chk@plt+0x8f4c>
   1a274:	ldr	r3, [r3]
   1a278:	str	r0, [r3, sl, lsl #2]
   1a27c:	ldr	sl, [sp, #16]
   1a280:	mov	r1, r5
   1a284:	mov	r0, #0
   1a288:	bl	10ec4 <strtok@plt>
   1a28c:	mov	r7, sl
   1a290:	subs	r3, r0, #0
   1a294:	str	r3, [sp, #12]
   1a298:	beq	19bf4 <__printf_chk@plt+0x8b08>
   1a29c:	add	r3, sl, #1
   1a2a0:	cmp	r9, r3
   1a2a4:	str	r3, [sp, #16]
   1a2a8:	bgt	1a254 <__printf_chk@plt+0x9168>
   1a2ac:	ldr	r3, [pc, #-636]	; 1a038 <__printf_chk@plt+0x8f4c>
   1a2b0:	lsl	r9, r9, #1
   1a2b4:	cmn	r9, #-536870910	; 0xe0000002
   1a2b8:	ldr	r3, [r3]
   1a2bc:	lslle	r0, r9, #2
   1a2c0:	mvngt	r0, #0
   1a2c4:	str	r3, [sp, #20]
   1a2c8:	bl	10ed0 <_Znaj@plt>
   1a2cc:	ldr	r3, [pc, #-668]	; 1a038 <__printf_chk@plt+0x8f4c>
   1a2d0:	cmp	sl, #0
   1a2d4:	str	r0, [r3]
   1a2d8:	beq	1a304 <__printf_chk@plt+0x9218>
   1a2dc:	ldr	r3, [sp, #20]
   1a2e0:	sub	r2, r0, #4
   1a2e4:	sub	r3, r3, #4
   1a2e8:	add	ip, r3, sl, lsl #2
   1a2ec:	ldr	r1, [r3, #4]!
   1a2f0:	cmp	r3, ip
   1a2f4:	str	r1, [r2, #4]!
   1a2f8:	bne	1a2ec <__printf_chk@plt+0x9200>
   1a2fc:	cmp	sl, r9
   1a300:	bge	1a31c <__printf_chk@plt+0x9230>
   1a304:	sub	r3, r7, #-1073741823	; 0xc0000001
   1a308:	add	r3, r0, r3, lsl #2
   1a30c:	add	r7, r7, #1
   1a310:	cmp	r9, r7
   1a314:	str	fp, [r3, #4]!
   1a318:	bgt	1a30c <__printf_chk@plt+0x9220>
   1a31c:	ldr	r3, [sp, #20]
   1a320:	cmp	r3, #0
   1a324:	beq	1a254 <__printf_chk@plt+0x9168>
   1a328:	ldr	r0, [sp, #20]
   1a32c:	bl	10f6c <_ZdaPv@plt>
   1a330:	b	1a254 <__printf_chk@plt+0x9168>
   1a334:	ldr	r3, [pc, #-768]	; 1a03c <__printf_chk@plt+0x8f50>
   1a338:	ldr	r3, [r3]
   1a33c:	cmp	r3, #0
   1a340:	beq	1a4a0 <__printf_chk@plt+0x93b4>
   1a344:	ldr	r3, [pc, #-780]	; 1a040 <__printf_chk@plt+0x8f54>
   1a348:	ldr	r3, [r3]
   1a34c:	cmp	r3, #0
   1a350:	beq	1a5c8 <__printf_chk@plt+0x94dc>
   1a354:	ldr	r3, [pc, #-772]	; 1a058 <__printf_chk@plt+0x8f6c>
   1a358:	ldr	r3, [r3]
   1a35c:	cmp	r3, #0
   1a360:	beq	1a668 <__printf_chk@plt+0x957c>
   1a364:	ldr	r3, [pc, #-808]	; 1a044 <__printf_chk@plt+0x8f58>
   1a368:	ldr	r3, [r3]
   1a36c:	cmp	r3, #0
   1a370:	ble	1a640 <__printf_chk@plt+0x9554>
   1a374:	ldr	r3, [pc, #-820]	; 1a048 <__printf_chk@plt+0x8f5c>
   1a378:	ldr	r3, [r3]
   1a37c:	cmp	r3, #0
   1a380:	ble	1a618 <__printf_chk@plt+0x952c>
   1a384:	ldr	r3, [pc, #-832]	; 1a04c <__printf_chk@plt+0x8f60>
   1a388:	ldr	r3, [r3]
   1a38c:	cmp	r3, #0
   1a390:	movgt	fp, #1
   1a394:	bgt	19e70 <__printf_chk@plt+0x8d84>
   1a398:	ldr	r3, [sp, #84]	; 0x54
   1a39c:	cmp	r3, #0
   1a3a0:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a3a4:	ldr	r3, [pc, #-792]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a3a8:	ldr	r1, [pc, #-864]	; 1a050 <__printf_chk@plt+0x8f64>
   1a3ac:	str	r3, [sp]
   1a3b0:	mov	r2, r3
   1a3b4:	add	r0, sp, #64	; 0x40
   1a3b8:	bl	1792c <__printf_chk@plt+0x6840>
   1a3bc:	b	19e6c <__printf_chk@plt+0x8d80>
   1a3c0:	add	r3, sp, #40	; 0x28
   1a3c4:	add	r2, sp, #36	; 0x24
   1a3c8:	ldr	r1, [pc, #-892]	; 1a054 <__printf_chk@plt+0x8f68>
   1a3cc:	mov	r0, sl
   1a3d0:	bl	11068 <sscanf@plt>
   1a3d4:	cmp	r0, #1
   1a3d8:	beq	1a500 <__printf_chk@plt+0x9414>
   1a3dc:	cmp	r0, #2
   1a3e0:	bne	1a4c8 <__printf_chk@plt+0x93dc>
   1a3e4:	ldr	r2, [sp, #40]	; 0x28
   1a3e8:	ldr	r3, [sp, #36]	; 0x24
   1a3ec:	cmp	r2, r3
   1a3f0:	movlt	r2, #0
   1a3f4:	movge	r2, #1
   1a3f8:	cmp	r3, #0
   1a3fc:	movlt	r2, #0
   1a400:	andge	r2, r2, #1
   1a404:	cmp	r2, #0
   1a408:	beq	1a4c8 <__printf_chk@plt+0x93dc>
   1a40c:	ldr	r2, [sp, #12]
   1a410:	ldr	r1, [pc, #-960]	; 1a058 <__printf_chk@plt+0x8f6c>
   1a414:	cmp	r9, r2
   1a418:	ldr	sl, [r1]
   1a41c:	blt	1a470 <__printf_chk@plt+0x9384>
   1a420:	mov	r3, r2
   1a424:	lsl	r2, r2, #1
   1a428:	cmn	r2, #-536870910	; 0xe0000002
   1a42c:	lslle	r0, r3, #3
   1a430:	mvngt	r0, #0
   1a434:	str	r2, [sp, #16]
   1a438:	bl	10ed0 <_Znaj@plt>
   1a43c:	ldr	r3, [sp, #12]
   1a440:	mov	r1, sl
   1a444:	lsl	r2, r3, #2
   1a448:	ldr	r3, [pc, #-1016]	; 1a058 <__printf_chk@plt+0x8f6c>
   1a44c:	str	r0, [r3]
   1a450:	bl	10fe4 <memcpy@plt>
   1a454:	mov	r0, sl
   1a458:	bl	10f6c <_ZdaPv@plt>
   1a45c:	ldr	r3, [pc, #-1036]	; 1a058 <__printf_chk@plt+0x8f6c>
   1a460:	ldr	r2, [sp, #16]
   1a464:	ldr	sl, [r3]
   1a468:	ldr	r3, [sp, #36]	; 0x24
   1a46c:	str	r2, [sp, #12]
   1a470:	add	r2, sl, r9, lsl #2
   1a474:	cmp	r3, #0
   1a478:	str	r3, [r2, #-4]
   1a47c:	beq	1a6e4 <__printf_chk@plt+0x95f8>
   1a480:	ldr	r3, [sp, #40]	; 0x28
   1a484:	str	r3, [sl, r9, lsl #2]
   1a488:	add	r9, r9, #2
   1a48c:	b	19f84 <__printf_chk@plt+0x8e98>
   1a490:	ldr	r3, [pc, #-1084]	; 1a05c <__printf_chk@plt+0x8f70>
   1a494:	mov	r2, #1
   1a498:	str	r2, [r3]
   1a49c:	b	19bf4 <__printf_chk@plt+0x8b08>
   1a4a0:	ldr	r3, [sp, #84]	; 0x54
   1a4a4:	cmp	r3, #0
   1a4a8:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a4ac:	ldr	r3, [pc, #-1056]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a4b0:	ldr	r1, [pc, #-1112]	; 1a060 <__printf_chk@plt+0x8f74>
   1a4b4:	str	r3, [sp]
   1a4b8:	mov	r2, r3
   1a4bc:	add	r0, sp, #64	; 0x40
   1a4c0:	bl	1792c <__printf_chk@plt+0x6840>
   1a4c4:	b	19e6c <__printf_chk@plt+0x8d80>
   1a4c8:	add	r9, sp, #48	; 0x30
   1a4cc:	mov	r1, sl
   1a4d0:	mov	r0, r9
   1a4d4:	bl	17028 <__printf_chk@plt+0x5f3c>
   1a4d8:	ldr	r3, [sp, #84]	; 0x54
   1a4dc:	cmp	r3, #0
   1a4e0:	bne	19e70 <__printf_chk@plt+0x8d84>
   1a4e4:	ldr	r3, [pc, #-1112]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a4e8:	mov	r2, r9
   1a4ec:	str	r3, [sp]
   1a4f0:	ldr	r1, [pc, #-1172]	; 1a064 <__printf_chk@plt+0x8f78>
   1a4f4:	add	r0, sp, #64	; 0x40
   1a4f8:	bl	1792c <__printf_chk@plt+0x6840>
   1a4fc:	b	19e70 <__printf_chk@plt+0x8d84>
   1a500:	ldr	r3, [sp, #36]	; 0x24
   1a504:	mov	r2, r7
   1a508:	str	r3, [sp, #40]	; 0x28
   1a50c:	b	1a3f8 <__printf_chk@plt+0x930c>
   1a510:	add	r9, sp, #48	; 0x30
   1a514:	mov	r1, sl
   1a518:	mov	r0, r9
   1a51c:	bl	17028 <__printf_chk@plt+0x5f3c>
   1a520:	ldr	r3, [sp, #84]	; 0x54
   1a524:	cmp	r3, #0
   1a528:	bne	19e70 <__printf_chk@plt+0x8d84>
   1a52c:	ldr	r3, [pc, #-1184]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a530:	mov	r2, r9
   1a534:	str	r3, [sp]
   1a538:	ldr	r1, [pc, #-1240]	; 1a068 <__printf_chk@plt+0x8f7c>
   1a53c:	add	r0, sp, #64	; 0x40
   1a540:	bl	1792c <__printf_chk@plt+0x6840>
   1a544:	b	19e70 <__printf_chk@plt+0x8d84>
   1a548:	ldr	r3, [sp, #84]	; 0x54
   1a54c:	cmp	r3, #0
   1a550:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a554:	ldr	r3, [pc, #-1224]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a558:	ldr	r1, [pc, #-1268]	; 1a06c <__printf_chk@plt+0x8f80>
   1a55c:	str	r3, [sp]
   1a560:	mov	r2, r3
   1a564:	add	r0, sp, #64	; 0x40
   1a568:	bl	1792c <__printf_chk@plt+0x6840>
   1a56c:	b	19e6c <__printf_chk@plt+0x8d80>
   1a570:	add	r9, sp, #48	; 0x30
   1a574:	mov	r1, r7
   1a578:	mov	r0, r9
   1a57c:	bl	17028 <__printf_chk@plt+0x5f3c>
   1a580:	ldr	r3, [sp, #84]	; 0x54
   1a584:	cmp	r3, #0
   1a588:	bne	19e70 <__printf_chk@plt+0x8d84>
   1a58c:	ldr	r3, [pc, #-1280]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a590:	mov	r2, r9
   1a594:	str	r3, [sp]
   1a598:	ldr	r1, [pc, #-1328]	; 1a070 <__printf_chk@plt+0x8f84>
   1a59c:	add	r0, sp, #64	; 0x40
   1a5a0:	bl	1792c <__printf_chk@plt+0x6840>
   1a5a4:	b	19e70 <__printf_chk@plt+0x8d84>
   1a5a8:	mov	r1, r5
   1a5ac:	bl	10ec4 <strtok@plt>
   1a5b0:	cmp	r0, #0
   1a5b4:	beq	1a690 <__printf_chk@plt+0x95a4>
   1a5b8:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1a5bc:	ldr	r3, [pc, #-1360]	; 1a074 <__printf_chk@plt+0x8f88>
   1a5c0:	str	r0, [r3]
   1a5c4:	b	19bf4 <__printf_chk@plt+0x8b08>
   1a5c8:	ldr	r3, [sp, #84]	; 0x54
   1a5cc:	cmp	r3, #0
   1a5d0:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a5d4:	ldr	r3, [pc, #-1352]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a5d8:	ldr	r1, [pc, #-1384]	; 1a078 <__printf_chk@plt+0x8f8c>
   1a5dc:	str	r3, [sp]
   1a5e0:	mov	r2, r3
   1a5e4:	add	r0, sp, #64	; 0x40
   1a5e8:	bl	1792c <__printf_chk@plt+0x6840>
   1a5ec:	b	19e6c <__printf_chk@plt+0x8d80>
   1a5f0:	ldr	r3, [sp, #84]	; 0x54
   1a5f4:	cmp	r3, #0
   1a5f8:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a5fc:	ldr	r3, [pc, #-1392]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a600:	ldr	r1, [pc, #-1420]	; 1a07c <__printf_chk@plt+0x8f90>
   1a604:	str	r3, [sp]
   1a608:	mov	r2, r3
   1a60c:	add	r0, sp, #64	; 0x40
   1a610:	bl	1792c <__printf_chk@plt+0x6840>
   1a614:	b	19e6c <__printf_chk@plt+0x8d80>
   1a618:	ldr	r3, [sp, #84]	; 0x54
   1a61c:	cmp	r3, #0
   1a620:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a624:	ldr	r3, [pc, #-1432]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a628:	ldr	r1, [pc, #-1456]	; 1a080 <__printf_chk@plt+0x8f94>
   1a62c:	str	r3, [sp]
   1a630:	mov	r2, r3
   1a634:	add	r0, sp, #64	; 0x40
   1a638:	bl	1792c <__printf_chk@plt+0x6840>
   1a63c:	b	19e6c <__printf_chk@plt+0x8d80>
   1a640:	ldr	r3, [sp, #84]	; 0x54
   1a644:	cmp	r3, #0
   1a648:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a64c:	ldr	r3, [pc, #-1472]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a650:	ldr	r1, [pc, #-1492]	; 1a084 <__printf_chk@plt+0x8f98>
   1a654:	str	r3, [sp]
   1a658:	mov	r2, r3
   1a65c:	add	r0, sp, #64	; 0x40
   1a660:	bl	1792c <__printf_chk@plt+0x6840>
   1a664:	b	19e6c <__printf_chk@plt+0x8d80>
   1a668:	ldr	r3, [sp, #84]	; 0x54
   1a66c:	cmp	r3, #0
   1a670:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a674:	ldr	r3, [pc, #-1512]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a678:	ldr	r1, [pc, #-1528]	; 1a088 <__printf_chk@plt+0x8f9c>
   1a67c:	str	r3, [sp]
   1a680:	mov	r2, r3
   1a684:	add	r0, sp, #64	; 0x40
   1a688:	bl	1792c <__printf_chk@plt+0x6840>
   1a68c:	b	19e6c <__printf_chk@plt+0x8d80>
   1a690:	ldr	r3, [sp, #84]	; 0x54
   1a694:	cmp	r3, #0
   1a698:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a69c:	ldr	r3, [pc, #-1552]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a6a0:	ldr	r1, [pc, #-1564]	; 1a08c <__printf_chk@plt+0x8fa0>
   1a6a4:	str	r3, [sp]
   1a6a8:	mov	r2, r3
   1a6ac:	add	r0, sp, #64	; 0x40
   1a6b0:	bl	1792c <__printf_chk@plt+0x6840>
   1a6b4:	b	19e6c <__printf_chk@plt+0x8d80>
   1a6b8:	ldr	r3, [sp, #84]	; 0x54
   1a6bc:	cmp	r3, #0
   1a6c0:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a6c4:	ldr	r3, [pc, #-1592]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a6c8:	ldr	r1, [pc, #-1600]	; 1a090 <__printf_chk@plt+0x8fa4>
   1a6cc:	str	r3, [sp]
   1a6d0:	mov	r2, r3
   1a6d4:	add	r0, sp, #64	; 0x40
   1a6d8:	bl	1792c <__printf_chk@plt+0x6840>
   1a6dc:	b	19e6c <__printf_chk@plt+0x8d80>
   1a6e0:	bl	10f30 <__stack_chk_fail@plt>
   1a6e4:	cmp	r9, #1
   1a6e8:	bne	19bf4 <__printf_chk@plt+0x8b08>
   1a6ec:	ldr	r3, [sp, #84]	; 0x54
   1a6f0:	cmp	r3, #0
   1a6f4:	bne	19e6c <__printf_chk@plt+0x8d80>
   1a6f8:	ldr	r3, [pc, #-1644]	; 1a094 <__printf_chk@plt+0x8fa8>
   1a6fc:	ldr	r1, [pc, #-1644]	; 1a098 <__printf_chk@plt+0x8fac>
   1a700:	str	r3, [sp]
   1a704:	mov	r2, r3
   1a708:	add	r0, sp, #64	; 0x40
   1a70c:	bl	1792c <__printf_chk@plt+0x6840>
   1a710:	b	19e6c <__printf_chk@plt+0x8d80>
   1a714:	add	r0, sp, #64	; 0x40
   1a718:	bl	17988 <__printf_chk@plt+0x689c>
   1a71c:	bl	10f3c <__cxa_end_cleanup@plt>
   1a720:	ldr	r3, [pc, #12]	; 1a734 <__printf_chk@plt+0x9648>
   1a724:	ldr	r2, [r3]
   1a728:	str	r0, [r3]
   1a72c:	mov	r0, r2
   1a730:	bx	lr
   1a734:	andeq	r6, r3, r8, ror #20
   1a738:	mov	r1, r0
   1a73c:	ldr	r0, [pc]	; 1a744 <__printf_chk@plt+0x9658>
   1a740:	b	1cca4 <_ZdlPv@@Base+0x598>
   1a744:	andeq	r6, r3, r0, ror #20
   1a748:	push	{r4, r5, r6, r7, lr}
   1a74c:	sub	sp, sp, #12
   1a750:	mov	r6, r1
   1a754:	mov	r7, r0
   1a758:	bl	11008 <strlen@plt>
   1a75c:	ldr	r5, [pc, #88]	; 1a7bc <__printf_chk@plt+0x96d0>
   1a760:	mov	r4, r0
   1a764:	ldr	r0, [r5]
   1a768:	bl	11008 <strlen@plt>
   1a76c:	add	r0, r4, r0
   1a770:	add	r0, r0, #5
   1a774:	bl	10ed0 <_Znaj@plt>
   1a778:	ldr	r3, [r5]
   1a77c:	mvn	r2, #0
   1a780:	mov	r1, #1
   1a784:	stm	sp, {r3, r7}
   1a788:	ldr	r3, [pc, #48]	; 1a7c0 <__printf_chk@plt+0x96d4>
   1a78c:	mov	r4, r0
   1a790:	bl	11098 <__sprintf_chk@plt>
   1a794:	mov	r2, r6
   1a798:	mov	r1, r4
   1a79c:	ldr	r0, [pc, #32]	; 1a7c4 <__printf_chk@plt+0x96d8>
   1a7a0:	bl	1cd70 <_ZdlPv@@Base+0x664>
   1a7a4:	mov	r5, r0
   1a7a8:	mov	r0, r4
   1a7ac:	bl	10f6c <_ZdaPv@plt>
   1a7b0:	mov	r0, r5
   1a7b4:	add	sp, sp, #12
   1a7b8:	pop	{r4, r5, r6, r7, pc}
   1a7bc:	andeq	r5, r3, r0, lsr #30
   1a7c0:			; <UNDEFINED> instruction: 0x000206bc
   1a7c4:	andeq	r6, r3, r0, ror #20
   1a7c8:	ldr	ip, [r1, #36]	; 0x24
   1a7cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7d0:	ldr	r7, [r1, #32]
   1a7d4:	ldr	r6, [r1]
   1a7d8:	add	r5, r0, ip, lsl #2
   1a7dc:	mov	r4, r7
   1a7e0:	mov	lr, r6
   1a7e4:	cmp	lr, ip
   1a7e8:	movle	r3, #0
   1a7ec:	movgt	r3, #1
   1a7f0:	cmp	r4, ip
   1a7f4:	movge	r3, #0
   1a7f8:	cmp	r3, #0
   1a7fc:	beq	1a878 <__printf_chk@plt+0x978c>
   1a800:	sub	fp, lr, ip
   1a804:	sub	r8, ip, r4
   1a808:	cmp	fp, r8
   1a80c:	ble	1a844 <__printf_chk@plt+0x9758>
   1a810:	sub	lr, lr, r8
   1a814:	add	r8, r8, lr
   1a818:	sub	r2, r4, #-1073741823	; 0xc0000001
   1a81c:	add	r8, r0, r8, lsl #2
   1a820:	add	r3, r0, lr, lsl #2
   1a824:	add	r2, r0, r2, lsl #2
   1a828:	ldr	r9, [r2, #4]!
   1a82c:	ldr	sl, [r3]
   1a830:	str	sl, [r2]
   1a834:	str	r9, [r3], #4
   1a838:	cmp	r8, r3
   1a83c:	bne	1a828 <__printf_chk@plt+0x973c>
   1a840:	b	1a7e4 <__printf_chk@plt+0x96f8>
   1a844:	sub	r2, r4, #-1073741823	; 0xc0000001
   1a848:	add	sl, fp, ip
   1a84c:	add	r2, r0, r2, lsl #2
   1a850:	add	sl, r0, sl, lsl #2
   1a854:	mov	r3, r5
   1a858:	ldr	r8, [r2, #4]!
   1a85c:	ldr	r9, [r3]
   1a860:	str	r9, [r2]
   1a864:	str	r8, [r3], #4
   1a868:	cmp	r3, sl
   1a86c:	bne	1a858 <__printf_chk@plt+0x976c>
   1a870:	add	r4, r4, fp
   1a874:	b	1a7e4 <__printf_chk@plt+0x96f8>
   1a878:	sub	ip, r6, ip
   1a87c:	add	r7, ip, r7
   1a880:	str	r7, [r1, #32]
   1a884:	str	r6, [r1, #36]	; 0x24
   1a888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a88c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a890:	sub	sp, sp, #60	; 0x3c
   1a894:	mov	r9, r2
   1a898:	ldr	r4, [sp, #108]	; 0x6c
   1a89c:	ldrb	r2, [r2]
   1a8a0:	str	r1, [sp, #8]
   1a8a4:	ldr	r1, [r4, #4]
   1a8a8:	cmp	r2, #58	; 0x3a
   1a8ac:	movne	r2, r1
   1a8b0:	moveq	r2, #0
   1a8b4:	subs	r7, r0, #0
   1a8b8:	str	r2, [sp, #16]
   1a8bc:	str	r3, [sp, #12]
   1a8c0:	ble	1ab24 <__printf_chk@plt+0x9a38>
   1a8c4:	ldr	r3, [r4]
   1a8c8:	mov	r2, #0
   1a8cc:	cmp	r3, r2
   1a8d0:	str	r2, [r4, #12]
   1a8d4:	beq	1a9c0 <__printf_chk@plt+0x98d4>
   1a8d8:	ldr	r2, [r4, #16]
   1a8dc:	cmp	r2, #0
   1a8e0:	beq	1a9cc <__printf_chk@plt+0x98e0>
   1a8e4:	ldr	r5, [r4, #20]
   1a8e8:	cmp	r5, #0
   1a8ec:	beq	1aa14 <__printf_chk@plt+0x9928>
   1a8f0:	ldrb	r3, [r5]
   1a8f4:	cmp	r3, #0
   1a8f8:	beq	1aa14 <__printf_chk@plt+0x9928>
   1a8fc:	ldr	r3, [sp, #12]
   1a900:	cmp	r3, #0
   1a904:	beq	1a960 <__printf_chk@plt+0x9874>
   1a908:	ldr	r3, [r4]
   1a90c:	ldr	r2, [sp, #8]
   1a910:	str	r3, [sp, #20]
   1a914:	ldr	r2, [r2, r3, lsl #2]
   1a918:	lsl	r3, r3, #2
   1a91c:	str	r3, [sp, #48]	; 0x30
   1a920:	ldrb	r1, [r2, #1]
   1a924:	str	r2, [sp, #32]
   1a928:	mov	r3, r2
   1a92c:	cmp	r1, #45	; 0x2d
   1a930:	str	r1, [sp, #28]
   1a934:	beq	1ada4 <__printf_chk@plt+0x9cb8>
   1a938:	ldr	r2, [sp, #100]	; 0x64
   1a93c:	cmp	r2, #0
   1a940:	beq	1a960 <__printf_chk@plt+0x9874>
   1a944:	ldrb	r3, [r3, #2]
   1a948:	cmp	r3, #0
   1a94c:	bne	1ada4 <__printf_chk@plt+0x9cb8>
   1a950:	mov	r0, r9
   1a954:	bl	110e0 <strchr@plt>
   1a958:	cmp	r0, #0
   1a95c:	beq	1ada4 <__printf_chk@plt+0x9cb8>
   1a960:	add	r6, r5, #1
   1a964:	str	r6, [r4, #20]
   1a968:	ldrb	r8, [r5]
   1a96c:	mov	r0, r9
   1a970:	mov	r1, r8
   1a974:	bl	110e0 <strchr@plt>
   1a978:	ldrb	r2, [r5, #1]
   1a97c:	mov	r3, r8
   1a980:	cmp	r2, #0
   1a984:	ldreq	r2, [r4]
   1a988:	addeq	r2, r2, #1
   1a98c:	streq	r2, [r4]
   1a990:	cmp	r8, #58	; 0x3a
   1a994:	cmpne	r0, #0
   1a998:	beq	1aefc <__printf_chk@plt+0x9e10>
   1a99c:	ldrb	r1, [r0]
   1a9a0:	ldrb	r2, [r0, #1]
   1a9a4:	cmp	r1, #87	; 0x57
   1a9a8:	beq	1abd4 <__printf_chk@plt+0x9ae8>
   1a9ac:	cmp	r2, #58	; 0x3a
   1a9b0:	beq	1ad60 <__printf_chk@plt+0x9c74>
   1a9b4:	mov	r0, r3
   1a9b8:	add	sp, sp, #60	; 0x3c
   1a9bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9c0:	mov	r2, #1
   1a9c4:	mov	r3, r2
   1a9c8:	str	r2, [r4]
   1a9cc:	ldr	r2, [sp, #104]	; 0x68
   1a9d0:	str	r3, [r4, #36]	; 0x24
   1a9d4:	cmp	r2, #0
   1a9d8:	mov	r2, #0
   1a9dc:	str	r3, [r4, #32]
   1a9e0:	str	r2, [r4, #20]
   1a9e4:	beq	1aad0 <__printf_chk@plt+0x99e4>
   1a9e8:	mov	r3, #1
   1a9ec:	str	r3, [r4, #28]
   1a9f0:	ldrb	r1, [r9]
   1a9f4:	cmp	r1, #45	; 0x2d
   1a9f8:	beq	1aebc <__printf_chk@plt+0x9dd0>
   1a9fc:	cmp	r1, #43	; 0x2b
   1aa00:	strne	r2, [r4, #24]
   1aa04:	strne	r3, [r4, #16]
   1aa08:	addeq	r9, r9, #1
   1aa0c:	streq	r2, [r4, #24]
   1aa10:	streq	r3, [r4, #16]
   1aa14:	ldr	r6, [r4]
   1aa18:	ldr	r3, [r4, #36]	; 0x24
   1aa1c:	cmp	r3, r6
   1aa20:	ldr	r3, [r4, #32]
   1aa24:	strgt	r6, [r4, #36]	; 0x24
   1aa28:	cmp	r6, r3
   1aa2c:	ldr	r3, [r4, #24]
   1aa30:	strlt	r6, [r4, #32]
   1aa34:	cmp	r3, #1
   1aa38:	beq	1ab2c <__printf_chk@plt+0x9a40>
   1aa3c:	cmp	r7, r6
   1aa40:	beq	1ab14 <__printf_chk@plt+0x9a28>
   1aa44:	ldr	r8, [sp, #8]
   1aa48:	ldr	r1, [pc, #2528]	; 1b430 <__printf_chk@plt+0xa344>
   1aa4c:	ldr	r5, [r8, r6, lsl #2]
   1aa50:	mov	r0, r5
   1aa54:	bl	11050 <strcmp@plt>
   1aa58:	cmp	r0, #0
   1aa5c:	bne	1aa9c <__printf_chk@plt+0x99b0>
   1aa60:	ldr	r3, [r4, #32]
   1aa64:	ldr	r2, [r4, #36]	; 0x24
   1aa68:	add	r6, r6, #1
   1aa6c:	cmp	r3, r2
   1aa70:	str	r6, [r4]
   1aa74:	beq	1af80 <__printf_chk@plt+0x9e94>
   1aa78:	cmp	r6, r2
   1aa7c:	beq	1aa90 <__printf_chk@plt+0x99a4>
   1aa80:	mov	r0, r8
   1aa84:	mov	r1, r4
   1aa88:	bl	1a7c8 <__printf_chk@plt+0x96dc>
   1aa8c:	ldr	r3, [r4, #32]
   1aa90:	str	r7, [r4, #36]	; 0x24
   1aa94:	str	r7, [r4]
   1aa98:	b	1ab1c <__printf_chk@plt+0x9a30>
   1aa9c:	ldrb	r3, [r5]
   1aaa0:	cmp	r3, #45	; 0x2d
   1aaa4:	beq	1aba0 <__printf_chk@plt+0x9ab4>
   1aaa8:	ldr	r3, [r4, #24]
   1aaac:	cmp	r3, #0
   1aab0:	beq	1ab24 <__printf_chk@plt+0x9a38>
   1aab4:	add	r6, r6, #1
   1aab8:	mov	r3, #1
   1aabc:	mov	r0, r3
   1aac0:	str	r6, [r4]
   1aac4:	str	r5, [r4, #12]
   1aac8:	add	sp, sp, #60	; 0x3c
   1aacc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aad0:	ldr	r0, [pc, #2396]	; 1b434 <__printf_chk@plt+0xa348>
   1aad4:	bl	110b0 <getenv@plt>
   1aad8:	cmp	r0, #0
   1aadc:	beq	1ad28 <__printf_chk@plt+0x9c3c>
   1aae0:	mov	r3, #1
   1aae4:	str	r3, [r4, #28]
   1aae8:	ldrb	r3, [r9]
   1aaec:	ldr	r5, [r4, #20]
   1aaf0:	cmp	r3, #45	; 0x2d
   1aaf4:	beq	1ad94 <__printf_chk@plt+0x9ca8>
   1aaf8:	cmp	r3, #43	; 0x2b
   1aafc:	ldrne	r3, [sp, #104]	; 0x68
   1ab00:	strne	r3, [r4, #24]
   1ab04:	beq	1ad50 <__printf_chk@plt+0x9c64>
   1ab08:	mov	r3, #1
   1ab0c:	str	r3, [r4, #16]
   1ab10:	b	1a8e8 <__printf_chk@plt+0x97fc>
   1ab14:	ldr	r7, [r4, #36]	; 0x24
   1ab18:	ldr	r3, [r4, #32]
   1ab1c:	cmp	r7, r3
   1ab20:	strne	r3, [r4]
   1ab24:	mvn	r3, #0
   1ab28:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1ab2c:	ldrd	r2, [r4, #32]
   1ab30:	cmp	r2, r3
   1ab34:	beq	1ad18 <__printf_chk@plt+0x9c2c>
   1ab38:	cmp	r6, r3
   1ab3c:	beq	1ab50 <__printf_chk@plt+0x9a64>
   1ab40:	mov	r1, r4
   1ab44:	ldr	r0, [sp, #8]
   1ab48:	bl	1a7c8 <__printf_chk@plt+0x96dc>
   1ab4c:	ldr	r3, [r4]
   1ab50:	cmp	r7, r3
   1ab54:	ble	1aed0 <__printf_chk@plt+0x9de4>
   1ab58:	sub	r1, r3, #-1073741823	; 0xc0000001
   1ab5c:	ldr	r2, [sp, #8]
   1ab60:	add	r1, r2, r1, lsl #2
   1ab64:	b	1ab78 <__printf_chk@plt+0x9a8c>
   1ab68:	add	r3, r3, #1
   1ab6c:	cmp	r3, r7
   1ab70:	str	r3, [r4]
   1ab74:	beq	1aed0 <__printf_chk@plt+0x9de4>
   1ab78:	ldr	r2, [r1, #4]!
   1ab7c:	ldrb	r0, [r2]
   1ab80:	cmp	r0, #45	; 0x2d
   1ab84:	bne	1ab68 <__printf_chk@plt+0x9a7c>
   1ab88:	ldrb	r2, [r2, #1]
   1ab8c:	cmp	r2, #0
   1ab90:	beq	1ab68 <__printf_chk@plt+0x9a7c>
   1ab94:	ldr	r6, [r4]
   1ab98:	str	r3, [r4, #36]	; 0x24
   1ab9c:	b	1aa3c <__printf_chk@plt+0x9950>
   1aba0:	ldrb	r3, [r5, #1]
   1aba4:	cmp	r3, #0
   1aba8:	beq	1aaa8 <__printf_chk@plt+0x99bc>
   1abac:	sub	r0, r3, #45	; 0x2d
   1abb0:	ldr	r3, [sp, #12]
   1abb4:	clz	r0, r0
   1abb8:	cmp	r3, #0
   1abbc:	lsr	r0, r0, #5
   1abc0:	moveq	r0, #0
   1abc4:	add	r0, r0, #1
   1abc8:	add	r5, r5, r0
   1abcc:	str	r5, [r4, #20]
   1abd0:	b	1a8fc <__printf_chk@plt+0x9810>
   1abd4:	cmp	r2, #59	; 0x3b
   1abd8:	bne	1a9ac <__printf_chk@plt+0x98c0>
   1abdc:	ldrb	r2, [r5, #1]
   1abe0:	ldr	r3, [r4]
   1abe4:	cmp	r2, #0
   1abe8:	beq	1b0f4 <__printf_chk@plt+0xa008>
   1abec:	add	r3, r3, #1
   1abf0:	str	r3, [r4]
   1abf4:	str	r6, [r4, #12]
   1abf8:	str	r6, [r4, #20]
   1abfc:	ldrb	r5, [r6]
   1ac00:	cmp	r5, #0
   1ac04:	cmpne	r5, #61	; 0x3d
   1ac08:	beq	1b2f0 <__printf_chk@plt+0xa204>
   1ac0c:	mov	r3, r6
   1ac10:	ldrb	r5, [r3, #1]!
   1ac14:	cmp	r5, #0
   1ac18:	cmpne	r5, #61	; 0x3d
   1ac1c:	bne	1ac10 <__printf_chk@plt+0x9b24>
   1ac20:	str	r3, [sp, #20]
   1ac24:	ldr	sl, [sp, #12]
   1ac28:	ldr	r3, [sl]
   1ac2c:	cmp	r3, #0
   1ac30:	beq	1b318 <__printf_chk@plt+0xa22c>
   1ac34:	ldr	r2, [sp, #20]
   1ac38:	mov	r8, #0
   1ac3c:	str	r5, [sp, #24]
   1ac40:	str	r7, [sp, #28]
   1ac44:	str	r4, [sp, #108]	; 0x6c
   1ac48:	sub	fp, r2, r6
   1ac4c:	mov	r5, r8
   1ac50:	mov	r7, r8
   1ac54:	mov	r4, r3
   1ac58:	str	r8, [sp, #12]
   1ac5c:	mov	r2, fp
   1ac60:	mov	r1, r6
   1ac64:	mov	r0, r4
   1ac68:	bl	10e94 <strncmp@plt>
   1ac6c:	cmp	r0, #0
   1ac70:	mov	r0, r4
   1ac74:	bne	1ac94 <__printf_chk@plt+0x9ba8>
   1ac78:	bl	11008 <strlen@plt>
   1ac7c:	cmp	r0, fp
   1ac80:	beq	1b23c <__printf_chk@plt+0xa150>
   1ac84:	cmp	r5, #0
   1ac88:	moveq	r5, sl
   1ac8c:	movne	r7, #1
   1ac90:	streq	r8, [sp, #12]
   1ac94:	ldr	r4, [sl, #16]!
   1ac98:	add	r8, r8, #1
   1ac9c:	cmp	r4, #0
   1aca0:	bne	1ac5c <__printf_chk@plt+0x9b70>
   1aca4:	mov	r3, r7
   1aca8:	cmp	r3, #0
   1acac:	mov	r8, r5
   1acb0:	ldr	r7, [sp, #28]
   1acb4:	ldr	r5, [sp, #24]
   1acb8:	ldr	r4, [sp, #108]	; 0x6c
   1acbc:	bne	1b28c <__printf_chk@plt+0xa1a0>
   1acc0:	cmp	r8, #0
   1acc4:	beq	1b318 <__printf_chk@plt+0xa22c>
   1acc8:	cmp	r5, #0
   1accc:	ldr	r3, [r8, #4]
   1acd0:	beq	1b1ec <__printf_chk@plt+0xa100>
   1acd4:	cmp	r3, #0
   1acd8:	beq	1b338 <__printf_chk@plt+0xa24c>
   1acdc:	ldr	r3, [sp, #20]
   1ace0:	add	r3, r3, #1
   1ace4:	str	r3, [r4, #12]
   1ace8:	mov	r0, r6
   1acec:	bl	11008 <strlen@plt>
   1acf0:	ldr	r3, [sp, #96]	; 0x60
   1acf4:	cmp	r3, #0
   1acf8:	ldrne	r2, [sp, #12]
   1acfc:	add	r0, r6, r0
   1ad00:	str	r0, [r4, #20]
   1ad04:	strne	r2, [r3]
   1ad08:	ldrd	r2, [r8, #8]
   1ad0c:	cmp	r2, #0
   1ad10:	bne	1af74 <__printf_chk@plt+0x9e88>
   1ad14:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1ad18:	cmp	r6, r3
   1ad1c:	strne	r6, [r4, #32]
   1ad20:	movne	r3, r6
   1ad24:	b	1ab50 <__printf_chk@plt+0x9a64>
   1ad28:	ldr	r3, [sp, #104]	; 0x68
   1ad2c:	ldr	r5, [r4, #20]
   1ad30:	str	r3, [r4, #28]
   1ad34:	ldrb	r3, [r9]
   1ad38:	cmp	r3, #45	; 0x2d
   1ad3c:	beq	1ad94 <__printf_chk@plt+0x9ca8>
   1ad40:	cmp	r3, #43	; 0x2b
   1ad44:	movne	r3, #1
   1ad48:	strne	r3, [r4, #24]
   1ad4c:	bne	1ab08 <__printf_chk@plt+0x9a1c>
   1ad50:	mov	r3, #0
   1ad54:	add	r9, r9, #1
   1ad58:	str	r3, [r4, #24]
   1ad5c:	b	1ab08 <__printf_chk@plt+0x9a1c>
   1ad60:	ldrb	r1, [r0, #2]
   1ad64:	ldrb	r2, [r5, #1]
   1ad68:	cmp	r1, #58	; 0x3a
   1ad6c:	beq	1b054 <__printf_chk@plt+0x9f68>
   1ad70:	cmp	r2, #0
   1ad74:	ldr	r2, [r4]
   1ad78:	beq	1b0a8 <__printf_chk@plt+0x9fbc>
   1ad7c:	add	r2, r2, #1
   1ad80:	str	r2, [r4]
   1ad84:	str	r6, [r4, #12]
   1ad88:	mov	r2, #0
   1ad8c:	str	r2, [r4, #20]
   1ad90:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1ad94:	mov	r3, #2
   1ad98:	add	r9, r9, #1
   1ad9c:	str	r3, [r4, #24]
   1ada0:	b	1ab08 <__printf_chk@plt+0x9a1c>
   1ada4:	ldrb	r3, [r5]
   1ada8:	mov	fp, r5
   1adac:	cmp	r3, #0
   1adb0:	cmpne	r3, #61	; 0x3d
   1adb4:	str	r3, [sp, #52]	; 0x34
   1adb8:	beq	1adcc <__printf_chk@plt+0x9ce0>
   1adbc:	ldrb	r3, [fp, #1]!
   1adc0:	cmp	r3, #0
   1adc4:	cmpne	r3, #61	; 0x3d
   1adc8:	bne	1adbc <__printf_chk@plt+0x9cd0>
   1adcc:	ldr	r3, [sp, #12]
   1add0:	ldr	r6, [r3]
   1add4:	cmp	r6, #0
   1add8:	beq	1afa0 <__printf_chk@plt+0x9eb4>
   1addc:	mov	sl, r3
   1ade0:	mov	r8, #0
   1ade4:	sub	r2, fp, r5
   1ade8:	mvn	r3, #0
   1adec:	str	r7, [sp, #40]	; 0x28
   1adf0:	str	r9, [sp, #44]	; 0x2c
   1adf4:	str	r4, [sp, #108]	; 0x6c
   1adf8:	mov	r9, sl
   1adfc:	str	r3, [sp, #24]
   1ae00:	str	fp, [sp, #36]	; 0x24
   1ae04:	mov	r7, r2
   1ae08:	mov	sl, r8
   1ae0c:	mov	r4, r8
   1ae10:	b	1ae44 <__printf_chk@plt+0x9d58>
   1ae14:	ldr	r3, [sp, #100]	; 0x64
   1ae18:	cmp	r3, #0
   1ae1c:	bne	1ae30 <__printf_chk@plt+0x9d44>
   1ae20:	ldr	r1, [sl, #4]
   1ae24:	ldr	r2, [r9, #4]
   1ae28:	cmp	r1, r2
   1ae2c:	beq	1aed8 <__printf_chk@plt+0x9dec>
   1ae30:	mov	r4, #1
   1ae34:	ldr	r6, [r9, #16]!
   1ae38:	add	r8, r8, #1
   1ae3c:	cmp	r6, #0
   1ae40:	beq	1ae8c <__printf_chk@plt+0x9da0>
   1ae44:	mov	r2, r7
   1ae48:	mov	r1, r5
   1ae4c:	mov	r0, r6
   1ae50:	bl	10e94 <strncmp@plt>
   1ae54:	cmp	r0, #0
   1ae58:	bne	1ae34 <__printf_chk@plt+0x9d48>
   1ae5c:	mov	r0, r6
   1ae60:	bl	11008 <strlen@plt>
   1ae64:	cmp	r0, r7
   1ae68:	beq	1af14 <__printf_chk@plt+0x9e28>
   1ae6c:	cmp	sl, #0
   1ae70:	bne	1ae14 <__printf_chk@plt+0x9d28>
   1ae74:	mov	sl, r9
   1ae78:	ldr	r6, [r9, #16]!
   1ae7c:	str	r8, [sp, #24]
   1ae80:	cmp	r6, #0
   1ae84:	add	r8, r8, #1
   1ae88:	bne	1ae44 <__printf_chk@plt+0x9d58>
   1ae8c:	mov	r3, r4
   1ae90:	cmp	r3, #0
   1ae94:	ldr	fp, [sp, #36]	; 0x24
   1ae98:	ldr	r7, [sp, #40]	; 0x28
   1ae9c:	ldr	r9, [sp, #44]	; 0x2c
   1aea0:	ldr	r4, [sp, #108]	; 0x6c
   1aea4:	bne	1b070 <__printf_chk@plt+0x9f84>
   1aea8:	cmp	sl, #0
   1aeac:	beq	1afa0 <__printf_chk@plt+0x9eb4>
   1aeb0:	ldr	r8, [sp, #24]
   1aeb4:	mov	r6, sl
   1aeb8:	b	1af28 <__printf_chk@plt+0x9e3c>
   1aebc:	mov	r2, #2
   1aec0:	add	r9, r9, #1
   1aec4:	str	r3, [r4, #16]
   1aec8:	str	r2, [r4, #24]
   1aecc:	b	1aa14 <__printf_chk@plt+0x9928>
   1aed0:	mov	r6, r3
   1aed4:	b	1ab98 <__printf_chk@plt+0x9aac>
   1aed8:	ldr	r1, [sl, #8]
   1aedc:	ldr	r2, [r9, #8]
   1aee0:	cmp	r1, r2
   1aee4:	bne	1ae30 <__printf_chk@plt+0x9d44>
   1aee8:	ldr	r1, [sl, #12]
   1aeec:	ldr	r2, [r9, #12]
   1aef0:	cmp	r1, r2
   1aef4:	movne	r4, #1
   1aef8:	b	1ae34 <__printf_chk@plt+0x9d48>
   1aefc:	ldr	r3, [sp, #16]
   1af00:	cmp	r3, #0
   1af04:	bne	1b028 <__printf_chk@plt+0x9f3c>
   1af08:	str	r8, [r4, #8]
   1af0c:	mov	r3, #63	; 0x3f
   1af10:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1af14:	mov	r6, r9
   1af18:	ldr	fp, [sp, #36]	; 0x24
   1af1c:	ldr	r7, [sp, #40]	; 0x28
   1af20:	ldr	r9, [sp, #44]	; 0x2c
   1af24:	ldr	r4, [sp, #108]	; 0x6c
   1af28:	ldr	r3, [sp, #20]
   1af2c:	ldr	r2, [r6, #4]
   1af30:	add	r3, r3, #1
   1af34:	str	r3, [r4]
   1af38:	ldrb	r1, [fp]
   1af3c:	cmp	r1, #0
   1af40:	bne	1af8c <__printf_chk@plt+0x9ea0>
   1af44:	cmp	r2, #1
   1af48:	beq	1b0c8 <__printf_chk@plt+0x9fdc>
   1af4c:	mov	r0, r5
   1af50:	bl	11008 <strlen@plt>
   1af54:	ldr	r3, [sp, #96]	; 0x60
   1af58:	cmp	r3, #0
   1af5c:	add	r0, r5, r0
   1af60:	str	r0, [r4, #20]
   1af64:	strne	r8, [r3]
   1af68:	ldrd	r2, [r6, #8]
   1af6c:	cmp	r2, #0
   1af70:	beq	1a9b4 <__printf_chk@plt+0x98c8>
   1af74:	str	r3, [r2]
   1af78:	mov	r3, #0
   1af7c:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1af80:	mov	r3, r6
   1af84:	str	r6, [r4, #32]
   1af88:	b	1aa90 <__printf_chk@plt+0x99a4>
   1af8c:	cmp	r2, #0
   1af90:	beq	1b140 <__printf_chk@plt+0xa054>
   1af94:	add	r3, fp, #1
   1af98:	str	r3, [r4, #12]
   1af9c:	b	1af4c <__printf_chk@plt+0x9e60>
   1afa0:	ldr	r3, [sp, #100]	; 0x64
   1afa4:	cmp	r3, #0
   1afa8:	beq	1b1ac <__printf_chk@plt+0xa0c0>
   1afac:	ldr	r3, [sp, #28]
   1afb0:	cmp	r3, #45	; 0x2d
   1afb4:	beq	1b2bc <__printf_chk@plt+0xa1d0>
   1afb8:	ldr	r1, [sp, #52]	; 0x34
   1afbc:	mov	r0, r9
   1afc0:	bl	110e0 <strchr@plt>
   1afc4:	cmp	r0, #0
   1afc8:	bne	1a960 <__printf_chk@plt+0x9874>
   1afcc:	ldr	r3, [sp, #16]
   1afd0:	cmp	r3, #0
   1afd4:	beq	1b004 <__printf_chk@plt+0x9f18>
   1afd8:	ldr	r3, [sp, #32]
   1afdc:	ldr	r1, [pc, #1108]	; 1b438 <__printf_chk@plt+0xa34c>
   1afe0:	ldr	r2, [sp, #8]
   1afe4:	ldrb	r3, [r3]
   1afe8:	str	r5, [sp]
   1afec:	ldr	r0, [r1]
   1aff0:	ldr	r2, [r2]
   1aff4:	ldr	r1, [pc, #1088]	; 1b43c <__printf_chk@plt+0xa350>
   1aff8:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1affc:	ldr	r3, [r4]
   1b000:	str	r3, [sp, #20]
   1b004:	ldr	r3, [sp, #20]
   1b008:	ldr	r2, [pc, #1072]	; 1b440 <__printf_chk@plt+0xa354>
   1b00c:	add	r1, r3, #1
   1b010:	mov	r3, #0
   1b014:	str	r3, [r4, #8]
   1b018:	str	r1, [r4]
   1b01c:	str	r2, [r4, #20]
   1b020:	mov	r3, #63	; 0x3f
   1b024:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b028:	ldr	r1, [r4, #28]
   1b02c:	ldr	r3, [pc, #1028]	; 1b438 <__printf_chk@plt+0xa34c>
   1b030:	ldr	r2, [sp, #8]
   1b034:	cmp	r1, #0
   1b038:	ldr	r0, [r3]
   1b03c:	ldr	r2, [r2]
   1b040:	mov	r3, r8
   1b044:	ldrne	r1, [pc, #1016]	; 1b444 <__printf_chk@plt+0xa358>
   1b048:	ldreq	r1, [pc, #1016]	; 1b448 <__printf_chk@plt+0xa35c>
   1b04c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b050:	b	1af08 <__printf_chk@plt+0x9e1c>
   1b054:	cmp	r2, #0
   1b058:	strne	r6, [r4, #12]
   1b05c:	ldrne	r2, [r4]
   1b060:	streq	r2, [r4, #12]
   1b064:	addne	r2, r2, #1
   1b068:	strne	r2, [r4]
   1b06c:	b	1ad88 <__printf_chk@plt+0x9c9c>
   1b070:	ldr	r3, [sp, #16]
   1b074:	cmp	r3, #0
   1b078:	bne	1b114 <__printf_chk@plt+0xa028>
   1b07c:	mov	r0, r5
   1b080:	bl	11008 <strlen@plt>
   1b084:	ldr	r3, [sp, #20]
   1b088:	add	r2, r3, #1
   1b08c:	mov	r3, #0
   1b090:	str	r3, [r4, #8]
   1b094:	str	r2, [r4]
   1b098:	mov	r3, #63	; 0x3f
   1b09c:	add	r0, r5, r0
   1b0a0:	str	r0, [r4, #20]
   1b0a4:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b0a8:	cmp	r7, r2
   1b0ac:	beq	1b218 <__printf_chk@plt+0xa12c>
   1b0b0:	ldr	r1, [sp, #8]
   1b0b4:	ldr	r1, [r1, r2, lsl #2]
   1b0b8:	add	r2, r2, #1
   1b0bc:	str	r1, [r4, #12]
   1b0c0:	str	r2, [r4]
   1b0c4:	b	1ad88 <__printf_chk@plt+0x9c9c>
   1b0c8:	cmp	r3, r7
   1b0cc:	bge	1b254 <__printf_chk@plt+0xa168>
   1b0d0:	ldr	r2, [sp, #48]	; 0x30
   1b0d4:	ldr	r3, [sp, #8]
   1b0d8:	add	r3, r3, r2
   1b0dc:	ldr	r2, [sp, #20]
   1b0e0:	ldr	r3, [r3, #4]
   1b0e4:	add	r2, r2, #2
   1b0e8:	str	r2, [r4]
   1b0ec:	str	r3, [r4, #12]
   1b0f0:	b	1af4c <__printf_chk@plt+0x9e60>
   1b0f4:	cmp	r7, r3
   1b0f8:	beq	1b2cc <__printf_chk@plt+0xa1e0>
   1b0fc:	ldr	r2, [sp, #8]
   1b100:	ldr	r6, [r2, r3, lsl #2]
   1b104:	add	r3, r3, #1
   1b108:	str	r6, [r4, #12]
   1b10c:	str	r3, [r4]
   1b110:	b	1abf8 <__printf_chk@plt+0x9b0c>
   1b114:	ldr	r1, [pc, #796]	; 1b438 <__printf_chk@plt+0xa34c>
   1b118:	ldr	r2, [sp, #8]
   1b11c:	ldr	r3, [sp, #32]
   1b120:	ldr	r0, [r1]
   1b124:	ldr	r2, [r2]
   1b128:	ldr	r1, [pc, #796]	; 1b44c <__printf_chk@plt+0xa360>
   1b12c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b130:	ldr	r3, [r4]
   1b134:	ldr	r5, [r4, #20]
   1b138:	str	r3, [sp, #20]
   1b13c:	b	1b07c <__printf_chk@plt+0x9f90>
   1b140:	ldr	r3, [sp, #16]
   1b144:	cmp	r3, #0
   1b148:	beq	1b18c <__printf_chk@plt+0xa0a0>
   1b14c:	ldr	r2, [sp, #8]
   1b150:	ldr	r3, [sp, #20]
   1b154:	ldr	r1, [r2, r3, lsl #2]
   1b158:	ldr	r3, [pc, #728]	; 1b438 <__printf_chk@plt+0xa34c>
   1b15c:	ldr	r2, [r2]
   1b160:	ldrb	ip, [r1, #1]
   1b164:	ldr	r0, [r3]
   1b168:	ldr	r3, [r6]
   1b16c:	cmp	ip, #45	; 0x2d
   1b170:	beq	1b328 <__printf_chk@plt+0xa23c>
   1b174:	ldrb	r1, [r1]
   1b178:	str	r3, [sp]
   1b17c:	mov	r3, r1
   1b180:	ldr	r1, [pc, #712]	; 1b450 <__printf_chk@plt+0xa364>
   1b184:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b188:	ldr	r5, [r4, #20]
   1b18c:	mov	r0, r5
   1b190:	bl	11008 <strlen@plt>
   1b194:	ldr	r2, [r6, #12]
   1b198:	mov	r3, #63	; 0x3f
   1b19c:	str	r2, [r4, #8]
   1b1a0:	add	r0, r5, r0
   1b1a4:	str	r0, [r4, #20]
   1b1a8:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b1ac:	ldr	r3, [sp, #16]
   1b1b0:	cmp	r3, #0
   1b1b4:	beq	1b004 <__printf_chk@plt+0x9f18>
   1b1b8:	ldr	r3, [sp, #28]
   1b1bc:	cmp	r3, #45	; 0x2d
   1b1c0:	bne	1afd8 <__printf_chk@plt+0x9eec>
   1b1c4:	ldr	r1, [pc, #620]	; 1b438 <__printf_chk@plt+0xa34c>
   1b1c8:	ldr	r2, [sp, #8]
   1b1cc:	mov	r3, r5
   1b1d0:	ldr	r0, [r1]
   1b1d4:	ldr	r2, [r2]
   1b1d8:	ldr	r1, [pc, #628]	; 1b454 <__printf_chk@plt+0xa368>
   1b1dc:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b1e0:	ldr	r3, [r4]
   1b1e4:	str	r3, [sp, #20]
   1b1e8:	b	1b004 <__printf_chk@plt+0x9f18>
   1b1ec:	cmp	r3, #1
   1b1f0:	bne	1ace8 <__printf_chk@plt+0x9bfc>
   1b1f4:	ldr	r3, [r4]
   1b1f8:	cmp	r3, r7
   1b1fc:	bge	1b3ac <__printf_chk@plt+0xa2c0>
   1b200:	ldr	r2, [sp, #8]
   1b204:	ldr	r2, [r2, r3, lsl #2]
   1b208:	add	r3, r3, #1
   1b20c:	str	r2, [r4, #12]
   1b210:	str	r3, [r4]
   1b214:	b	1ace8 <__printf_chk@plt+0x9bfc>
   1b218:	ldr	r3, [sp, #16]
   1b21c:	cmp	r3, #0
   1b220:	bne	1b2f8 <__printf_chk@plt+0xa20c>
   1b224:	str	r8, [r4, #8]
   1b228:	ldrb	r3, [r9]
   1b22c:	cmp	r3, #58	; 0x3a
   1b230:	moveq	r3, #58	; 0x3a
   1b234:	movne	r3, #63	; 0x3f
   1b238:	b	1ad88 <__printf_chk@plt+0x9c9c>
   1b23c:	str	r8, [sp, #12]
   1b240:	ldr	r5, [sp, #24]
   1b244:	ldr	r7, [sp, #28]
   1b248:	ldr	r4, [sp, #108]	; 0x6c
   1b24c:	mov	r8, sl
   1b250:	b	1acc8 <__printf_chk@plt+0x9bdc>
   1b254:	ldr	r3, [sp, #16]
   1b258:	cmp	r3, #0
   1b25c:	bne	1b35c <__printf_chk@plt+0xa270>
   1b260:	mov	r0, r5
   1b264:	bl	11008 <strlen@plt>
   1b268:	ldr	r3, [r6, #12]
   1b26c:	str	r3, [r4, #8]
   1b270:	add	r0, r5, r0
   1b274:	str	r0, [r4, #20]
   1b278:	ldrb	r3, [r9]
   1b27c:	cmp	r3, #58	; 0x3a
   1b280:	moveq	r3, #58	; 0x3a
   1b284:	bne	1af0c <__printf_chk@plt+0x9e20>
   1b288:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b28c:	ldr	r3, [sp, #16]
   1b290:	ldr	r5, [r4]
   1b294:	cmp	r3, #0
   1b298:	bne	1b384 <__printf_chk@plt+0xa298>
   1b29c:	mov	r0, r6
   1b2a0:	bl	11008 <strlen@plt>
   1b2a4:	add	r5, r5, #1
   1b2a8:	str	r5, [r4]
   1b2ac:	mov	r3, #63	; 0x3f
   1b2b0:	add	r0, r6, r0
   1b2b4:	str	r0, [r4, #20]
   1b2b8:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b2bc:	ldr	r3, [sp, #16]
   1b2c0:	cmp	r3, #0
   1b2c4:	bne	1b1c4 <__printf_chk@plt+0xa0d8>
   1b2c8:	b	1b004 <__printf_chk@plt+0x9f18>
   1b2cc:	ldr	r3, [sp, #16]
   1b2d0:	cmp	r3, #0
   1b2d4:	bne	1b3c8 <__printf_chk@plt+0xa2dc>
   1b2d8:	str	r8, [r4, #8]
   1b2dc:	ldrb	r3, [r9]
   1b2e0:	cmp	r3, #58	; 0x3a
   1b2e4:	moveq	r3, #58	; 0x3a
   1b2e8:	movne	r3, #63	; 0x3f
   1b2ec:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b2f0:	str	r6, [sp, #20]
   1b2f4:	b	1ac24 <__printf_chk@plt+0x9b38>
   1b2f8:	ldr	r3, [sp, #8]
   1b2fc:	ldr	r1, [pc, #308]	; 1b438 <__printf_chk@plt+0xa34c>
   1b300:	ldr	r2, [r3]
   1b304:	ldr	r0, [r1]
   1b308:	mov	r3, r8
   1b30c:	ldr	r1, [pc, #324]	; 1b458 <__printf_chk@plt+0xa36c>
   1b310:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b314:	b	1b224 <__printf_chk@plt+0xa138>
   1b318:	mov	r3, #0
   1b31c:	str	r3, [r4, #20]
   1b320:	mov	r3, #87	; 0x57
   1b324:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b328:	ldr	r1, [pc, #300]	; 1b45c <__printf_chk@plt+0xa370>
   1b32c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b330:	ldr	r5, [r4, #20]
   1b334:	b	1b18c <__printf_chk@plt+0xa0a0>
   1b338:	ldr	r3, [sp, #16]
   1b33c:	cmp	r3, #0
   1b340:	bne	1b3e8 <__printf_chk@plt+0xa2fc>
   1b344:	mov	r0, r6
   1b348:	bl	11008 <strlen@plt>
   1b34c:	mov	r3, #63	; 0x3f
   1b350:	add	r0, r6, r0
   1b354:	str	r0, [r4, #20]
   1b358:	b	1a9b4 <__printf_chk@plt+0x98c8>
   1b35c:	ldr	r2, [sp, #8]
   1b360:	ldr	r0, [sp, #20]
   1b364:	ldr	r1, [pc, #204]	; 1b438 <__printf_chk@plt+0xa34c>
   1b368:	ldr	r3, [r2, r0, lsl #2]
   1b36c:	ldr	r0, [r1]
   1b370:	ldr	r2, [r2]
   1b374:	ldr	r1, [pc, #228]	; 1b460 <__printf_chk@plt+0xa374>
   1b378:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b37c:	ldr	r5, [r4, #20]
   1b380:	b	1b260 <__printf_chk@plt+0xa174>
   1b384:	ldr	r2, [sp, #8]
   1b388:	ldr	r1, [pc, #168]	; 1b438 <__printf_chk@plt+0xa34c>
   1b38c:	ldr	r3, [r2, r5, lsl #2]
   1b390:	ldr	r0, [r1]
   1b394:	ldr	r2, [r2]
   1b398:	ldr	r1, [pc, #196]	; 1b464 <__printf_chk@plt+0xa378>
   1b39c:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b3a0:	ldr	r6, [r4, #20]
   1b3a4:	ldr	r5, [r4]
   1b3a8:	b	1b29c <__printf_chk@plt+0xa1b0>
   1b3ac:	ldr	r2, [sp, #16]
   1b3b0:	cmp	r2, #0
   1b3b4:	bne	1b40c <__printf_chk@plt+0xa320>
   1b3b8:	ldr	r5, [r4, #20]
   1b3bc:	mov	r0, r5
   1b3c0:	bl	11008 <strlen@plt>
   1b3c4:	b	1b270 <__printf_chk@plt+0xa184>
   1b3c8:	ldr	r3, [sp, #8]
   1b3cc:	ldr	r1, [pc, #100]	; 1b438 <__printf_chk@plt+0xa34c>
   1b3d0:	ldr	r2, [r3]
   1b3d4:	ldr	r0, [r1]
   1b3d8:	mov	r3, r8
   1b3dc:	ldr	r1, [pc, #116]	; 1b458 <__printf_chk@plt+0xa36c>
   1b3e0:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b3e4:	b	1b2d8 <__printf_chk@plt+0xa1ec>
   1b3e8:	ldr	r1, [pc, #72]	; 1b438 <__printf_chk@plt+0xa34c>
   1b3ec:	ldr	r2, [sp, #8]
   1b3f0:	ldr	r3, [r8]
   1b3f4:	ldr	r0, [r1]
   1b3f8:	ldr	r2, [r2]
   1b3fc:	ldr	r1, [pc, #100]	; 1b468 <__printf_chk@plt+0xa37c>
   1b400:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b404:	ldr	r6, [r4, #20]
   1b408:	b	1b344 <__printf_chk@plt+0xa258>
   1b40c:	ldr	r0, [sp, #8]
   1b410:	ldr	r1, [pc, #32]	; 1b438 <__printf_chk@plt+0xa34c>
   1b414:	sub	r3, r3, #-1073741823	; 0xc0000001
   1b418:	ldr	r2, [r0]
   1b41c:	ldr	r3, [r0, r3, lsl #2]
   1b420:	ldr	r0, [r1]
   1b424:	ldr	r1, [pc, #52]	; 1b460 <__printf_chk@plt+0xa374>
   1b428:	bl	1d698 <_ZdlPv@@Base+0xf8c>
   1b42c:	b	1b3b8 <__printf_chk@plt+0xa2cc>
   1b430:	andeq	r0, r2, ip, lsl #6
   1b434:	andeq	r0, r2, r0, lsr #14
   1b438:	ldrdeq	r3, [r3], -r0
   1b43c:	strdeq	r0, [r2], -r8
   1b440:	andeq	pc, r1, r0, lsr #29
   1b444:	andeq	r0, r2, r8, lsl r8
   1b448:	andeq	r0, r2, r4, lsr r8
   1b44c:	andeq	r0, r2, r0, lsr r7
   1b450:	andeq	r0, r2, r0, lsl #15
   1b454:	ldrdeq	r0, [r2], -r8
   1b458:	andeq	r0, r2, r0, asr r8
   1b45c:	andeq	r0, r2, r0, asr r7
   1b460:			; <UNDEFINED> instruction: 0x000207b0
   1b464:	andeq	r0, r2, r8, ror r8
   1b468:	muleq	r2, ip, r8
   1b46c:	push	{r4, r5, r6, lr}
   1b470:	sub	sp, sp, #16
   1b474:	ldr	r5, [pc, #80]	; 1b4cc <__printf_chk@plt+0xa3e0>
   1b478:	ldr	ip, [sp, #32]
   1b47c:	ldr	r6, [sp, #36]	; 0x24
   1b480:	str	ip, [sp]
   1b484:	ldr	ip, [sp, #40]	; 0x28
   1b488:	ldr	r4, [pc, #64]	; 1b4d0 <__printf_chk@plt+0xa3e4>
   1b48c:	ldr	lr, [r5]
   1b490:	stmib	sp, {r6, ip}
   1b494:	ldr	ip, [r5, #4]
   1b498:	str	r4, [sp, #12]
   1b49c:	str	ip, [r4, #4]
   1b4a0:	str	lr, [r4]
   1b4a4:	bl	1a88c <__printf_chk@plt+0x97a0>
   1b4a8:	ldr	r3, [pc, #36]	; 1b4d4 <__printf_chk@plt+0xa3e8>
   1b4ac:	ldr	ip, [r4]
   1b4b0:	ldr	r1, [r4, #8]
   1b4b4:	ldr	r2, [r4, #12]
   1b4b8:	str	ip, [r5]
   1b4bc:	str	r1, [r5, #8]
   1b4c0:	str	r2, [r3]
   1b4c4:	add	sp, sp, #16
   1b4c8:	pop	{r4, r5, r6, pc}
   1b4cc:	andeq	r3, r3, r0, lsr r0
   1b4d0:			; <UNDEFINED> instruction: 0x00036ab0
   1b4d4:	andeq	r7, r3, ip, lsr r7
   1b4d8:	push	{lr}		; (str lr, [sp, #-4]!)
   1b4dc:	mov	r3, #0
   1b4e0:	sub	sp, sp, #20
   1b4e4:	mov	ip, #1
   1b4e8:	str	r3, [sp]
   1b4ec:	stmib	sp, {r3, ip}
   1b4f0:	bl	1b46c <__printf_chk@plt+0xa380>
   1b4f4:	add	sp, sp, #20
   1b4f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b4fc:	push	{lr}		; (str lr, [sp, #-4]!)
   1b500:	sub	sp, sp, #20
   1b504:	mov	ip, #0
   1b508:	ldr	lr, [sp, #24]
   1b50c:	str	ip, [sp, #8]
   1b510:	str	lr, [sp]
   1b514:	str	ip, [sp, #4]
   1b518:	bl	1b46c <__printf_chk@plt+0xa380>
   1b51c:	add	sp, sp, #20
   1b520:	pop	{pc}		; (ldr pc, [sp], #4)
   1b524:	push	{lr}		; (str lr, [sp, #-4]!)
   1b528:	sub	sp, sp, #20
   1b52c:	ldr	ip, [sp, #24]
   1b530:	ldr	lr, [sp, #28]
   1b534:	str	ip, [sp]
   1b538:	mov	ip, #0
   1b53c:	str	lr, [sp, #12]
   1b540:	str	ip, [sp, #8]
   1b544:	str	ip, [sp, #4]
   1b548:	bl	1a88c <__printf_chk@plt+0x97a0>
   1b54c:	add	sp, sp, #20
   1b550:	pop	{pc}		; (ldr pc, [sp], #4)
   1b554:	push	{lr}		; (str lr, [sp, #-4]!)
   1b558:	sub	sp, sp, #20
   1b55c:	mov	lr, #0
   1b560:	ldr	ip, [sp, #24]
   1b564:	str	ip, [sp]
   1b568:	mov	ip, #1
   1b56c:	stmib	sp, {ip, lr}
   1b570:	bl	1b46c <__printf_chk@plt+0xa380>
   1b574:	add	sp, sp, #20
   1b578:	pop	{pc}		; (ldr pc, [sp], #4)
   1b57c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b580:	sub	sp, sp, #20
   1b584:	ldr	lr, [sp, #24]
   1b588:	ldr	ip, [sp, #28]
   1b58c:	str	lr, [sp]
   1b590:	str	ip, [sp, #12]
   1b594:	mov	lr, #0
   1b598:	mov	ip, #1
   1b59c:	stmib	sp, {ip, lr}
   1b5a0:	bl	1a88c <__printf_chk@plt+0x97a0>
   1b5a4:	add	sp, sp, #20
   1b5a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5ac:	ldr	r3, [r0, #4]
   1b5b0:	push	{r4, r5, r6, lr}
   1b5b4:	cmp	r3, #0
   1b5b8:	mov	r5, r0
   1b5bc:	beq	1b5e0 <__printf_chk@plt+0xa4f4>
   1b5c0:	mov	r4, #0
   1b5c4:	ldr	r3, [r5]
   1b5c8:	ldr	r0, [r3, r4, lsl #3]
   1b5cc:	bl	10e88 <free@plt>
   1b5d0:	ldr	r3, [r5, #4]
   1b5d4:	add	r4, r4, #1
   1b5d8:	cmp	r3, r4
   1b5dc:	bhi	1b5c4 <__printf_chk@plt+0xa4d8>
   1b5e0:	ldr	r0, [r5]
   1b5e4:	cmp	r0, #0
   1b5e8:	beq	1b5f0 <__printf_chk@plt+0xa504>
   1b5ec:	bl	10f6c <_ZdaPv@plt>
   1b5f0:	mov	r0, r5
   1b5f4:	pop	{r4, r5, r6, pc}
   1b5f8:	mov	r2, #0
   1b5fc:	str	r2, [r0]
   1b600:	str	r2, [r0, #4]
   1b604:	bx	lr
   1b608:	mov	r3, #17
   1b60c:	push	{r4, lr}
   1b610:	mov	r4, r0
   1b614:	str	r3, [r0, #4]
   1b618:	mov	r0, #136	; 0x88
   1b61c:	bl	10ed0 <_Znaj@plt>
   1b620:	mov	r2, #0
   1b624:	mov	r3, r0
   1b628:	add	r1, r0, #136	; 0x88
   1b62c:	str	r2, [r3]
   1b630:	str	r2, [r3, #4]
   1b634:	add	r3, r3, #8
   1b638:	cmp	r1, r3
   1b63c:	bne	1b62c <__printf_chk@plt+0xa540>
   1b640:	str	r0, [r4]
   1b644:	str	r2, [r4, #8]
   1b648:	mov	r0, r4
   1b64c:	pop	{r4, pc}
   1b650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b654:	subs	r7, r1, #0
   1b658:	sub	sp, sp, #12
   1b65c:	mov	r9, r0
   1b660:	mov	sl, r2
   1b664:	beq	1b71c <__printf_chk@plt+0xa630>
   1b668:	mov	r0, r7
   1b66c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1b670:	ldr	r8, [r9, #4]
   1b674:	mov	r1, r8
   1b678:	str	r0, [sp, #4]
   1b67c:	bl	10ea0 <__aeabi_uidivmod@plt>
   1b680:	ldr	r5, [r9]
   1b684:	mov	r4, r1
   1b688:	b	1b6a4 <__printf_chk@plt+0xa5b8>
   1b68c:	bl	11050 <strcmp@plt>
   1b690:	cmp	r0, #0
   1b694:	beq	1b70c <__printf_chk@plt+0xa620>
   1b698:	cmp	r4, #0
   1b69c:	subeq	r4, r8, #1
   1b6a0:	subne	r4, r4, #1
   1b6a4:	ldr	fp, [r5, r4, lsl #3]
   1b6a8:	mov	r1, r7
   1b6ac:	subs	r0, fp, #0
   1b6b0:	add	r6, r5, r4, lsl #3
   1b6b4:	bne	1b68c <__printf_chk@plt+0xa5a0>
   1b6b8:	cmp	sl, #0
   1b6bc:	beq	1b700 <__printf_chk@plt+0xa614>
   1b6c0:	ldr	r4, [r9, #8]
   1b6c4:	cmp	r8, r4, lsl #2
   1b6c8:	bls	1b72c <__printf_chk@plt+0xa640>
   1b6cc:	mov	r0, r7
   1b6d0:	bl	11008 <strlen@plt>
   1b6d4:	add	r4, r4, #1
   1b6d8:	add	r5, r0, #1
   1b6dc:	mov	r0, r5
   1b6e0:	bl	10ffc <malloc@plt>
   1b6e4:	mov	r2, r5
   1b6e8:	mov	r1, r7
   1b6ec:	mov	fp, r0
   1b6f0:	bl	10fe4 <memcpy@plt>
   1b6f4:	str	fp, [r6]
   1b6f8:	str	sl, [r6, #4]
   1b6fc:	str	r4, [r9, #8]
   1b700:	mov	r0, fp
   1b704:	add	sp, sp, #12
   1b708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b70c:	mov	r0, fp
   1b710:	str	sl, [r6, #4]
   1b714:	add	sp, sp, #12
   1b718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b71c:	ldr	r1, [pc, #320]	; 1b864 <__printf_chk@plt+0xa778>
   1b720:	mov	r0, #31
   1b724:	bl	16250 <__printf_chk@plt+0x5164>
   1b728:	b	1b668 <__printf_chk@plt+0xa57c>
   1b72c:	mov	r0, r8
   1b730:	bl	1ca64 <_ZdlPv@@Base+0x358>
   1b734:	cmn	r0, #-268435455	; 0xf0000001
   1b738:	mov	r6, r0
   1b73c:	str	r0, [r9, #4]
   1b740:	lslls	r0, r0, #3
   1b744:	mvnhi	r0, #0
   1b748:	bl	10ed0 <_Znaj@plt>
   1b74c:	subs	r2, r6, #1
   1b750:	movpl	r1, #0
   1b754:	mov	r4, r0
   1b758:	movpl	r3, r0
   1b75c:	bmi	1b778 <__printf_chk@plt+0xa68c>
   1b760:	sub	r2, r2, #1
   1b764:	cmn	r2, #1
   1b768:	str	r1, [r3]
   1b76c:	str	r1, [r3, #4]
   1b770:	add	r3, r3, #8
   1b774:	bne	1b760 <__printf_chk@plt+0xa674>
   1b778:	cmp	r8, #0
   1b77c:	str	r4, [r9]
   1b780:	addne	r4, r5, r8, lsl #3
   1b784:	addne	r4, r4, #4
   1b788:	addne	r6, r5, #4
   1b78c:	bne	1b7a4 <__printf_chk@plt+0xa6b8>
   1b790:	b	1b808 <__printf_chk@plt+0xa71c>
   1b794:	bl	10e88 <free@plt>
   1b798:	add	r6, r6, #8
   1b79c:	cmp	r4, r6
   1b7a0:	beq	1b804 <__printf_chk@plt+0xa718>
   1b7a4:	ldr	r0, [r6, #-4]
   1b7a8:	cmp	r0, #0
   1b7ac:	beq	1b798 <__printf_chk@plt+0xa6ac>
   1b7b0:	ldr	r3, [r6]
   1b7b4:	cmp	r3, #0
   1b7b8:	beq	1b794 <__printf_chk@plt+0xa6a8>
   1b7bc:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1b7c0:	ldr	r8, [r9, #4]
   1b7c4:	mov	r1, r8
   1b7c8:	bl	10ea0 <__aeabi_uidivmod@plt>
   1b7cc:	ldr	r3, [r9]
   1b7d0:	b	1b7e0 <__printf_chk@plt+0xa6f4>
   1b7d4:	cmp	r1, #0
   1b7d8:	subeq	r1, r8, #1
   1b7dc:	subne	r1, r1, #1
   1b7e0:	ldr	r2, [r3, r1, lsl #3]
   1b7e4:	add	r0, r3, r1, lsl #3
   1b7e8:	cmp	r2, #0
   1b7ec:	bne	1b7d4 <__printf_chk@plt+0xa6e8>
   1b7f0:	ldrd	r2, [r6, #-4]
   1b7f4:	add	r6, r6, #8
   1b7f8:	cmp	r4, r6
   1b7fc:	strd	r2, [r0]
   1b800:	bne	1b7a4 <__printf_chk@plt+0xa6b8>
   1b804:	ldr	r4, [r9]
   1b808:	ldr	fp, [r9, #4]
   1b80c:	ldr	r0, [sp, #4]
   1b810:	mov	r1, fp
   1b814:	bl	10ea0 <__aeabi_uidivmod@plt>
   1b818:	b	1b828 <__printf_chk@plt+0xa73c>
   1b81c:	cmp	r1, #0
   1b820:	subeq	r1, fp, #1
   1b824:	subne	r1, r1, #1
   1b828:	ldr	r2, [r4, r1, lsl #3]
   1b82c:	lsl	r8, r1, #3
   1b830:	cmp	r2, #0
   1b834:	add	r6, r4, r8
   1b838:	bne	1b81c <__printf_chk@plt+0xa730>
   1b83c:	cmp	r5, #0
   1b840:	beq	1b85c <__printf_chk@plt+0xa770>
   1b844:	mov	r0, r5
   1b848:	bl	10f6c <_ZdaPv@plt>
   1b84c:	ldr	r6, [r9]
   1b850:	ldr	r4, [r9, #8]
   1b854:	add	r6, r6, r8
   1b858:	b	1b6cc <__printf_chk@plt+0xa5e0>
   1b85c:	ldr	r4, [r9, #8]
   1b860:	b	1b6cc <__printf_chk@plt+0xa5e0>
   1b864:	andeq	r0, r2, ip, asr #17
   1b868:	push	{r4, r5, r6, r7, r8, lr}
   1b86c:	subs	r6, r1, #0
   1b870:	mov	r5, r0
   1b874:	beq	1b8d8 <__printf_chk@plt+0xa7ec>
   1b878:	mov	r0, r6
   1b87c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1b880:	ldr	r8, [r5, #4]
   1b884:	mov	r1, r8
   1b888:	bl	10ea0 <__aeabi_uidivmod@plt>
   1b88c:	ldr	r5, [r5]
   1b890:	mov	r4, r1
   1b894:	b	1b8b0 <__printf_chk@plt+0xa7c4>
   1b898:	bl	11050 <strcmp@plt>
   1b89c:	cmp	r0, #0
   1b8a0:	beq	1b8cc <__printf_chk@plt+0xa7e0>
   1b8a4:	cmp	r4, #0
   1b8a8:	subeq	r4, r8, #1
   1b8ac:	subne	r4, r4, #1
   1b8b0:	ldr	r3, [r5, r4, lsl #3]
   1b8b4:	mov	r1, r6
   1b8b8:	subs	r0, r3, #0
   1b8bc:	add	r7, r5, r4, lsl #3
   1b8c0:	bne	1b898 <__printf_chk@plt+0xa7ac>
   1b8c4:	mov	r0, r3
   1b8c8:	pop	{r4, r5, r6, r7, r8, pc}
   1b8cc:	ldr	r3, [r7, #4]
   1b8d0:	mov	r0, r3
   1b8d4:	pop	{r4, r5, r6, r7, r8, pc}
   1b8d8:	ldr	r1, [pc, #8]	; 1b8e8 <__printf_chk@plt+0xa7fc>
   1b8dc:	mov	r0, #31
   1b8e0:	bl	16250 <__printf_chk@plt+0x5164>
   1b8e4:	b	1b878 <__printf_chk@plt+0xa78c>
   1b8e8:	andeq	r0, r2, ip, asr #17
   1b8ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b8f0:	mov	sl, r1
   1b8f4:	ldr	r7, [r1]
   1b8f8:	mov	r5, r0
   1b8fc:	cmp	r7, #0
   1b900:	beq	1b968 <__printf_chk@plt+0xa87c>
   1b904:	mov	r0, r7
   1b908:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1b90c:	ldr	r9, [r5, #4]
   1b910:	mov	r1, r9
   1b914:	bl	10ea0 <__aeabi_uidivmod@plt>
   1b918:	ldr	r6, [r5]
   1b91c:	mov	r4, r1
   1b920:	b	1b93c <__printf_chk@plt+0xa850>
   1b924:	bl	11050 <strcmp@plt>
   1b928:	cmp	r0, #0
   1b92c:	beq	1b958 <__printf_chk@plt+0xa86c>
   1b930:	cmp	r4, #0
   1b934:	subeq	r4, r9, #1
   1b938:	subne	r4, r4, #1
   1b93c:	ldr	r5, [r6, r4, lsl #3]
   1b940:	mov	r1, r7
   1b944:	subs	r0, r5, #0
   1b948:	add	r8, r6, r4, lsl #3
   1b94c:	bne	1b924 <__printf_chk@plt+0xa838>
   1b950:	mov	r0, r5
   1b954:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b958:	str	r5, [sl]
   1b95c:	ldr	r5, [r8, #4]
   1b960:	mov	r0, r5
   1b964:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b968:	ldr	r1, [pc, #8]	; 1b978 <__printf_chk@plt+0xa88c>
   1b96c:	mov	r0, #31
   1b970:	bl	16250 <__printf_chk@plt+0x5164>
   1b974:	b	1b904 <__printf_chk@plt+0xa818>
   1b978:	andeq	r0, r2, ip, asr #17
   1b97c:	mov	r2, #0
   1b980:	stm	r0, {r1, r2}
   1b984:	bx	lr
   1b988:	ldr	ip, [r0]
   1b98c:	push	{r4, r5, r6, r7, lr}
   1b990:	ldrd	r4, [ip]
   1b994:	ldr	r3, [r0, #4]
   1b998:	cmp	r3, r5
   1b99c:	bcs	1ba0c <__printf_chk@plt+0xa920>
   1b9a0:	ldr	lr, [r4, r3, lsl #3]
   1b9a4:	add	r6, r4, r3, lsl #3
   1b9a8:	cmp	lr, #0
   1b9ac:	addne	ip, r3, #1
   1b9b0:	bne	1b9f0 <__printf_chk@plt+0xa904>
   1b9b4:	add	r3, r3, #1
   1b9b8:	sub	r7, r4, #8
   1b9bc:	b	1b9d4 <__printf_chk@plt+0xa8e8>
   1b9c0:	ldr	lr, [r7, ip, lsl #3]
   1b9c4:	add	r6, r4, r3, lsl #3
   1b9c8:	cmp	lr, #0
   1b9cc:	mov	r3, ip
   1b9d0:	bne	1b9f0 <__printf_chk@plt+0xa904>
   1b9d4:	cmp	r5, r3
   1b9d8:	add	ip, r3, #1
   1b9dc:	bne	1b9c0 <__printf_chk@plt+0xa8d4>
   1b9e0:	mov	r3, #0
   1b9e4:	str	r5, [r0, #4]
   1b9e8:	mov	r0, r3
   1b9ec:	pop	{r4, r5, r6, r7, pc}
   1b9f0:	ldr	r4, [r6, #4]
   1b9f4:	mov	r3, #1
   1b9f8:	str	lr, [r1]
   1b9fc:	str	r4, [r2]
   1ba00:	str	ip, [r0, #4]
   1ba04:	mov	r0, r3
   1ba08:	pop	{r4, r5, r6, r7, pc}
   1ba0c:	mov	r3, #0
   1ba10:	b	1b9e8 <__printf_chk@plt+0xa8fc>
   1ba14:	push	{r4, r5, r6, r7, r8, lr}
   1ba18:	mov	r7, r0
   1ba1c:	ldr	r4, [pc, #56]	; 1ba5c <__printf_chk@plt+0xa970>
   1ba20:	ldr	r6, [pc, #56]	; 1ba60 <__printf_chk@plt+0xa974>
   1ba24:	add	r5, r4, #3456	; 0xd80
   1ba28:	mov	r0, #4
   1ba2c:	bl	10ed0 <_Znaj@plt>
   1ba30:	ldr	ip, [r4, #4]
   1ba34:	ldr	r1, [r4], #8
   1ba38:	mov	r3, r0
   1ba3c:	mov	r2, r0
   1ba40:	str	ip, [r3]
   1ba44:	mov	r0, r6
   1ba48:	bl	1b650 <__printf_chk@plt+0xa564>
   1ba4c:	cmp	r4, r5
   1ba50:	bne	1ba28 <__printf_chk@plt+0xa93c>
   1ba54:	mov	r0, r7
   1ba58:	pop	{r4, r5, r6, r7, r8, pc}
   1ba5c:	andeq	r3, r3, ip, lsr r0
   1ba60:	ldrdeq	r6, [r3], -r8
   1ba64:	mov	r1, r0
   1ba68:	push	{r4, lr}
   1ba6c:	ldr	r0, [pc, #12]	; 1ba80 <__printf_chk@plt+0xa994>
   1ba70:	bl	1b868 <__printf_chk@plt+0xa77c>
   1ba74:	cmp	r0, #0
   1ba78:	ldrne	r0, [r0]
   1ba7c:	pop	{r4, pc}
   1ba80:	ldrdeq	r6, [r3], -r8
   1ba84:	subs	r2, r0, #0
   1ba88:	bge	1bad8 <__printf_chk@plt+0xa9ec>
   1ba8c:	push	{lr}		; (str lr, [sp, #-4]!)
   1ba90:	ldr	r1, [pc, #108]	; 1bb04 <__printf_chk@plt+0xaa18>
   1ba94:	ldr	lr, [pc, #108]	; 1bb08 <__printf_chk@plt+0xaa1c>
   1ba98:	b	1baa0 <__printf_chk@plt+0xa9b4>
   1ba9c:	mov	r1, ip
   1baa0:	smull	r3, r0, lr, r2
   1baa4:	asr	r3, r2, #31
   1baa8:	rsb	r3, r3, r0, asr #2
   1baac:	sub	ip, r1, #1
   1bab0:	add	r0, r3, r3, lsl #2
   1bab4:	sub	r0, r2, r0, lsl #1
   1bab8:	rsb	r0, r0, #48	; 0x30
   1babc:	subs	r2, r3, #0
   1bac0:	strb	r0, [r1, #-1]
   1bac4:	bne	1ba9c <__printf_chk@plt+0xa9b0>
   1bac8:	mov	r3, #45	; 0x2d
   1bacc:	sub	r0, r1, #2
   1bad0:	strb	r3, [ip, #-1]
   1bad4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bad8:	ldr	r0, [pc, #36]	; 1bb04 <__printf_chk@plt+0xaa18>
   1badc:	ldr	ip, [pc, #40]	; 1bb0c <__printf_chk@plt+0xaa20>
   1bae0:	umull	r1, r3, ip, r2
   1bae4:	lsr	r3, r3, #3
   1bae8:	add	r1, r3, r3, lsl #2
   1baec:	sub	r1, r2, r1, lsl #1
   1baf0:	add	r1, r1, #48	; 0x30
   1baf4:	subs	r2, r3, #0
   1baf8:	strb	r1, [r0, #-1]!
   1bafc:	bne	1bae0 <__printf_chk@plt+0xa9f4>
   1bb00:	bx	lr
   1bb04:	strdeq	r6, [r3], -ip
   1bb08:	strbtvs	r6, [r6], -r7, ror #12
   1bb0c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1bb10:	mov	r1, r0
   1bb14:	ldr	ip, [pc, #40]	; 1bb44 <__printf_chk@plt+0xaa58>
   1bb18:	ldr	r0, [pc, #40]	; 1bb48 <__printf_chk@plt+0xaa5c>
   1bb1c:	umull	r3, r2, ip, r1
   1bb20:	cmp	r1, #9
   1bb24:	lsr	r2, r2, #3
   1bb28:	add	r3, r2, r2, lsl #2
   1bb2c:	sub	r3, r1, r3, lsl #1
   1bb30:	add	r3, r3, #48	; 0x30
   1bb34:	mov	r1, r2
   1bb38:	strb	r3, [r0, #-1]!
   1bb3c:	bhi	1bb1c <__printf_chk@plt+0xaa30>
   1bb40:	bx	lr
   1bb44:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1bb48:	andeq	r6, r3, r4, lsl fp
   1bb4c:	mov	r2, #0
   1bb50:	str	r2, [r0]
   1bb54:	str	r2, [r0, #4]
   1bb58:	bx	lr
   1bb5c:	mov	r3, #17
   1bb60:	push	{r4, lr}
   1bb64:	mov	r4, r0
   1bb68:	str	r3, [r0, #4]
   1bb6c:	mov	r0, #136	; 0x88
   1bb70:	bl	10ed0 <_Znaj@plt>
   1bb74:	mov	r2, #0
   1bb78:	mov	r3, r0
   1bb7c:	add	r1, r0, #136	; 0x88
   1bb80:	str	r2, [r3]
   1bb84:	str	r2, [r3, #4]
   1bb88:	add	r3, r3, #8
   1bb8c:	cmp	r1, r3
   1bb90:	bne	1bb80 <__printf_chk@plt+0xaa94>
   1bb94:	str	r0, [r4]
   1bb98:	str	r2, [r4, #8]
   1bb9c:	mov	r0, r4
   1bba0:	pop	{r4, pc}
   1bba4:	ldr	r3, [r0, #4]
   1bba8:	push	{r4, r5, r6, lr}
   1bbac:	cmp	r3, #0
   1bbb0:	mov	r5, r0
   1bbb4:	beq	1bbd8 <__printf_chk@plt+0xaaec>
   1bbb8:	mov	r4, #0
   1bbbc:	ldr	r3, [r5]
   1bbc0:	ldr	r0, [r3, r4, lsl #3]
   1bbc4:	bl	10e88 <free@plt>
   1bbc8:	ldr	r3, [r5, #4]
   1bbcc:	add	r4, r4, #1
   1bbd0:	cmp	r3, r4
   1bbd4:	bhi	1bbbc <__printf_chk@plt+0xaad0>
   1bbd8:	ldr	r0, [r5]
   1bbdc:	cmp	r0, #0
   1bbe0:	beq	1bbe8 <__printf_chk@plt+0xaafc>
   1bbe4:	bl	10f6c <_ZdaPv@plt>
   1bbe8:	mov	r0, r5
   1bbec:	pop	{r4, r5, r6, pc}
   1bbf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bbf4:	subs	r7, r1, #0
   1bbf8:	sub	sp, sp, #12
   1bbfc:	mov	r9, r0
   1bc00:	mov	sl, r2
   1bc04:	beq	1bcbc <__printf_chk@plt+0xabd0>
   1bc08:	mov	r0, r7
   1bc0c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1bc10:	ldr	r8, [r9, #4]
   1bc14:	mov	r1, r8
   1bc18:	str	r0, [sp, #4]
   1bc1c:	bl	10ea0 <__aeabi_uidivmod@plt>
   1bc20:	ldr	r5, [r9]
   1bc24:	mov	r4, r1
   1bc28:	b	1bc44 <__printf_chk@plt+0xab58>
   1bc2c:	bl	11050 <strcmp@plt>
   1bc30:	cmp	r0, #0
   1bc34:	beq	1bcac <__printf_chk@plt+0xabc0>
   1bc38:	cmp	r4, #0
   1bc3c:	subeq	r4, r8, #1
   1bc40:	subne	r4, r4, #1
   1bc44:	ldr	fp, [r5, r4, lsl #3]
   1bc48:	mov	r1, r7
   1bc4c:	subs	r0, fp, #0
   1bc50:	add	r6, r5, r4, lsl #3
   1bc54:	bne	1bc2c <__printf_chk@plt+0xab40>
   1bc58:	cmp	sl, #0
   1bc5c:	beq	1bca0 <__printf_chk@plt+0xabb4>
   1bc60:	ldr	r4, [r9, #8]
   1bc64:	cmp	r8, r4, lsl #2
   1bc68:	bls	1bccc <__printf_chk@plt+0xabe0>
   1bc6c:	mov	r0, r7
   1bc70:	bl	11008 <strlen@plt>
   1bc74:	add	r4, r4, #1
   1bc78:	add	r5, r0, #1
   1bc7c:	mov	r0, r5
   1bc80:	bl	10ffc <malloc@plt>
   1bc84:	mov	r2, r5
   1bc88:	mov	r1, r7
   1bc8c:	mov	fp, r0
   1bc90:	bl	10fe4 <memcpy@plt>
   1bc94:	str	fp, [r6]
   1bc98:	str	sl, [r6, #4]
   1bc9c:	str	r4, [r9, #8]
   1bca0:	mov	r0, fp
   1bca4:	add	sp, sp, #12
   1bca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcac:	mov	r0, fp
   1bcb0:	str	sl, [r6, #4]
   1bcb4:	add	sp, sp, #12
   1bcb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcbc:	ldr	r1, [pc, #320]	; 1be04 <__printf_chk@plt+0xad18>
   1bcc0:	mov	r0, #40	; 0x28
   1bcc4:	bl	16250 <__printf_chk@plt+0x5164>
   1bcc8:	b	1bc08 <__printf_chk@plt+0xab1c>
   1bccc:	mov	r0, r8
   1bcd0:	bl	1ca64 <_ZdlPv@@Base+0x358>
   1bcd4:	cmn	r0, #-268435455	; 0xf0000001
   1bcd8:	mov	r6, r0
   1bcdc:	str	r0, [r9, #4]
   1bce0:	lslls	r0, r0, #3
   1bce4:	mvnhi	r0, #0
   1bce8:	bl	10ed0 <_Znaj@plt>
   1bcec:	subs	r2, r6, #1
   1bcf0:	movpl	r1, #0
   1bcf4:	mov	r4, r0
   1bcf8:	movpl	r3, r0
   1bcfc:	bmi	1bd18 <__printf_chk@plt+0xac2c>
   1bd00:	sub	r2, r2, #1
   1bd04:	cmn	r2, #1
   1bd08:	str	r1, [r3]
   1bd0c:	str	r1, [r3, #4]
   1bd10:	add	r3, r3, #8
   1bd14:	bne	1bd00 <__printf_chk@plt+0xac14>
   1bd18:	cmp	r8, #0
   1bd1c:	str	r4, [r9]
   1bd20:	addne	r4, r5, r8, lsl #3
   1bd24:	addne	r4, r4, #4
   1bd28:	addne	r6, r5, #4
   1bd2c:	bne	1bd44 <__printf_chk@plt+0xac58>
   1bd30:	b	1bda8 <__printf_chk@plt+0xacbc>
   1bd34:	bl	10e88 <free@plt>
   1bd38:	add	r6, r6, #8
   1bd3c:	cmp	r4, r6
   1bd40:	beq	1bda4 <__printf_chk@plt+0xacb8>
   1bd44:	ldr	r0, [r6, #-4]
   1bd48:	cmp	r0, #0
   1bd4c:	beq	1bd38 <__printf_chk@plt+0xac4c>
   1bd50:	ldr	r3, [r6]
   1bd54:	cmp	r3, #0
   1bd58:	beq	1bd34 <__printf_chk@plt+0xac48>
   1bd5c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1bd60:	ldr	r8, [r9, #4]
   1bd64:	mov	r1, r8
   1bd68:	bl	10ea0 <__aeabi_uidivmod@plt>
   1bd6c:	ldr	r3, [r9]
   1bd70:	b	1bd80 <__printf_chk@plt+0xac94>
   1bd74:	cmp	r1, #0
   1bd78:	subeq	r1, r8, #1
   1bd7c:	subne	r1, r1, #1
   1bd80:	ldr	r2, [r3, r1, lsl #3]
   1bd84:	add	r0, r3, r1, lsl #3
   1bd88:	cmp	r2, #0
   1bd8c:	bne	1bd74 <__printf_chk@plt+0xac88>
   1bd90:	ldrd	r2, [r6, #-4]
   1bd94:	add	r6, r6, #8
   1bd98:	cmp	r4, r6
   1bd9c:	strd	r2, [r0]
   1bda0:	bne	1bd44 <__printf_chk@plt+0xac58>
   1bda4:	ldr	r4, [r9]
   1bda8:	ldr	fp, [r9, #4]
   1bdac:	ldr	r0, [sp, #4]
   1bdb0:	mov	r1, fp
   1bdb4:	bl	10ea0 <__aeabi_uidivmod@plt>
   1bdb8:	b	1bdc8 <__printf_chk@plt+0xacdc>
   1bdbc:	cmp	r1, #0
   1bdc0:	subeq	r1, fp, #1
   1bdc4:	subne	r1, r1, #1
   1bdc8:	ldr	r2, [r4, r1, lsl #3]
   1bdcc:	lsl	r8, r1, #3
   1bdd0:	cmp	r2, #0
   1bdd4:	add	r6, r4, r8
   1bdd8:	bne	1bdbc <__printf_chk@plt+0xacd0>
   1bddc:	cmp	r5, #0
   1bde0:	beq	1bdfc <__printf_chk@plt+0xad10>
   1bde4:	mov	r0, r5
   1bde8:	bl	10f6c <_ZdaPv@plt>
   1bdec:	ldr	r6, [r9]
   1bdf0:	ldr	r4, [r9, #8]
   1bdf4:	add	r6, r6, r8
   1bdf8:	b	1bc6c <__printf_chk@plt+0xab80>
   1bdfc:	ldr	r4, [r9, #8]
   1be00:	b	1bc6c <__printf_chk@plt+0xab80>
   1be04:	andeq	r1, r2, r4, lsr #25
   1be08:	push	{r4, r5, r6, r7, r8, lr}
   1be0c:	subs	r6, r1, #0
   1be10:	mov	r5, r0
   1be14:	beq	1be78 <__printf_chk@plt+0xad8c>
   1be18:	mov	r0, r6
   1be1c:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1be20:	ldr	r8, [r5, #4]
   1be24:	mov	r1, r8
   1be28:	bl	10ea0 <__aeabi_uidivmod@plt>
   1be2c:	ldr	r5, [r5]
   1be30:	mov	r4, r1
   1be34:	b	1be50 <__printf_chk@plt+0xad64>
   1be38:	bl	11050 <strcmp@plt>
   1be3c:	cmp	r0, #0
   1be40:	beq	1be6c <__printf_chk@plt+0xad80>
   1be44:	cmp	r4, #0
   1be48:	subeq	r4, r8, #1
   1be4c:	subne	r4, r4, #1
   1be50:	ldr	r3, [r5, r4, lsl #3]
   1be54:	mov	r1, r6
   1be58:	subs	r0, r3, #0
   1be5c:	add	r7, r5, r4, lsl #3
   1be60:	bne	1be38 <__printf_chk@plt+0xad4c>
   1be64:	mov	r0, r3
   1be68:	pop	{r4, r5, r6, r7, r8, pc}
   1be6c:	ldr	r3, [r7, #4]
   1be70:	mov	r0, r3
   1be74:	pop	{r4, r5, r6, r7, r8, pc}
   1be78:	ldr	r1, [pc, #8]	; 1be88 <__printf_chk@plt+0xad9c>
   1be7c:	mov	r0, #40	; 0x28
   1be80:	bl	16250 <__printf_chk@plt+0x5164>
   1be84:	b	1be18 <__printf_chk@plt+0xad2c>
   1be88:	andeq	r1, r2, r4, lsr #25
   1be8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1be90:	mov	sl, r1
   1be94:	ldr	r7, [r1]
   1be98:	mov	r5, r0
   1be9c:	cmp	r7, #0
   1bea0:	beq	1bf08 <__printf_chk@plt+0xae1c>
   1bea4:	mov	r0, r7
   1bea8:	bl	1ca1c <_ZdlPv@@Base+0x310>
   1beac:	ldr	r9, [r5, #4]
   1beb0:	mov	r1, r9
   1beb4:	bl	10ea0 <__aeabi_uidivmod@plt>
   1beb8:	ldr	r6, [r5]
   1bebc:	mov	r4, r1
   1bec0:	b	1bedc <__printf_chk@plt+0xadf0>
   1bec4:	bl	11050 <strcmp@plt>
   1bec8:	cmp	r0, #0
   1becc:	beq	1bef8 <__printf_chk@plt+0xae0c>
   1bed0:	cmp	r4, #0
   1bed4:	subeq	r4, r9, #1
   1bed8:	subne	r4, r4, #1
   1bedc:	ldr	r5, [r6, r4, lsl #3]
   1bee0:	mov	r1, r7
   1bee4:	subs	r0, r5, #0
   1bee8:	add	r8, r6, r4, lsl #3
   1beec:	bne	1bec4 <__printf_chk@plt+0xadd8>
   1bef0:	mov	r0, r5
   1bef4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bef8:	str	r5, [sl]
   1befc:	ldr	r5, [r8, #4]
   1bf00:	mov	r0, r5
   1bf04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf08:	ldr	r1, [pc, #8]	; 1bf18 <__printf_chk@plt+0xae2c>
   1bf0c:	mov	r0, #40	; 0x28
   1bf10:	bl	16250 <__printf_chk@plt+0x5164>
   1bf14:	b	1bea4 <__printf_chk@plt+0xadb8>
   1bf18:	andeq	r1, r2, r4, lsr #25
   1bf1c:	mov	r2, #0
   1bf20:	stm	r0, {r1, r2}
   1bf24:	bx	lr
   1bf28:	ldr	ip, [r0]
   1bf2c:	push	{r4, r5, r6, r7, lr}
   1bf30:	ldrd	r4, [ip]
   1bf34:	ldr	r3, [r0, #4]
   1bf38:	cmp	r3, r5
   1bf3c:	bcs	1bfac <__printf_chk@plt+0xaec0>
   1bf40:	ldr	lr, [r4, r3, lsl #3]
   1bf44:	add	r6, r4, r3, lsl #3
   1bf48:	cmp	lr, #0
   1bf4c:	addne	ip, r3, #1
   1bf50:	bne	1bf90 <__printf_chk@plt+0xaea4>
   1bf54:	add	r3, r3, #1
   1bf58:	sub	r7, r4, #8
   1bf5c:	b	1bf74 <__printf_chk@plt+0xae88>
   1bf60:	ldr	lr, [r7, ip, lsl #3]
   1bf64:	add	r6, r4, r3, lsl #3
   1bf68:	cmp	lr, #0
   1bf6c:	mov	r3, ip
   1bf70:	bne	1bf90 <__printf_chk@plt+0xaea4>
   1bf74:	cmp	r5, r3
   1bf78:	add	ip, r3, #1
   1bf7c:	bne	1bf60 <__printf_chk@plt+0xae74>
   1bf80:	mov	r3, #0
   1bf84:	str	r5, [r0, #4]
   1bf88:	mov	r0, r3
   1bf8c:	pop	{r4, r5, r6, r7, pc}
   1bf90:	ldr	r4, [r6, #4]
   1bf94:	mov	r3, #1
   1bf98:	str	lr, [r1]
   1bf9c:	str	r4, [r2]
   1bfa0:	str	ip, [r0, #4]
   1bfa4:	mov	r0, r3
   1bfa8:	pop	{r4, r5, r6, r7, pc}
   1bfac:	mov	r3, #0
   1bfb0:	b	1bf88 <__printf_chk@plt+0xae9c>
   1bfb4:	mvn	r1, #0
   1bfb8:	mov	r2, #0
   1bfbc:	stm	r0, {r1, r2}
   1bfc0:	bx	lr
   1bfc4:	mov	r3, #17
   1bfc8:	push	{r4, lr}
   1bfcc:	mov	r4, r0
   1bfd0:	str	r3, [r0, #4]
   1bfd4:	mov	r0, #136	; 0x88
   1bfd8:	bl	10ed0 <_Znaj@plt>
   1bfdc:	mvn	r1, #0
   1bfe0:	mov	r2, #0
   1bfe4:	mov	r3, r0
   1bfe8:	add	ip, r0, #136	; 0x88
   1bfec:	stm	r3, {r1, r2}
   1bff0:	add	r3, r3, #8
   1bff4:	cmp	ip, r3
   1bff8:	bne	1bfec <__printf_chk@plt+0xaf00>
   1bffc:	str	r0, [r4]
   1c000:	str	r2, [r4, #8]
   1c004:	mov	r0, r4
   1c008:	pop	{r4, pc}
   1c00c:	ldr	r1, [r0, #4]
   1c010:	push	{r4, r5, r6, lr}
   1c014:	cmp	r1, #0
   1c018:	mov	r5, r0
   1c01c:	ldr	r2, [r0]
   1c020:	beq	1c050 <__printf_chk@plt+0xaf64>
   1c024:	mov	r4, #0
   1c028:	add	r3, r2, r4, lsl #3
   1c02c:	add	r4, r4, #1
   1c030:	ldr	r3, [r3, #4]
   1c034:	subs	r0, r3, #0
   1c038:	beq	1c048 <__printf_chk@plt+0xaf5c>
   1c03c:	bl	10f6c <_ZdaPv@plt>
   1c040:	ldr	r2, [r5]
   1c044:	ldr	r1, [r5, #4]
   1c048:	cmp	r1, r4
   1c04c:	bhi	1c028 <__printf_chk@plt+0xaf3c>
   1c050:	cmp	r2, #0
   1c054:	beq	1c060 <__printf_chk@plt+0xaf74>
   1c058:	mov	r0, r2
   1c05c:	bl	10f6c <_ZdaPv@plt>
   1c060:	mov	r0, r5
   1c064:	pop	{r4, r5, r6, pc}
   1c068:	push	{r4, lr}
   1c06c:	mov	r4, r0
   1c070:	add	r0, r0, #1040	; 0x410
   1c074:	bl	1c00c <__printf_chk@plt+0xaf20>
   1c078:	add	r0, r4, #4
   1c07c:	bl	1bba4 <__printf_chk@plt+0xaab8>
   1c080:	mov	r0, r4
   1c084:	pop	{r4, pc}
   1c088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c08c:	subs	r6, r1, #0
   1c090:	sub	sp, sp, #12
   1c094:	mov	r8, r0
   1c098:	mov	r7, r2
   1c09c:	blt	1c130 <__printf_chk@plt+0xb044>
   1c0a0:	ldr	r9, [r8, #4]
   1c0a4:	mov	r0, r6
   1c0a8:	mov	r1, r9
   1c0ac:	bl	10ea0 <__aeabi_uidivmod@plt>
   1c0b0:	ldr	r4, [r8]
   1c0b4:	b	1c0cc <__printf_chk@plt+0xafe0>
   1c0b8:	cmp	r3, r6
   1c0bc:	beq	1c10c <__printf_chk@plt+0xb020>
   1c0c0:	cmp	r1, #0
   1c0c4:	subeq	r1, r9, #1
   1c0c8:	subne	r1, r1, #1
   1c0cc:	ldr	r3, [r4, r1, lsl #3]
   1c0d0:	lsl	r5, r1, #3
   1c0d4:	cmp	r3, #0
   1c0d8:	add	r2, r4, r5
   1c0dc:	bge	1c0b8 <__printf_chk@plt+0xafcc>
   1c0e0:	cmp	r7, #0
   1c0e4:	beq	1c104 <__printf_chk@plt+0xb018>
   1c0e8:	ldr	r3, [r8, #8]
   1c0ec:	add	r1, r3, r3, lsl #1
   1c0f0:	cmp	r1, r9, lsl #1
   1c0f4:	bcs	1c140 <__printf_chk@plt+0xb054>
   1c0f8:	add	r3, r3, #1
   1c0fc:	strd	r6, [r2]
   1c100:	str	r3, [r8, #8]
   1c104:	add	sp, sp, #12
   1c108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c10c:	ldr	r0, [r2, #4]
   1c110:	cmp	r0, #0
   1c114:	beq	1c124 <__printf_chk@plt+0xb038>
   1c118:	bl	10f6c <_ZdaPv@plt>
   1c11c:	ldr	r2, [r8]
   1c120:	add	r2, r2, r5
   1c124:	str	r7, [r2, #4]
   1c128:	add	sp, sp, #12
   1c12c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c130:	ldr	r1, [pc, #316]	; 1c274 <__printf_chk@plt+0xb188>
   1c134:	mov	r0, #44	; 0x2c
   1c138:	bl	16250 <__printf_chk@plt+0x5164>
   1c13c:	b	1c0a0 <__printf_chk@plt+0xafb4>
   1c140:	mov	r0, r9
   1c144:	bl	1ca64 <_ZdlPv@@Base+0x358>
   1c148:	cmn	r0, #-268435455	; 0xf0000001
   1c14c:	mov	sl, r0
   1c150:	str	r0, [r8, #4]
   1c154:	lslls	r0, r0, #3
   1c158:	mvnhi	r0, #0
   1c15c:	bl	10ed0 <_Znaj@plt>
   1c160:	subs	r2, sl, #1
   1c164:	movpl	r1, #0
   1c168:	mov	r5, r0
   1c16c:	movpl	r3, r0
   1c170:	mvnpl	r0, #0
   1c174:	bmi	1c18c <__printf_chk@plt+0xb0a0>
   1c178:	sub	r2, r2, #1
   1c17c:	cmn	r2, #1
   1c180:	strd	r0, [r3]
   1c184:	add	r3, r3, #8
   1c188:	bne	1c178 <__printf_chk@plt+0xb08c>
   1c18c:	cmp	r9, #0
   1c190:	addne	r9, r4, r9, lsl #3
   1c194:	str	r5, [r8]
   1c198:	ldr	fp, [r8, #4]
   1c19c:	addne	r9, r9, #4
   1c1a0:	addne	sl, r4, #4
   1c1a4:	bne	1c1b8 <__printf_chk@plt+0xb0cc>
   1c1a8:	b	1c21c <__printf_chk@plt+0xb130>
   1c1ac:	add	sl, sl, #8
   1c1b0:	cmp	r9, sl
   1c1b4:	beq	1c21c <__printf_chk@plt+0xb130>
   1c1b8:	ldr	r3, [sl, #-4]
   1c1bc:	cmp	r3, #0
   1c1c0:	blt	1c1ac <__printf_chk@plt+0xb0c0>
   1c1c4:	ldr	r2, [sl]
   1c1c8:	cmp	r2, #0
   1c1cc:	str	r2, [sp]
   1c1d0:	beq	1c1ac <__printf_chk@plt+0xb0c0>
   1c1d4:	mov	r0, r3
   1c1d8:	mov	r1, fp
   1c1dc:	str	r3, [sp, #4]
   1c1e0:	bl	10ea0 <__aeabi_uidivmod@plt>
   1c1e4:	ldrd	r2, [sp]
   1c1e8:	b	1c1f8 <__printf_chk@plt+0xb10c>
   1c1ec:	cmp	r1, #0
   1c1f0:	subeq	r1, fp, #1
   1c1f4:	subne	r1, r1, #1
   1c1f8:	ldr	r0, [r5, r1, lsl #3]
   1c1fc:	add	ip, r5, r1, lsl #3
   1c200:	cmp	r0, #0
   1c204:	bge	1c1ec <__printf_chk@plt+0xb100>
   1c208:	add	sl, sl, #8
   1c20c:	cmp	r9, sl
   1c210:	str	r3, [ip]
   1c214:	str	r2, [ip, #4]
   1c218:	bne	1c1b8 <__printf_chk@plt+0xb0cc>
   1c21c:	mov	r1, fp
   1c220:	mov	r0, r6
   1c224:	bl	10ea0 <__aeabi_uidivmod@plt>
   1c228:	b	1c238 <__printf_chk@plt+0xb14c>
   1c22c:	cmp	r1, #0
   1c230:	subeq	r1, fp, #1
   1c234:	subne	r1, r1, #1
   1c238:	ldr	r3, [r5, r1, lsl #3]
   1c23c:	lsl	r9, r1, #3
   1c240:	cmp	r3, #0
   1c244:	add	r2, r5, r9
   1c248:	bge	1c22c <__printf_chk@plt+0xb140>
   1c24c:	cmp	r4, #0
   1c250:	beq	1c26c <__printf_chk@plt+0xb180>
   1c254:	mov	r0, r4
   1c258:	bl	10f6c <_ZdaPv@plt>
   1c25c:	ldr	r2, [r8]
   1c260:	ldr	r3, [r8, #8]
   1c264:	add	r2, r2, r9
   1c268:	b	1c0f8 <__printf_chk@plt+0xb00c>
   1c26c:	ldr	r3, [r8, #8]
   1c270:	b	1c0f8 <__printf_chk@plt+0xb00c>
   1c274:	andeq	r1, r2, r4, lsr #25
   1c278:	push	{r4, r5, r6, lr}
   1c27c:	subs	r4, r1, #0
   1c280:	mov	r6, r0
   1c284:	blt	1c2d4 <__printf_chk@plt+0xb1e8>
   1c288:	ldr	r5, [r6, #4]
   1c28c:	mov	r0, r4
   1c290:	mov	r1, r5
   1c294:	bl	10ea0 <__aeabi_uidivmod@plt>
   1c298:	ldr	r2, [r6]
   1c29c:	b	1c2b4 <__printf_chk@plt+0xb1c8>
   1c2a0:	cmp	r3, r4
   1c2a4:	beq	1c2cc <__printf_chk@plt+0xb1e0>
   1c2a8:	cmp	r1, #0
   1c2ac:	subeq	r1, r5, #1
   1c2b0:	subne	r1, r1, #1
   1c2b4:	ldr	r3, [r2, r1, lsl #3]
   1c2b8:	add	r0, r2, r1, lsl #3
   1c2bc:	cmp	r3, #0
   1c2c0:	bge	1c2a0 <__printf_chk@plt+0xb1b4>
   1c2c4:	mov	r0, #0
   1c2c8:	pop	{r4, r5, r6, pc}
   1c2cc:	ldr	r0, [r0, #4]
   1c2d0:	pop	{r4, r5, r6, pc}
   1c2d4:	ldr	r1, [pc, #8]	; 1c2e4 <__printf_chk@plt+0xb1f8>
   1c2d8:	mov	r0, #44	; 0x2c
   1c2dc:	bl	16250 <__printf_chk@plt+0x5164>
   1c2e0:	b	1c288 <__printf_chk@plt+0xb19c>
   1c2e4:	andeq	r1, r2, r4, lsr #25
   1c2e8:	mov	r2, #0
   1c2ec:	stm	r0, {r1, r2}
   1c2f0:	bx	lr
   1c2f4:	ldr	ip, [r0]
   1c2f8:	push	{r4, r5, r6, lr}
   1c2fc:	ldr	r3, [r0, #4]
   1c300:	ldr	r4, [ip, #4]
   1c304:	ldr	r6, [ip]
   1c308:	cmp	r4, r3
   1c30c:	bls	1c380 <__printf_chk@plt+0xb294>
   1c310:	ldr	lr, [r6, r3, lsl #3]
   1c314:	cmp	lr, #0
   1c318:	addlt	r3, r3, #1
   1c31c:	sublt	r5, r6, #8
   1c320:	blt	1c338 <__printf_chk@plt+0xb24c>
   1c324:	b	1c358 <__printf_chk@plt+0xb26c>
   1c328:	ldr	lr, [r5, ip, lsl #3]
   1c32c:	cmp	lr, #0
   1c330:	bge	1c354 <__printf_chk@plt+0xb268>
   1c334:	mov	r3, ip
   1c338:	cmp	r4, r3
   1c33c:	add	ip, r3, #1
   1c340:	bne	1c328 <__printf_chk@plt+0xb23c>
   1c344:	mov	r3, #0
   1c348:	str	r4, [r0, #4]
   1c34c:	mov	r0, r3
   1c350:	pop	{r4, r5, r6, pc}
   1c354:	str	r3, [r0, #4]
   1c358:	str	lr, [r1]
   1c35c:	ldr	r1, [r0, #4]
   1c360:	mov	r3, #1
   1c364:	add	ip, r1, r3
   1c368:	add	r6, r6, r1, lsl #3
   1c36c:	ldr	r1, [r6, #4]
   1c370:	str	r1, [r2]
   1c374:	str	ip, [r0, #4]
   1c378:	mov	r0, r3
   1c37c:	pop	{r4, r5, r6, pc}
   1c380:	mov	r3, #0
   1c384:	b	1c34c <__printf_chk@plt+0xb260>
   1c388:	push	{r4, r5, r6, lr}
   1c38c:	mov	r6, r0
   1c390:	mov	r3, #0
   1c394:	str	r3, [r6], #4
   1c398:	add	r4, r0, #1040	; 0x410
   1c39c:	mov	r5, r0
   1c3a0:	mov	r0, r6
   1c3a4:	bl	1bb5c <__printf_chk@plt+0xaa70>
   1c3a8:	mov	r0, r4
   1c3ac:	bl	1bfc4 <__printf_chk@plt+0xaed8>
   1c3b0:	add	r2, r5, #1024	; 0x400
   1c3b4:	add	r2, r2, #12
   1c3b8:	add	r3, r5, #12
   1c3bc:	mov	r1, #0
   1c3c0:	str	r1, [r3, #4]!
   1c3c4:	cmp	r3, r2
   1c3c8:	bne	1c3c0 <__printf_chk@plt+0xb2d4>
   1c3cc:	add	r2, r5, #2064	; 0x810
   1c3d0:	add	r3, r4, #8
   1c3d4:	add	r2, r2, #8
   1c3d8:	mov	r1, #0
   1c3dc:	str	r1, [r3, #4]!
   1c3e0:	cmp	r3, r2
   1c3e4:	bne	1c3dc <__printf_chk@plt+0xb2f0>
   1c3e8:	mov	r0, r5
   1c3ec:	pop	{r4, r5, r6, pc}
   1c3f0:	mov	r0, r6
   1c3f4:	bl	1bba4 <__printf_chk@plt+0xaab8>
   1c3f8:	bl	10f3c <__cxa_end_cleanup@plt>
   1c3fc:	push	{r4, r5, r6, r7, lr}
   1c400:	add	r7, r0, r1, lsl #2
   1c404:	ldr	r5, [pc, #144]	; 1c49c <__printf_chk@plt+0xb3b0>
   1c408:	ldr	r4, [r7, #16]
   1c40c:	sub	sp, sp, #20
   1c410:	ldr	r3, [r5]
   1c414:	cmp	r4, #0
   1c418:	str	r3, [sp, #12]
   1c41c:	beq	1c43c <__printf_chk@plt+0xb350>
   1c420:	ldr	r2, [sp, #12]
   1c424:	ldr	r3, [r5]
   1c428:	mov	r0, r4
   1c42c:	cmp	r2, r3
   1c430:	bne	1c498 <__printf_chk@plt+0xb3ac>
   1c434:	add	sp, sp, #20
   1c438:	pop	{r4, r5, r6, r7, pc}
   1c43c:	ldr	r3, [pc, #92]	; 1c4a0 <__printf_chk@plt+0xb3b4>
   1c440:	mov	r6, r0
   1c444:	mov	r0, r1
   1c448:	str	r3, [sp, #4]
   1c44c:	bl	1ba84 <__printf_chk@plt+0xa998>
   1c450:	mov	r2, #4
   1c454:	mov	r1, r0
   1c458:	add	r0, sp, #8
   1c45c:	bl	10f54 <__strcpy_chk@plt>
   1c460:	mov	r0, #12
   1c464:	bl	1c6bc <_Znwj@@Base>
   1c468:	ldr	r3, [r6]
   1c46c:	mvn	r2, #0
   1c470:	str	r2, [r0, #4]
   1c474:	add	r2, r3, #1
   1c478:	mov	r4, r0
   1c47c:	str	r3, [r0]
   1c480:	str	r2, [r6]
   1c484:	add	r0, sp, #4
   1c488:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1c48c:	str	r4, [r7, #16]
   1c490:	str	r0, [r4, #8]
   1c494:	b	1c420 <__printf_chk@plt+0xb334>
   1c498:	bl	10f30 <__stack_chk_fail@plt>
   1c49c:	andeq	r2, r3, r0, lsr #27
   1c4a0:	rsbvc	r6, r1, #6488064	; 0x630000
   1c4a4:	cmp	r0, #255	; 0xff
   1c4a8:	push	{r4, r5, r6, r7, r8, lr}
   1c4ac:	mov	r5, r0
   1c4b0:	bhi	1c4d8 <__printf_chk@plt+0xb3ec>
   1c4b4:	add	r3, r0, #260	; 0x104
   1c4b8:	add	r3, r3, #2
   1c4bc:	ldr	r7, [pc, #152]	; 1c55c <__printf_chk@plt+0xb470>
   1c4c0:	add	r6, r7, r3, lsl #2
   1c4c4:	ldr	r4, [r6, #4]
   1c4c8:	cmp	r4, #0
   1c4cc:	beq	1c52c <__printf_chk@plt+0xb440>
   1c4d0:	mov	r0, r4
   1c4d4:	pop	{r4, r5, r6, r7, r8, pc}
   1c4d8:	ldr	r6, [pc, #124]	; 1c55c <__printf_chk@plt+0xb470>
   1c4dc:	mov	r1, r0
   1c4e0:	add	r0, r6, #1040	; 0x410
   1c4e4:	bl	1c278 <__printf_chk@plt+0xb18c>
   1c4e8:	subs	r4, r0, #0
   1c4ec:	bne	1c4d0 <__printf_chk@plt+0xb3e4>
   1c4f0:	mov	r0, #12
   1c4f4:	bl	10ed0 <_Znaj@plt>
   1c4f8:	ldr	r3, [r6]
   1c4fc:	mov	ip, #0
   1c500:	add	r2, r3, #1
   1c504:	mov	r1, r5
   1c508:	mov	r4, r0
   1c50c:	mov	r0, r6
   1c510:	str	r5, [r4, #4]
   1c514:	str	r2, [r0], #1040	; 0x410
   1c518:	str	ip, [r4, #8]
   1c51c:	str	r3, [r4]
   1c520:	mov	r2, r4
   1c524:	bl	1c088 <__printf_chk@plt+0xaf9c>
   1c528:	b	1c4d0 <__printf_chk@plt+0xb3e4>
   1c52c:	mov	r0, #12
   1c530:	bl	1c6bc <_Znwj@@Base>
   1c534:	ldr	r3, [r7]
   1c538:	mov	r1, #0
   1c53c:	add	r2, r3, #1
   1c540:	str	r2, [r7]
   1c544:	mov	r4, r0
   1c548:	str	r5, [r0, #4]
   1c54c:	str	r0, [r6, #4]
   1c550:	str	r1, [r0, #8]
   1c554:	str	r3, [r0]
   1c558:	b	1c4d0 <__printf_chk@plt+0xb3e4>
   1c55c:	andeq	r6, r3, r8, lsl fp
   1c560:	push	{r4, r5, r6, lr}
   1c564:	sub	sp, sp, #16
   1c568:	ldr	r5, [pc, #280]	; 1c688 <__printf_chk@plt+0xb59c>
   1c56c:	subs	r4, r0, #0
   1c570:	ldr	r3, [r5]
   1c574:	str	r3, [sp, #12]
   1c578:	beq	1c588 <__printf_chk@plt+0xb49c>
   1c57c:	ldrb	r1, [r4]
   1c580:	tst	r1, #223	; 0xdf
   1c584:	bne	1c598 <__printf_chk@plt+0xb4ac>
   1c588:	ldr	r1, [pc, #252]	; 1c68c <__printf_chk@plt+0xb5a0>
   1c58c:	mov	r0, #150	; 0x96
   1c590:	bl	16250 <__printf_chk@plt+0x5164>
   1c594:	ldrb	r1, [r4]
   1c598:	ldrb	r3, [r4, #1]
   1c59c:	cmp	r3, #0
   1c5a0:	beq	1c65c <__printf_chk@plt+0xb570>
   1c5a4:	cmp	r3, #104	; 0x68
   1c5a8:	cmpeq	r1, #99	; 0x63
   1c5ac:	str	r4, [sp, #4]
   1c5b0:	beq	1c608 <__printf_chk@plt+0xb51c>
   1c5b4:	ldr	r6, [pc, #212]	; 1c690 <__printf_chk@plt+0xb5a4>
   1c5b8:	add	r1, sp, #4
   1c5bc:	add	r0, r6, #4
   1c5c0:	bl	1be8c <__printf_chk@plt+0xada0>
   1c5c4:	subs	r4, r0, #0
   1c5c8:	bne	1c668 <__printf_chk@plt+0xb57c>
   1c5cc:	mov	r0, #12
   1c5d0:	bl	10ed0 <_Znaj@plt>
   1c5d4:	ldr	r3, [r6]
   1c5d8:	mvn	r1, #0
   1c5dc:	add	r2, r3, #1
   1c5e0:	mov	r4, r0
   1c5e4:	mov	r0, r6
   1c5e8:	str	r1, [r4, #4]
   1c5ec:	str	r2, [r0], #4
   1c5f0:	str	r3, [r4]
   1c5f4:	mov	r2, r4
   1c5f8:	ldr	r1, [sp, #4]
   1c5fc:	bl	1bbf0 <__printf_chk@plt+0xab04>
   1c600:	str	r0, [r4, #8]
   1c604:	b	1c668 <__printf_chk@plt+0xb57c>
   1c608:	ldrb	r3, [r4, #2]
   1c60c:	cmp	r3, #97	; 0x61
   1c610:	bne	1c5b4 <__printf_chk@plt+0xb4c8>
   1c614:	ldrb	r3, [r4, #3]
   1c618:	cmp	r3, #114	; 0x72
   1c61c:	bne	1c5b4 <__printf_chk@plt+0xb4c8>
   1c620:	mov	r2, #10
   1c624:	add	r0, r4, #4
   1c628:	add	r1, sp, #8
   1c62c:	bl	10e7c <strtol@plt>
   1c630:	ldr	r3, [sp, #4]
   1c634:	ldr	r2, [sp, #8]
   1c638:	add	r3, r3, #4
   1c63c:	cmp	r2, r3
   1c640:	beq	1c5b4 <__printf_chk@plt+0xb4c8>
   1c644:	ldrb	r3, [r2]
   1c648:	cmp	r3, #0
   1c64c:	bne	1c5b4 <__printf_chk@plt+0xb4c8>
   1c650:	cmp	r0, #255	; 0xff
   1c654:	bhi	1c5b4 <__printf_chk@plt+0xb4c8>
   1c658:	uxtb	r1, r0
   1c65c:	ldr	r0, [pc, #44]	; 1c690 <__printf_chk@plt+0xb5a4>
   1c660:	bl	1c3fc <__printf_chk@plt+0xb310>
   1c664:	mov	r4, r0
   1c668:	ldr	r2, [sp, #12]
   1c66c:	ldr	r3, [r5]
   1c670:	mov	r0, r4
   1c674:	cmp	r2, r3
   1c678:	bne	1c684 <__printf_chk@plt+0xb598>
   1c67c:	add	sp, sp, #16
   1c680:	pop	{r4, r5, r6, pc}
   1c684:	bl	10f30 <__stack_chk_fail@plt>
   1c688:	andeq	r2, r3, r0, lsr #27
   1c68c:	andeq	r1, r2, r4, lsr #25
   1c690:	andeq	r6, r3, r8, lsl fp
   1c694:	ldr	r0, [r0, #8]
   1c698:	bx	lr
   1c69c:	push	{r4, lr}
   1c6a0:	mov	r4, r0
   1c6a4:	bl	11008 <strlen@plt>
   1c6a8:	mov	r1, r4
   1c6ac:	pop	{r4, lr}
   1c6b0:	mov	r2, r0
   1c6b4:	mov	r0, #2
   1c6b8:	b	1102c <write@plt>

0001c6bc <_Znwj@@Base>:
   1c6bc:	cmp	r0, #0
   1c6c0:	moveq	r0, #1
   1c6c4:	push	{r4, lr}
   1c6c8:	bl	10ffc <malloc@plt>
   1c6cc:	cmp	r0, #0
   1c6d0:	popne	{r4, pc}
   1c6d4:	ldr	r3, [pc, #36]	; 1c700 <_Znwj@@Base+0x44>
   1c6d8:	ldr	r0, [r3]
   1c6dc:	cmp	r0, #0
   1c6e0:	beq	1c6f0 <_Znwj@@Base+0x34>
   1c6e4:	bl	1c69c <__printf_chk@plt+0xb5b0>
   1c6e8:	ldr	r0, [pc, #20]	; 1c704 <_Znwj@@Base+0x48>
   1c6ec:	bl	1c69c <__printf_chk@plt+0xb5b0>
   1c6f0:	ldr	r0, [pc, #16]	; 1c708 <_Znwj@@Base+0x4c>
   1c6f4:	bl	1c69c <__printf_chk@plt+0xb5b0>
   1c6f8:	mvn	r0, #0
   1c6fc:	bl	11044 <_exit@plt>
   1c700:	andeq	r7, r3, r4, lsl r7
   1c704:	andeq	r1, r2, ip, asr #25
   1c708:	ldrdeq	r1, [r2], -r0

0001c70c <_ZdlPv@@Base>:
   1c70c:	cmp	r0, #0
   1c710:	bxeq	lr
   1c714:	b	10e88 <free@plt>
   1c718:	cmp	r0, #0
   1c71c:	bxeq	lr
   1c720:	b	10e88 <free@plt>
   1c724:	andeq	r0, r0, r0
   1c728:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c72c:	add	r1, r1, r1, lsl #1
   1c730:	vpush	{d8}
   1c734:	ldr	r4, [pc, #132]	; 1c7c0 <_ZdlPv@@Base+0xb4>
   1c738:	vldr	d8, [pc, #120]	; 1c7b8 <_ZdlPv@@Base+0xac>
   1c73c:	mov	r8, r0
   1c740:	mov	r6, r2
   1c744:	mov	r7, r3
   1c748:	add	r4, r4, r1, lsl #3
   1c74c:	mov	r5, #48	; 0x30
   1c750:	mov	r9, #0
   1c754:	mov	r0, #3
   1c758:	bl	10ed0 <_Znaj@plt>
   1c75c:	vmov	s13, r7
   1c760:	vmov	s15, r6
   1c764:	add	r2, r5, #1
   1c768:	add	r3, r6, r6, lsr #31
   1c76c:	vcvt.f64.s32	d5, s13
   1c770:	vcvt.f64.s32	d7, s15
   1c774:	mov	r6, r7
   1c778:	add	r4, r4, #24
   1c77c:	asr	r7, r3, #1
   1c780:	vdiv.f64	d6, d7, d8
   1c784:	strb	r5, [r0, #1]
   1c788:	uxtb	r5, r2
   1c78c:	cmp	r5, #56	; 0x38
   1c790:	str	r0, [r4, #-24]	; 0xffffffe8
   1c794:	strb	r8, [r0]
   1c798:	strb	r9, [r0, #2]
   1c79c:	vdiv.f64	d7, d5, d8
   1c7a0:	vstr	d6, [r4, #-16]
   1c7a4:	vstr	d7, [r4, #-8]
   1c7a8:	bne	1c754 <_ZdlPv@@Base+0x48>
   1c7ac:	vpop	{d8}
   1c7b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c7b4:	nop			; (mov r0, r0)
   1c7b8:	strbtvs	r6, [r6], -r6, ror #12
   1c7bc:	eorsmi	r6, r9, r6, ror #12
   1c7c0:	andeq	r7, r3, r8, lsr r3
   1c7c4:	push	{r4, r5, r6, lr}
   1c7c8:	vpush	{d8-d9}
   1c7cc:	mov	r4, r1
   1c7d0:	vmov.f64	d9, d0
   1c7d4:	vmov.f64	d8, d1
   1c7d8:	mov	r6, r0
   1c7dc:	bl	11008 <strlen@plt>
   1c7e0:	add	r4, r4, r4, lsl #1
   1c7e4:	lsl	r4, r4, #3
   1c7e8:	add	r0, r0, #1
   1c7ec:	bl	10ed0 <_Znaj@plt>
   1c7f0:	mov	r1, r6
   1c7f4:	mov	r5, r0
   1c7f8:	bl	10f0c <strcpy@plt>
   1c7fc:	ldr	r2, [pc, #20]	; 1c818 <_ZdlPv@@Base+0x10c>
   1c800:	add	r3, r2, r4
   1c804:	str	r5, [r2, r4]
   1c808:	vstr	d9, [r3, #8]
   1c80c:	vstr	d8, [r3, #16]
   1c810:	vpop	{d8-d9}
   1c814:	pop	{r4, r5, r6, pc}
   1c818:	andeq	r7, r3, r8, lsr r3
   1c81c:	ldr	ip, [pc, #396]	; 1c9b0 <_ZdlPv@@Base+0x2a4>
   1c820:	push	{r4, lr}
   1c824:	mov	r1, #0
   1c828:	vpush	{d8-d11}
   1c82c:	mov	lr, #1
   1c830:	vldr	d8, [pc, #280]	; 1c950 <_ZdlPv@@Base+0x244>
   1c834:	vldr	d9, [pc, #284]	; 1c958 <_ZdlPv@@Base+0x24c>
   1c838:	ldr	r3, [pc, #372]	; 1c9b4 <_ZdlPv@@Base+0x2a8>
   1c83c:	ldr	r2, [pc, #372]	; 1c9b8 <_ZdlPv@@Base+0x2ac>
   1c840:	mov	r0, #97	; 0x61
   1c844:	str	lr, [ip, #984]	; 0x3d8
   1c848:	bl	1c728 <_ZdlPv@@Base+0x1c>
   1c84c:	mov	r3, #1000	; 0x3e8
   1c850:	ldr	r2, [pc, #356]	; 1c9bc <_ZdlPv@@Base+0x2b0>
   1c854:	mov	r1, #8
   1c858:	mov	r0, #98	; 0x62
   1c85c:	bl	1c728 <_ZdlPv@@Base+0x1c>
   1c860:	vldr	d11, [pc, #248]	; 1c960 <_ZdlPv@@Base+0x254>
   1c864:	ldr	r3, [pc, #340]	; 1c9c0 <_ZdlPv@@Base+0x2b4>
   1c868:	ldr	r2, [pc, #340]	; 1c9c4 <_ZdlPv@@Base+0x2b8>
   1c86c:	mov	r1, #16
   1c870:	mov	r0, #99	; 0x63
   1c874:	bl	1c728 <_ZdlPv@@Base+0x1c>
   1c878:	ldr	r3, [pc, #328]	; 1c9c8 <_ZdlPv@@Base+0x2bc>
   1c87c:	ldr	r2, [pc, #328]	; 1c9cc <_ZdlPv@@Base+0x2c0>
   1c880:	mov	r1, #24
   1c884:	mov	r0, #100	; 0x64
   1c888:	bl	1c728 <_ZdlPv@@Base+0x1c>
   1c88c:	vmov.f64	d1, d8
   1c890:	vmov.f64	d0, d9
   1c894:	mov	r1, #32
   1c898:	ldr	r0, [pc, #304]	; 1c9d0 <_ZdlPv@@Base+0x2c4>
   1c89c:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c8a0:	vldr	d10, [pc, #192]	; 1c968 <_ZdlPv@@Base+0x25c>
   1c8a4:	vmov.f64	d1, d8
   1c8a8:	vldr	d0, [pc, #192]	; 1c970 <_ZdlPv@@Base+0x264>
   1c8ac:	mov	r1, #33	; 0x21
   1c8b0:	ldr	r0, [pc, #284]	; 1c9d4 <_ZdlPv@@Base+0x2c8>
   1c8b4:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c8b8:	vmov.f64	d1, d9
   1c8bc:	vmov.f64	d0, d11
   1c8c0:	mov	r1, #34	; 0x22
   1c8c4:	ldr	r0, [pc, #268]	; 1c9d8 <_ZdlPv@@Base+0x2cc>
   1c8c8:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c8cc:	vmov.f64	d1, d11
   1c8d0:	vmov.f64	d0, d9
   1c8d4:	mov	r1, #35	; 0x23
   1c8d8:	ldr	r0, [pc, #252]	; 1c9dc <_ZdlPv@@Base+0x2d0>
   1c8dc:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c8e0:	vmov.f64	d0, d8
   1c8e4:	vldr	d1, [pc, #140]	; 1c978 <_ZdlPv@@Base+0x26c>
   1c8e8:	mov	r1, #36	; 0x24
   1c8ec:	ldr	r0, [pc, #236]	; 1c9e0 <_ZdlPv@@Base+0x2d4>
   1c8f0:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c8f4:	vmov.f64	d1, d10
   1c8f8:	vldr	d0, [pc, #128]	; 1c980 <_ZdlPv@@Base+0x274>
   1c8fc:	mov	r1, #37	; 0x25
   1c900:	ldr	r0, [pc, #220]	; 1c9e4 <_ZdlPv@@Base+0x2d8>
   1c904:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c908:	vldr	d1, [pc, #120]	; 1c988 <_ZdlPv@@Base+0x27c>
   1c90c:	vldr	d0, [pc, #124]	; 1c990 <_ZdlPv@@Base+0x284>
   1c910:	mov	r1, #38	; 0x26
   1c914:	ldr	r0, [pc, #204]	; 1c9e8 <_ZdlPv@@Base+0x2dc>
   1c918:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c91c:	vmov.f64	d0, d10
   1c920:	vldr	d1, [pc, #112]	; 1c998 <_ZdlPv@@Base+0x28c>
   1c924:	mov	r1, #39	; 0x27
   1c928:	ldr	r0, [pc, #188]	; 1c9ec <_ZdlPv@@Base+0x2e0>
   1c92c:	bl	1c7c4 <_ZdlPv@@Base+0xb8>
   1c930:	vpop	{d8-d11}
   1c934:	vldr	d1, [pc, #100]	; 1c9a0 <_ZdlPv@@Base+0x294>
   1c938:	vldr	d0, [pc, #104]	; 1c9a8 <_ZdlPv@@Base+0x29c>
   1c93c:	mov	r1, #40	; 0x28
   1c940:	ldr	r0, [pc, #168]	; 1c9f0 <_ZdlPv@@Base+0x2e4>
   1c944:	pop	{r4, lr}
   1c948:	b	1c7c4 <_ZdlPv@@Base+0xb8>
   1c94c:	nop			; (mov r0, r0)
   1c950:	andeq	r0, r0, r0
   1c954:	eormi	r0, r1, r0
   1c958:	andeq	r0, r0, r0
   1c95c:	eormi	r0, r6, r0
   1c960:	andeq	r0, r0, r0
   1c964:	eorsmi	r0, r1, r0
   1c968:	andeq	r0, r0, r0
   1c96c:	andsmi	r0, lr, r0
   1c970:	andeq	r0, r0, r0
   1c974:	eormi	r0, ip, r0
   1c978:	andeq	r0, r0, r0
   1c97c:	andsmi	r0, r6, r0
   1c980:	andeq	r0, r0, r0
   1c984:	eormi	r0, r4, r0
   1c988:	andeq	r0, r0, r0
   1c98c:	andsmi	r8, r0, r0
   1c990:	andeq	r0, r0, r0
   1c994:	eormi	r0, r3, r0
   1c998:	andeq	r0, r0, r0
   1c99c:	andmi	r0, pc, r0
   1c9a0:	bmi	fe5672fc <stdout@@GLIBC_2.4+0xfe533428>
   1c9a4:	andsmi	r5, r1, r5, lsr #5
   1c9a8:	bmi	fe567304 <stdout@@GLIBC_2.4+0xfe533430>
   1c9ac:	eormi	r5, r1, r5, lsr #5
   1c9b0:	andeq	r7, r3, r8, lsr r3
   1c9b4:	andeq	r0, r0, r9, asr #6
   1c9b8:	andeq	r0, r0, r5, lsr #9
   1c9bc:	andeq	r0, r0, r6, lsl #11
   1c9c0:	muleq	r0, r5, r3
   1c9c4:	andeq	r0, r0, r1, lsl r5
   1c9c8:	andeq	r0, r0, r3, lsl #6
   1c9cc:	andeq	r0, r0, r2, asr #8
   1c9d0:	andeq	r1, r2, r0, ror #25
   1c9d4:	andeq	r1, r2, r8, ror #25
   1c9d8:	strdeq	r1, [r2], -r0
   1c9dc:	strdeq	r1, [r2], -r8
   1c9e0:	andeq	r1, r2, r0, lsl #26
   1c9e4:	andeq	r1, r2, ip, lsl #26
   1c9e8:	andeq	r1, r2, r8, lsl sp
   1c9ec:	andeq	r1, r2, r0, lsr #26
   1c9f0:	andeq	r1, r2, r8, lsr #26
   1c9f4:	ldr	r3, [pc, #28]	; 1ca18 <_ZdlPv@@Base+0x30c>
   1c9f8:	push	{r4, lr}
   1c9fc:	mov	r4, r0
   1ca00:	ldr	r3, [r3, #984]	; 0x3d8
   1ca04:	cmp	r3, #0
   1ca08:	bne	1ca10 <_ZdlPv@@Base+0x304>
   1ca0c:	bl	1c81c <_ZdlPv@@Base+0x110>
   1ca10:	mov	r0, r4
   1ca14:	pop	{r4, pc}
   1ca18:	andeq	r7, r3, r8, lsr r3
   1ca1c:	push	{r4, lr}
   1ca20:	subs	r4, r0, #0
   1ca24:	beq	1ca50 <_ZdlPv@@Base+0x344>
   1ca28:	sub	r2, r4, #1
   1ca2c:	mov	r0, #0
   1ca30:	ldrb	r3, [r2, #1]!
   1ca34:	cmp	r3, #0
   1ca38:	popeq	{r4, pc}
   1ca3c:	add	r0, r3, r0, lsl #4
   1ca40:	ands	r1, r0, #-268435456	; 0xf0000000
   1ca44:	bic	r3, r0, #-268435456	; 0xf0000000
   1ca48:	eorne	r0, r3, r1, lsr #24
   1ca4c:	b	1ca30 <_ZdlPv@@Base+0x324>
   1ca50:	ldr	r1, [pc, #8]	; 1ca60 <_ZdlPv@@Base+0x354>
   1ca54:	mov	r0, #27
   1ca58:	bl	16250 <__printf_chk@plt+0x5164>
   1ca5c:	b	1ca28 <_ZdlPv@@Base+0x31c>
   1ca60:	andeq	r1, r2, r4, lsl #27
   1ca64:	cmp	r0, #100	; 0x64
   1ca68:	bls	1cab8 <_ZdlPv@@Base+0x3ac>
   1ca6c:	push	{r4, r5, r6, r7, r8, lr}
   1ca70:	mov	r5, r0
   1ca74:	ldr	r0, [pc, #68]	; 1cac0 <_ZdlPv@@Base+0x3b4>
   1ca78:	ldr	r4, [pc, #68]	; 1cac4 <_ZdlPv@@Base+0x3b8>
   1ca7c:	cmp	r5, r0
   1ca80:	ldr	r7, [pc, #64]	; 1cac8 <_ZdlPv@@Base+0x3bc>
   1ca84:	ldr	r6, [pc, #64]	; 1cacc <_ZdlPv@@Base+0x3c0>
   1ca88:	popcc	{r4, r5, r6, r7, r8, pc}
   1ca8c:	cmp	r0, #0
   1ca90:	bne	1caa8 <_ZdlPv@@Base+0x39c>
   1ca94:	ldr	r2, [pc, #44]	; 1cac8 <_ZdlPv@@Base+0x3bc>
   1ca98:	mov	r3, r7
   1ca9c:	mov	r1, r2
   1caa0:	mov	r0, r6
   1caa4:	bl	1749c <__printf_chk@plt+0x63b0>
   1caa8:	ldr	r0, [r4], #4
   1caac:	cmp	r5, r0
   1cab0:	bcs	1ca8c <_ZdlPv@@Base+0x380>
   1cab4:	pop	{r4, r5, r6, r7, r8, pc}
   1cab8:	mov	r0, #101	; 0x65
   1cabc:	bx	lr
   1cac0:	strdeq	r0, [r0], -r7
   1cac4:	andeq	r1, r2, r4, lsr sp
   1cac8:	andeq	r6, r3, r8, asr #20
   1cacc:	andeq	r1, r2, r8, lsr #27
   1cad0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cad4:	subs	r4, r3, #0
   1cad8:	mov	r7, r0
   1cadc:	mov	r5, r1
   1cae0:	mov	r6, r2
   1cae4:	ldr	r9, [sp, #40]	; 0x28
   1cae8:	bne	1cc6c <_ZdlPv@@Base+0x560>
   1caec:	cmp	r5, #0
   1caf0:	beq	1cb20 <_ZdlPv@@Base+0x414>
   1caf4:	mov	r0, r5
   1caf8:	bl	110b0 <getenv@plt>
   1cafc:	subs	r8, r0, #0
   1cb00:	beq	1cb20 <_ZdlPv@@Base+0x414>
   1cb04:	ldrb	r3, [r8]
   1cb08:	cmp	r3, #0
   1cb0c:	moveq	sl, #1
   1cb10:	beq	1cb28 <_ZdlPv@@Base+0x41c>
   1cb14:	bl	11008 <strlen@plt>
   1cb18:	add	sl, r0, #2
   1cb1c:	b	1cb28 <_ZdlPv@@Base+0x41c>
   1cb20:	mov	sl, #1
   1cb24:	mov	r8, #0
   1cb28:	cmp	r9, #0
   1cb2c:	movne	fp, #2
   1cb30:	moveq	fp, #0
   1cb34:	cmp	r4, #0
   1cb38:	moveq	r5, r4
   1cb3c:	beq	1cb4c <_ZdlPv@@Base+0x440>
   1cb40:	ldrb	r5, [r4]
   1cb44:	cmp	r5, #0
   1cb48:	bne	1cbe8 <_ZdlPv@@Base+0x4dc>
   1cb4c:	cmp	r6, #0
   1cb50:	add	sl, sl, fp
   1cb54:	moveq	r0, r6
   1cb58:	beq	1cb68 <_ZdlPv@@Base+0x45c>
   1cb5c:	ldrb	r0, [r6]
   1cb60:	cmp	r0, #0
   1cb64:	bne	1cbdc <_ZdlPv@@Base+0x4d0>
   1cb68:	add	r5, r5, sl
   1cb6c:	add	r0, r5, r0
   1cb70:	bl	10ed0 <_Znaj@plt>
   1cb74:	mov	r3, #0
   1cb78:	cmp	r8, #0
   1cb7c:	mov	r5, r0
   1cb80:	str	r0, [r7]
   1cb84:	strb	r3, [r0]
   1cb88:	beq	1cb98 <_ZdlPv@@Base+0x48c>
   1cb8c:	ldrb	r3, [r8]
   1cb90:	cmp	r3, #0
   1cb94:	bne	1cc2c <_ZdlPv@@Base+0x520>
   1cb98:	cmp	r9, #0
   1cb9c:	bne	1cc48 <_ZdlPv@@Base+0x53c>
   1cba0:	cmp	r4, #0
   1cba4:	beq	1cbb4 <_ZdlPv@@Base+0x4a8>
   1cba8:	ldrb	r3, [r4]
   1cbac:	cmp	r3, #0
   1cbb0:	bne	1cc08 <_ZdlPv@@Base+0x4fc>
   1cbb4:	cmp	r6, #0
   1cbb8:	beq	1cbc8 <_ZdlPv@@Base+0x4bc>
   1cbbc:	ldrb	r3, [r6]
   1cbc0:	cmp	r3, #0
   1cbc4:	bne	1cbf8 <_ZdlPv@@Base+0x4ec>
   1cbc8:	mov	r0, r5
   1cbcc:	bl	11008 <strlen@plt>
   1cbd0:	str	r0, [r7, #4]
   1cbd4:	mov	r0, r7
   1cbd8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cbdc:	mov	r0, r6
   1cbe0:	bl	11008 <strlen@plt>
   1cbe4:	b	1cb68 <_ZdlPv@@Base+0x45c>
   1cbe8:	mov	r0, r4
   1cbec:	bl	11008 <strlen@plt>
   1cbf0:	add	r5, r0, #1
   1cbf4:	b	1cb4c <_ZdlPv@@Base+0x440>
   1cbf8:	mov	r1, r6
   1cbfc:	mov	r0, r5
   1cc00:	bl	10f18 <strcat@plt>
   1cc04:	b	1cbc8 <_ZdlPv@@Base+0x4bc>
   1cc08:	mov	r0, r5
   1cc0c:	bl	11008 <strlen@plt>
   1cc10:	mov	r1, r4
   1cc14:	add	r0, r5, r0
   1cc18:	bl	10eb8 <stpcpy@plt>
   1cc1c:	ldr	r3, [pc, #88]	; 1cc7c <_ZdlPv@@Base+0x570>
   1cc20:	ldrh	r3, [r3]
   1cc24:	strh	r3, [r0]
   1cc28:	b	1cbb4 <_ZdlPv@@Base+0x4a8>
   1cc2c:	mov	r1, r8
   1cc30:	bl	10eb8 <stpcpy@plt>
   1cc34:	ldr	r3, [pc, #64]	; 1cc7c <_ZdlPv@@Base+0x570>
   1cc38:	cmp	r9, #0
   1cc3c:	ldrh	r3, [r3]
   1cc40:	strh	r3, [r0]
   1cc44:	beq	1cba0 <_ZdlPv@@Base+0x494>
   1cc48:	mov	r0, r5
   1cc4c:	bl	11008 <strlen@plt>
   1cc50:	ldr	r3, [pc, #36]	; 1cc7c <_ZdlPv@@Base+0x570>
   1cc54:	mov	r2, #46	; 0x2e
   1cc58:	ldrh	r3, [r3]
   1cc5c:	strb	r2, [r5, r0]
   1cc60:	add	r0, r0, #1
   1cc64:	strh	r3, [r5, r0]
   1cc68:	b	1cba0 <_ZdlPv@@Base+0x494>
   1cc6c:	ldr	r0, [pc, #12]	; 1cc80 <_ZdlPv@@Base+0x574>
   1cc70:	bl	110b0 <getenv@plt>
   1cc74:	mov	r4, r0
   1cc78:	b	1caec <_ZdlPv@@Base+0x3e0>
   1cc7c:	andeq	r0, r2, ip, lsl sl
   1cc80:			; <UNDEFINED> instruction: 0x00021dbc
   1cc84:	push	{r4, lr}
   1cc88:	mov	r4, r0
   1cc8c:	ldr	r0, [r0]
   1cc90:	cmp	r0, #0
   1cc94:	beq	1cc9c <_ZdlPv@@Base+0x590>
   1cc98:	bl	10f6c <_ZdaPv@plt>
   1cc9c:	mov	r0, r4
   1cca0:	pop	{r4, pc}
   1cca4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cca8:	mov	r5, r0
   1ccac:	ldr	r6, [r0]
   1ccb0:	mov	r9, r1
   1ccb4:	mov	r0, r6
   1ccb8:	bl	11008 <strlen@plt>
   1ccbc:	mov	r4, r0
   1ccc0:	mov	r0, r9
   1ccc4:	bl	11008 <strlen@plt>
   1ccc8:	mov	r7, r0
   1cccc:	add	r0, r4, r0
   1ccd0:	add	r0, r0, #2
   1ccd4:	bl	10ed0 <_Znaj@plt>
   1ccd8:	ldr	r8, [r5, #4]
   1ccdc:	mov	r1, r6
   1cce0:	sub	r4, r4, r8
   1cce4:	mov	r2, r4
   1cce8:	str	r0, [r5]
   1ccec:	mov	sl, r0
   1ccf0:	bl	10fe4 <memcpy@plt>
   1ccf4:	cmp	r8, #0
   1ccf8:	add	r3, sl, r4
   1ccfc:	beq	1cd4c <_ZdlPv@@Base+0x640>
   1cd00:	mov	r1, r9
   1cd04:	mov	r2, r7
   1cd08:	mov	r0, r3
   1cd0c:	bl	10fe4 <memcpy@plt>
   1cd10:	mov	ip, #58	; 0x3a
   1cd14:	add	r1, r6, r4
   1cd18:	mov	r3, r0
   1cd1c:	add	r2, r0, r7
   1cd20:	add	r5, r2, #1
   1cd24:	mov	r0, r5
   1cd28:	mov	r2, r8
   1cd2c:	strb	ip, [r3, r7]
   1cd30:	bl	10fe4 <memcpy@plt>
   1cd34:	add	r2, r5, r8
   1cd38:	mov	r3, #0
   1cd3c:	mov	r0, r6
   1cd40:	strb	r3, [r2]
   1cd44:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cd48:	b	10f6c <_ZdaPv@plt>
   1cd4c:	add	r3, r3, #1
   1cd50:	mov	ip, #58	; 0x3a
   1cd54:	mov	r2, r7
   1cd58:	mov	r1, r9
   1cd5c:	mov	r0, r3
   1cd60:	strb	ip, [sl, r4]
   1cd64:	bl	10fe4 <memcpy@plt>
   1cd68:	add	r2, r0, r7
   1cd6c:	b	1cd38 <_ZdlPv@@Base+0x62c>
   1cd70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd74:	sub	sp, sp, #12
   1cd78:	subs	r8, r1, #0
   1cd7c:	mov	r4, r0
   1cd80:	str	r2, [sp, #4]
   1cd84:	beq	1ced0 <_ZdlPv@@Base+0x7c4>
   1cd88:	ldrb	r3, [r8]
   1cd8c:	cmp	r3, #47	; 0x2f
   1cd90:	beq	1ce64 <_ZdlPv@@Base+0x758>
   1cd94:	ldr	r4, [r4]
   1cd98:	ldrb	r3, [r4]
   1cd9c:	cmp	r3, #0
   1cda0:	beq	1ce64 <_ZdlPv@@Base+0x758>
   1cda4:	mov	r0, r8
   1cda8:	bl	11008 <strlen@plt>
   1cdac:	ldr	fp, [pc, #340]	; 1cf08 <_ZdlPv@@Base+0x7fc>
   1cdb0:	ldr	sl, [pc, #340]	; 1cf0c <_ZdlPv@@Base+0x800>
   1cdb4:	add	r9, r0, #1
   1cdb8:	b	1ce40 <_ZdlPv@@Base+0x734>
   1cdbc:	cmp	r4, r5
   1cdc0:	mov	r0, fp
   1cdc4:	sub	r6, r5, r4
   1cdc8:	bcs	1cddc <_ZdlPv@@Base+0x6d0>
   1cdcc:	ldrb	r1, [r5, #-1]
   1cdd0:	bl	110e0 <strchr@plt>
   1cdd4:	cmp	r0, #0
   1cdd8:	beq	1ce9c <_ZdlPv@@Base+0x790>
   1cddc:	add	r0, r9, r6
   1cde0:	bl	10ed0 <_Znaj@plt>
   1cde4:	mov	r2, r6
   1cde8:	mov	r1, r4
   1cdec:	mov	r7, r0
   1cdf0:	bl	10fe4 <memcpy@plt>
   1cdf4:	mov	r1, r8
   1cdf8:	add	r0, r7, r6
   1cdfc:	bl	10f0c <strcpy@plt>
   1ce00:	mov	r0, r7
   1ce04:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1ce08:	add	r4, r5, #1
   1ce0c:	mov	r6, r0
   1ce10:	mov	r0, r7
   1ce14:	bl	10f6c <_ZdaPv@plt>
   1ce18:	mov	r1, sl
   1ce1c:	mov	r0, r6
   1ce20:	bl	1108c <fopen64@plt>
   1ce24:	subs	r7, r0, #0
   1ce28:	mov	r0, r6
   1ce2c:	bne	1cef0 <_ZdlPv@@Base+0x7e4>
   1ce30:	bl	10e88 <free@plt>
   1ce34:	ldrb	r3, [r5]
   1ce38:	cmp	r3, #0
   1ce3c:	beq	1cee0 <_ZdlPv@@Base+0x7d4>
   1ce40:	mov	r1, #58	; 0x3a
   1ce44:	mov	r0, r4
   1ce48:	bl	110e0 <strchr@plt>
   1ce4c:	subs	r5, r0, #0
   1ce50:	bne	1cdbc <_ZdlPv@@Base+0x6b0>
   1ce54:	mov	r0, r4
   1ce58:	bl	11008 <strlen@plt>
   1ce5c:	add	r5, r4, r0
   1ce60:	b	1cdbc <_ZdlPv@@Base+0x6b0>
   1ce64:	ldr	r1, [pc, #160]	; 1cf0c <_ZdlPv@@Base+0x800>
   1ce68:	mov	r0, r8
   1ce6c:	bl	1108c <fopen64@plt>
   1ce70:	subs	r7, r0, #0
   1ce74:	beq	1cee0 <_ZdlPv@@Base+0x7d4>
   1ce78:	ldr	r4, [sp, #4]
   1ce7c:	cmp	r4, #0
   1ce80:	beq	1ce90 <_ZdlPv@@Base+0x784>
   1ce84:	mov	r0, r8
   1ce88:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1ce8c:	str	r0, [r4]
   1ce90:	mov	r0, r7
   1ce94:	add	sp, sp, #12
   1ce98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce9c:	add	r3, r6, #1
   1cea0:	add	r0, r3, r9
   1cea4:	str	r3, [sp]
   1cea8:	bl	10ed0 <_Znaj@plt>
   1ceac:	mov	r2, r6
   1ceb0:	mov	r1, r4
   1ceb4:	mov	r7, r0
   1ceb8:	bl	10fe4 <memcpy@plt>
   1cebc:	ldr	r3, [sp]
   1cec0:	mov	r2, #47	; 0x2f
   1cec4:	strb	r2, [r7, r6]
   1cec8:	mov	r6, r3
   1cecc:	b	1cdf4 <_ZdlPv@@Base+0x6e8>
   1ced0:	ldr	r1, [pc, #56]	; 1cf10 <_ZdlPv@@Base+0x804>
   1ced4:	mov	r0, #97	; 0x61
   1ced8:	bl	16250 <__printf_chk@plt+0x5164>
   1cedc:	b	1cd88 <_ZdlPv@@Base+0x67c>
   1cee0:	mov	r7, #0
   1cee4:	mov	r0, r7
   1cee8:	add	sp, sp, #12
   1ceec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cef0:	ldr	r3, [sp, #4]
   1cef4:	cmp	r3, #0
   1cef8:	strne	r6, [r3]
   1cefc:	bne	1ce90 <_ZdlPv@@Base+0x784>
   1cf00:	bl	10e88 <free@plt>
   1cf04:	b	1ce90 <_ZdlPv@@Base+0x784>
   1cf08:	andeq	r0, r2, r0, lsr #19
   1cf0c:	andeq	pc, r1, r4, lsl #18
   1cf10:	andeq	r1, r2, r4, asr #27
   1cf14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf18:	cmp	r3, #0
   1cf1c:	ldr	r8, [pc, #496]	; 1d114 <_ZdlPv@@Base+0xa08>
   1cf20:	movne	r8, r3
   1cf24:	mov	r9, r1
   1cf28:	sub	sp, sp, #12
   1cf2c:	mov	r5, r0
   1cf30:	mov	r1, #114	; 0x72
   1cf34:	mov	r0, r8
   1cf38:	mov	sl, r2
   1cf3c:	bl	110e0 <strchr@plt>
   1cf40:	cmp	r9, #0
   1cf44:	mov	r4, r0
   1cf48:	beq	1d088 <_ZdlPv@@Base+0x97c>
   1cf4c:	ldr	r1, [pc, #452]	; 1d118 <_ZdlPv@@Base+0xa0c>
   1cf50:	mov	r0, r9
   1cf54:	bl	11050 <strcmp@plt>
   1cf58:	cmp	r0, #0
   1cf5c:	beq	1d088 <_ZdlPv@@Base+0x97c>
   1cf60:	cmp	r4, #0
   1cf64:	beq	1d054 <_ZdlPv@@Base+0x948>
   1cf68:	ldrb	r3, [r9]
   1cf6c:	cmp	r3, #47	; 0x2f
   1cf70:	beq	1d054 <_ZdlPv@@Base+0x948>
   1cf74:	ldr	r4, [r5]
   1cf78:	ldrb	r3, [r4]
   1cf7c:	cmp	r3, #0
   1cf80:	beq	1d054 <_ZdlPv@@Base+0x948>
   1cf84:	mov	r0, r9
   1cf88:	bl	11008 <strlen@plt>
   1cf8c:	str	sl, [sp, #4]
   1cf90:	add	fp, r0, #1
   1cf94:	b	1d030 <_ZdlPv@@Base+0x924>
   1cf98:	cmp	r4, r5
   1cf9c:	sub	r6, r5, r4
   1cfa0:	bcs	1cfb8 <_ZdlPv@@Base+0x8ac>
   1cfa4:	ldrb	r1, [r5, #-1]
   1cfa8:	ldr	r0, [pc, #364]	; 1d11c <_ZdlPv@@Base+0xa10>
   1cfac:	bl	110e0 <strchr@plt>
   1cfb0:	cmp	r0, #0
   1cfb4:	beq	1d0c4 <_ZdlPv@@Base+0x9b8>
   1cfb8:	add	r0, fp, r6
   1cfbc:	bl	10ed0 <_Znaj@plt>
   1cfc0:	mov	r2, r6
   1cfc4:	mov	r1, r4
   1cfc8:	mov	r7, r0
   1cfcc:	bl	10fe4 <memcpy@plt>
   1cfd0:	mov	r1, r9
   1cfd4:	add	r0, r7, r6
   1cfd8:	bl	10f0c <strcpy@plt>
   1cfdc:	mov	r0, r7
   1cfe0:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1cfe4:	mov	r4, r0
   1cfe8:	mov	r0, r7
   1cfec:	bl	10f6c <_ZdaPv@plt>
   1cff0:	mov	r1, r8
   1cff4:	mov	r0, r4
   1cff8:	bl	1108c <fopen64@plt>
   1cffc:	subs	r6, r0, #0
   1d000:	bne	1d0f8 <_ZdlPv@@Base+0x9ec>
   1d004:	bl	1105c <__errno_location@plt>
   1d008:	mov	r7, r0
   1d00c:	mov	r0, r4
   1d010:	ldr	r4, [r7]
   1d014:	bl	10e88 <free@plt>
   1d018:	cmp	r4, #2
   1d01c:	bne	1d0f0 <_ZdlPv@@Base+0x9e4>
   1d020:	ldrb	r3, [r5]
   1d024:	cmp	r3, #0
   1d028:	beq	1d0f0 <_ZdlPv@@Base+0x9e4>
   1d02c:	add	r4, r5, #1
   1d030:	mov	r1, #58	; 0x3a
   1d034:	mov	r0, r4
   1d038:	bl	110e0 <strchr@plt>
   1d03c:	subs	r5, r0, #0
   1d040:	bne	1cf98 <_ZdlPv@@Base+0x88c>
   1d044:	mov	r0, r4
   1d048:	bl	11008 <strlen@plt>
   1d04c:	add	r5, r4, r0
   1d050:	b	1cf98 <_ZdlPv@@Base+0x88c>
   1d054:	mov	r1, r8
   1d058:	mov	r0, r9
   1d05c:	bl	1108c <fopen64@plt>
   1d060:	subs	r6, r0, #0
   1d064:	beq	1d07c <_ZdlPv@@Base+0x970>
   1d068:	cmp	sl, #0
   1d06c:	beq	1d07c <_ZdlPv@@Base+0x970>
   1d070:	mov	r0, r9
   1d074:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1d078:	str	r0, [sl]
   1d07c:	mov	r0, r6
   1d080:	add	sp, sp, #12
   1d084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d088:	cmp	sl, #0
   1d08c:	beq	1d0a8 <_ZdlPv@@Base+0x99c>
   1d090:	ldr	r3, [pc, #136]	; 1d120 <_ZdlPv@@Base+0xa14>
   1d094:	cmp	r4, #0
   1d098:	ldr	r0, [pc, #132]	; 1d124 <_ZdlPv@@Base+0xa18>
   1d09c:	moveq	r0, r3
   1d0a0:	bl	1d130 <_ZdlPv@@Base+0xa24>
   1d0a4:	str	r0, [sl]
   1d0a8:	cmp	r4, #0
   1d0ac:	ldrne	r3, [pc, #116]	; 1d128 <_ZdlPv@@Base+0xa1c>
   1d0b0:	ldreq	r3, [pc, #116]	; 1d12c <_ZdlPv@@Base+0xa20>
   1d0b4:	ldr	r6, [r3]
   1d0b8:	mov	r0, r6
   1d0bc:	add	sp, sp, #12
   1d0c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d0c4:	add	sl, r6, #1
   1d0c8:	add	r0, sl, fp
   1d0cc:	bl	10ed0 <_Znaj@plt>
   1d0d0:	mov	r2, r6
   1d0d4:	mov	r1, r4
   1d0d8:	mov	r7, r0
   1d0dc:	bl	10fe4 <memcpy@plt>
   1d0e0:	mov	r3, #47	; 0x2f
   1d0e4:	strb	r3, [r7, r6]
   1d0e8:	mov	r6, sl
   1d0ec:	b	1cfd0 <_ZdlPv@@Base+0x8c4>
   1d0f0:	str	r4, [r7]
   1d0f4:	b	1d07c <_ZdlPv@@Base+0x970>
   1d0f8:	ldr	sl, [sp, #4]
   1d0fc:	cmp	sl, #0
   1d100:	strne	r4, [sl]
   1d104:	bne	1d07c <_ZdlPv@@Base+0x970>
   1d108:	mov	r0, r4
   1d10c:	bl	10e88 <free@plt>
   1d110:	b	1d07c <_ZdlPv@@Base+0x970>
   1d114:	andeq	pc, r1, r4, lsl #18
   1d118:	andeq	pc, r1, r0, asr #16
   1d11c:	andeq	r0, r2, r0, lsr #19
   1d120:	strdeq	r1, [r2], -r4
   1d124:	andeq	r1, r2, ip, ror #27
   1d128:	andeq	r3, r3, r8, asr #29
   1d12c:	ldrdeq	r3, [r3], -r4
   1d130:	subs	r1, r0, #0
   1d134:	beq	1d160 <_ZdlPv@@Base+0xa54>
   1d138:	push	{r4, r5, r6, lr}
   1d13c:	mov	r4, r1
   1d140:	bl	11008 <strlen@plt>
   1d144:	add	r5, r0, #1
   1d148:	mov	r0, r5
   1d14c:	bl	10ffc <malloc@plt>
   1d150:	mov	r2, r5
   1d154:	mov	r1, r4
   1d158:	bl	10fe4 <memcpy@plt>
   1d15c:	pop	{r4, r5, r6, pc}
   1d160:	mov	r0, r1
   1d164:	bx	lr
   1d168:	subs	r3, r1, #0
   1d16c:	push	{r4, lr}
   1d170:	mov	r4, r0
   1d174:	beq	1d194 <_ZdlPv@@Base+0xa88>
   1d178:	ldrb	r3, [r3]
   1d17c:	cmp	r3, #0
   1d180:	beq	1d190 <_ZdlPv@@Base+0xa84>
   1d184:	bl	1d1a4 <_ZdlPv@@Base+0xa98>
   1d188:	mov	r0, r4
   1d18c:	pop	{r4, pc}
   1d190:	ldr	r3, [pc, #8]	; 1d1a0 <_ZdlPv@@Base+0xa94>
   1d194:	str	r3, [r4]
   1d198:	mov	r0, r4
   1d19c:	pop	{r4, pc}
   1d1a0:	andeq	pc, r1, r0, lsr #29
   1d1a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d1a8:	sub	sp, sp, #20
   1d1ac:	ldr	r8, [pc, #788]	; 1d4c8 <_ZdlPv@@Base+0xdbc>
   1d1b0:	ldr	r3, [pc, #788]	; 1d4cc <_ZdlPv@@Base+0xdc0>
   1d1b4:	str	r0, [sp]
   1d1b8:	ldr	r4, [r8]
   1d1bc:	ldr	r3, [r3]
   1d1c0:	cmp	r4, #0
   1d1c4:	mov	r5, r1
   1d1c8:	str	r2, [sp, #4]
   1d1cc:	str	r3, [sp, #12]
   1d1d0:	beq	1d448 <_ZdlPv@@Base+0xd3c>
   1d1d4:	ldr	r9, [r8, #4]
   1d1d8:	ldrb	r7, [r5]
   1d1dc:	cmp	r7, #0
   1d1e0:	moveq	sl, r4
   1d1e4:	beq	1d204 <_ZdlPv@@Base+0xaf8>
   1d1e8:	ldrb	r2, [r5, #1]
   1d1ec:	cmp	r2, #0
   1d1f0:	bne	1d420 <_ZdlPv@@Base+0xd14>
   1d1f4:	mov	r1, r9
   1d1f8:	mov	r0, r7
   1d1fc:	bl	10ea0 <__aeabi_uidivmod@plt>
   1d200:	add	sl, r4, r1, lsl #2
   1d204:	sub	r6, r9, #-1073741823	; 0xc0000001
   1d208:	lsl	r6, r6, #2
   1d20c:	b	1d230 <_ZdlPv@@Base+0xb24>
   1d210:	mov	r1, fp
   1d214:	mov	r0, r5
   1d218:	bl	11050 <strcmp@plt>
   1d21c:	cmp	r0, #0
   1d220:	beq	1d3fc <_ZdlPv@@Base+0xcf0>
   1d224:	cmp	sl, r4
   1d228:	addeq	sl, sl, r6
   1d22c:	subne	sl, sl, #4
   1d230:	ldr	fp, [sl]
   1d234:	cmp	fp, #0
   1d238:	bne	1d210 <_ZdlPv@@Base+0xb04>
   1d23c:	ldr	r3, [sp, #4]
   1d240:	cmp	r3, #2
   1d244:	beq	1d3fc <_ZdlPv@@Base+0xcf0>
   1d248:	ldr	r3, [r8, #8]
   1d24c:	sub	r2, r9, #1
   1d250:	cmp	r2, r3
   1d254:	ble	1d27c <_ZdlPv@@Base+0xb70>
   1d258:	vmov	s15, r9
   1d25c:	vldr	d6, [pc, #604]	; 1d4c0 <_ZdlPv@@Base+0xdb4>
   1d260:	vcvt.f64.s32	d7, s15
   1d264:	vmul.f64	d7, d7, d6
   1d268:	vmov	s13, r3
   1d26c:	vcvt.f64.s32	d6, s13
   1d270:	vcmpe.f64	d6, d7
   1d274:	vmrs	APSR_nzcv, fpscr
   1d278:	blt	1d36c <_ZdlPv@@Base+0xc60>
   1d27c:	ldr	r3, [pc, #588]	; 1d4d0 <_ZdlPv@@Base+0xdc4>
   1d280:	cmp	r9, r3
   1d284:	bls	1d4a4 <_ZdlPv@@Base+0xd98>
   1d288:	ldr	sl, [pc, #580]	; 1d4d4 <_ZdlPv@@Base+0xdc8>
   1d28c:	ldr	r3, [pc, #580]	; 1d4d8 <_ZdlPv@@Base+0xdcc>
   1d290:	b	1d2b4 <_ZdlPv@@Base+0xba8>
   1d294:	cmp	r3, #0
   1d298:	bne	1d2b0 <_ZdlPv@@Base+0xba4>
   1d29c:	ldr	r2, [pc, #568]	; 1d4dc <_ZdlPv@@Base+0xdd0>
   1d2a0:	ldr	r0, [pc, #568]	; 1d4e0 <_ZdlPv@@Base+0xdd4>
   1d2a4:	mov	r3, r2
   1d2a8:	mov	r1, r2
   1d2ac:	bl	1749c <__printf_chk@plt+0x63b0>
   1d2b0:	ldr	r3, [sl], #4
   1d2b4:	cmp	r3, r9
   1d2b8:	bls	1d294 <_ZdlPv@@Base+0xb88>
   1d2bc:	cmn	r3, #-536870910	; 0xe0000002
   1d2c0:	lslls	r0, r3, #2
   1d2c4:	mvnhi	r0, #0
   1d2c8:	mov	r2, #0
   1d2cc:	str	r3, [r8, #4]
   1d2d0:	str	r2, [r8, #8]
   1d2d4:	bl	10ed0 <_Znaj@plt>
   1d2d8:	ldr	r3, [r8, #4]
   1d2dc:	cmp	r3, #0
   1d2e0:	movgt	r2, #0
   1d2e4:	addgt	r3, r0, r3, lsl #2
   1d2e8:	str	r0, [r8]
   1d2ec:	subgt	r3, r3, #4
   1d2f0:	subgt	r0, r0, #4
   1d2f4:	ble	1d304 <_ZdlPv@@Base+0xbf8>
   1d2f8:	str	r2, [r0, #4]!
   1d2fc:	cmp	r3, r0
   1d300:	bne	1d2f8 <_ZdlPv@@Base+0xbec>
   1d304:	adds	r6, r4, r6
   1d308:	bcs	1d324 <_ZdlPv@@Base+0xc18>
   1d30c:	ldr	r1, [r6], #-4
   1d310:	mov	r2, #1
   1d314:	add	r0, sp, #8
   1d318:	bl	1d168 <_ZdlPv@@Base+0xa5c>
   1d31c:	cmp	r6, r4
   1d320:	bcs	1d30c <_ZdlPv@@Base+0xc00>
   1d324:	mov	r0, r4
   1d328:	bl	10f6c <_ZdaPv@plt>
   1d32c:	ldr	r4, [r8, #4]
   1d330:	mov	r0, r7
   1d334:	mov	r1, r4
   1d338:	bl	10ea0 <__aeabi_uidivmod@plt>
   1d33c:	ldr	r2, [r8]
   1d340:	sub	r0, r4, #-1073741823	; 0xc0000001
   1d344:	lsl	r0, r0, #2
   1d348:	add	sl, r2, r1, lsl #2
   1d34c:	b	1d35c <_ZdlPv@@Base+0xc50>
   1d350:	cmp	r2, sl
   1d354:	addeq	sl, r2, r0
   1d358:	subne	sl, sl, #4
   1d35c:	ldr	r3, [sl]
   1d360:	cmp	r3, #0
   1d364:	bne	1d350 <_ZdlPv@@Base+0xc44>
   1d368:	ldr	r3, [r8, #8]
   1d36c:	ldr	r2, [sp, #4]
   1d370:	add	r3, r3, #1
   1d374:	cmp	r2, #1
   1d378:	str	r3, [r8, #8]
   1d37c:	beq	1d494 <_ZdlPv@@Base+0xd88>
   1d380:	mov	r0, r5
   1d384:	bl	11008 <strlen@plt>
   1d388:	ldr	r3, [r8, #12]
   1d38c:	cmp	r3, #0
   1d390:	add	r4, r0, #1
   1d394:	beq	1d3a4 <_ZdlPv@@Base+0xc98>
   1d398:	ldr	r2, [r8, #16]
   1d39c:	cmp	r4, r2
   1d3a0:	ble	1d3c8 <_ZdlPv@@Base+0xcbc>
   1d3a4:	cmp	r4, #1024	; 0x400
   1d3a8:	movls	r0, #1024	; 0x400
   1d3ac:	movhi	r3, r4
   1d3b0:	movls	r3, r0
   1d3b4:	movhi	r0, r4
   1d3b8:	str	r3, [r8, #16]
   1d3bc:	bl	10ed0 <_Znaj@plt>
   1d3c0:	mov	r3, r0
   1d3c4:	str	r0, [r8, #12]
   1d3c8:	mov	r1, r5
   1d3cc:	mov	r0, r3
   1d3d0:	bl	10f0c <strcpy@plt>
   1d3d4:	ldrd	r2, [r8, #12]
   1d3d8:	ldr	r1, [sp]
   1d3dc:	str	r2, [sl]
   1d3e0:	str	r2, [r1]
   1d3e4:	ldr	r2, [r8, #12]
   1d3e8:	sub	r3, r3, r4
   1d3ec:	add	r4, r2, r4
   1d3f0:	str	r4, [r8, #12]
   1d3f4:	str	r3, [r8, #16]
   1d3f8:	b	1d404 <_ZdlPv@@Base+0xcf8>
   1d3fc:	ldr	r3, [sp]
   1d400:	str	fp, [r3]
   1d404:	ldr	r3, [pc, #192]	; 1d4cc <_ZdlPv@@Base+0xdc0>
   1d408:	ldr	r2, [sp, #12]
   1d40c:	ldr	r3, [r3]
   1d410:	cmp	r2, r3
   1d414:	bne	1d4b8 <_ZdlPv@@Base+0xdac>
   1d418:	add	sp, sp, #20
   1d41c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d420:	ldrb	r3, [r5, #2]
   1d424:	add	r7, r2, r7, lsl #7
   1d428:	add	r2, r5, #2
   1d42c:	cmp	r3, #0
   1d430:	beq	1d1f4 <_ZdlPv@@Base+0xae8>
   1d434:	add	r7, r3, r7, lsl #4
   1d438:	ldrb	r3, [r2, #1]!
   1d43c:	cmp	r3, #0
   1d440:	bne	1d434 <_ZdlPv@@Base+0xd28>
   1d444:	b	1d1f4 <_ZdlPv@@Base+0xae8>
   1d448:	mov	r3, #101	; 0x65
   1d44c:	mov	r0, #404	; 0x194
   1d450:	str	r3, [r8, #4]
   1d454:	bl	10ed0 <_Znaj@plt>
   1d458:	ldr	r9, [r8, #4]
   1d45c:	cmp	r9, #0
   1d460:	movgt	r1, #0
   1d464:	addgt	r2, r0, r9, lsl #2
   1d468:	mov	r4, r0
   1d46c:	str	r0, [r8]
   1d470:	subgt	r2, r2, #4
   1d474:	subgt	r3, r0, #4
   1d478:	ble	1d488 <_ZdlPv@@Base+0xd7c>
   1d47c:	str	r1, [r3, #4]!
   1d480:	cmp	r2, r3
   1d484:	bne	1d47c <_ZdlPv@@Base+0xd70>
   1d488:	mov	r3, #0
   1d48c:	str	r3, [r8, #8]
   1d490:	b	1d1d8 <_ZdlPv@@Base+0xacc>
   1d494:	ldr	r3, [sp]
   1d498:	str	r5, [sl]
   1d49c:	str	r5, [r3]
   1d4a0:	b	1d404 <_ZdlPv@@Base+0xcf8>
   1d4a4:	ldr	r2, [pc, #56]	; 1d4e4 <_ZdlPv@@Base+0xdd8>
   1d4a8:	mov	r3, #0
   1d4ac:	ldr	r0, [pc, #52]	; 1d4e8 <_ZdlPv@@Base+0xddc>
   1d4b0:	strd	r2, [r8, #4]
   1d4b4:	b	1d2d4 <_ZdlPv@@Base+0xbc8>
   1d4b8:	bl	10f30 <__stack_chk_fail@plt>
   1d4bc:	nop			; (mov r0, r0)
   1d4c0:	teqcc	r3, #-872415232	; 0xcc000000
   1d4c4:	svccc	0x00d33333
   1d4c8:	andeq	r7, r3, r8, lsl r7
   1d4cc:	andeq	r2, r3, r0, lsr #27
   1d4d0:	strdeq	r0, [r0], -r6
   1d4d4:	andeq	r1, r2, r8, lsl #28
   1d4d8:	strdeq	r0, [r0], -r1
   1d4dc:	andeq	r6, r3, r8, asr #20
   1d4e0:	andeq	r1, r2, r0, asr #28
   1d4e4:	strdeq	r0, [r0], -r7
   1d4e8:	ldrdeq	r0, [r0], -ip
   1d4ec:	push	{r4, r5, r6, r7, lr}
   1d4f0:	sub	sp, sp, #12
   1d4f4:	ldr	r5, [pc, #140]	; 1d588 <_ZdlPv@@Base+0xe7c>
   1d4f8:	mov	r6, r1
   1d4fc:	mov	r7, r0
   1d500:	ldr	r3, [r5]
   1d504:	str	r3, [sp, #4]
   1d508:	bl	11008 <strlen@plt>
   1d50c:	mov	r4, r0
   1d510:	mov	r0, r6
   1d514:	bl	11008 <strlen@plt>
   1d518:	add	r0, r4, r0
   1d51c:	add	r0, r0, #1
   1d520:	bl	10ed0 <_Znaj@plt>
   1d524:	mov	r1, r7
   1d528:	mov	r4, r0
   1d52c:	bl	10eb8 <stpcpy@plt>
   1d530:	mov	r1, r6
   1d534:	bl	10f0c <strcpy@plt>
   1d538:	ldrb	r3, [r4]
   1d53c:	cmp	r3, #0
   1d540:	beq	1d578 <_ZdlPv@@Base+0xe6c>
   1d544:	mov	r2, #0
   1d548:	mov	r1, r4
   1d54c:	mov	r0, sp
   1d550:	bl	1d1a4 <_ZdlPv@@Base+0xa98>
   1d554:	mov	r0, r4
   1d558:	bl	10f6c <_ZdaPv@plt>
   1d55c:	ldr	r2, [sp, #4]
   1d560:	ldr	r3, [r5]
   1d564:	ldr	r0, [sp]
   1d568:	cmp	r2, r3
   1d56c:	bne	1d584 <_ZdlPv@@Base+0xe78>
   1d570:	add	sp, sp, #12
   1d574:	pop	{r4, r5, r6, r7, pc}
   1d578:	ldr	r3, [pc, #12]	; 1d58c <_ZdlPv@@Base+0xe80>
   1d57c:	str	r3, [sp]
   1d580:	b	1d554 <_ZdlPv@@Base+0xe48>
   1d584:	bl	10f30 <__stack_chk_fail@plt>
   1d588:	andeq	r2, r3, r0, lsr #27
   1d58c:	andeq	pc, r1, r0, lsr #29
   1d590:	ldrb	r3, [r0]
   1d594:	cmp	r3, #117	; 0x75
   1d598:	bne	1d678 <_ZdlPv@@Base+0xf6c>
   1d59c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5a0:	add	r0, r0, #1
   1d5a4:	ldr	r6, [pc, #212]	; 1d680 <_ZdlPv@@Base+0xf74>
   1d5a8:	ldr	r7, [pc, #212]	; 1d684 <_ZdlPv@@Base+0xf78>
   1d5ac:	ldr	r9, [pc, #212]	; 1d688 <_ZdlPv@@Base+0xf7c>
   1d5b0:	ldr	r8, [pc, #212]	; 1d68c <_ZdlPv@@Base+0xf80>
   1d5b4:	ldr	fp, [pc, #212]	; 1d690 <_ZdlPv@@Base+0xf84>
   1d5b8:	mov	ip, r0
   1d5bc:	ldrb	sl, [ip]
   1d5c0:	mov	r1, ip
   1d5c4:	mov	r2, #0
   1d5c8:	mov	r3, sl
   1d5cc:	b	1d614 <_ZdlPv@@Base+0xf08>
   1d5d0:	ldrb	lr, [r7, r3]
   1d5d4:	cmp	lr, #0
   1d5d8:	addne	r2, r5, r2, lsl #4
   1d5dc:	bne	1d5f0 <_ZdlPv@@Base+0xee4>
   1d5e0:	ldrb	r3, [r9, r3]
   1d5e4:	add	r2, r4, r2, lsl #4
   1d5e8:	cmp	r3, #0
   1d5ec:	beq	1d628 <_ZdlPv@@Base+0xf1c>
   1d5f0:	cmp	r2, r8
   1d5f4:	bgt	1d628 <_ZdlPv@@Base+0xf1c>
   1d5f8:	ldrb	r3, [r1, #1]
   1d5fc:	add	lr, r1, #1
   1d600:	cmp	r3, #0
   1d604:	beq	1d630 <_ZdlPv@@Base+0xf24>
   1d608:	cmp	r3, #95	; 0x5f
   1d60c:	beq	1d630 <_ZdlPv@@Base+0xf24>
   1d610:	mov	r1, lr
   1d614:	ldrb	lr, [r6, r3]
   1d618:	sub	r4, r3, #55	; 0x37
   1d61c:	sub	r5, r3, #48	; 0x30
   1d620:	cmp	lr, #0
   1d624:	bne	1d5d0 <_ZdlPv@@Base+0xec4>
   1d628:	mov	r0, #0
   1d62c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d630:	sub	r4, r2, #55296	; 0xd800
   1d634:	cmp	r4, fp
   1d638:	bls	1d628 <_ZdlPv@@Base+0xf1c>
   1d63c:	ldr	r4, [pc, #80]	; 1d694 <_ZdlPv@@Base+0xf88>
   1d640:	cmp	r2, r4
   1d644:	bgt	1d664 <_ZdlPv@@Base+0xf58>
   1d648:	sub	ip, lr, ip
   1d64c:	cmp	ip, #4
   1d650:	bne	1d628 <_ZdlPv@@Base+0xf1c>
   1d654:	cmp	r3, #0
   1d658:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d65c:	add	ip, r1, #2
   1d660:	b	1d5bc <_ZdlPv@@Base+0xeb0>
   1d664:	cmp	sl, #48	; 0x30
   1d668:	beq	1d628 <_ZdlPv@@Base+0xf1c>
   1d66c:	cmp	r3, #0
   1d670:	bne	1d65c <_ZdlPv@@Base+0xf50>
   1d674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d678:	mov	r0, #0
   1d67c:	bx	lr
   1d680:	andeq	r6, r3, r8, asr #12
   1d684:	andeq	r6, r3, r8, asr #6
   1d688:	andeq	r6, r3, r8, asr #2
   1d68c:			; <UNDEFINED> instruction: 0x0010ffff
   1d690:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1d694:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1d698:	push	{r1, r2, r3}
   1d69c:	push	{r4, r5, r6, r7, r8, lr}
   1d6a0:	sub	sp, sp, #2016	; 0x7e0
   1d6a4:	ldr	r5, [pc, #228]	; 1d790 <_ZdlPv@@Base+0x1084>
   1d6a8:	sub	sp, sp, #4
   1d6ac:	add	r2, sp, #2048	; 0x800
   1d6b0:	ldr	ip, [r5]
   1d6b4:	add	r3, sp, #16
   1d6b8:	add	r6, sp, #12
   1d6bc:	sub	r1, r3, #12
   1d6c0:	str	ip, [sp, #2012]	; 0x7dc
   1d6c4:	mov	r3, r2
   1d6c8:	mov	ip, #2000	; 0x7d0
   1d6cc:	str	r2, [sp, #8]
   1d6d0:	mov	r8, r0
   1d6d4:	ldr	r2, [sp, #2044]	; 0x7fc
   1d6d8:	mov	r0, r6
   1d6dc:	str	ip, [sp, #4]
   1d6e0:	bl	1d7a4 <_ZdlPv@@Base+0x1098>
   1d6e4:	ldr	r4, [sp, #4]
   1d6e8:	subs	r7, r0, #0
   1d6ec:	beq	1d77c <_ZdlPv@@Base+0x1070>
   1d6f0:	mov	r3, r8
   1d6f4:	mov	r2, r4
   1d6f8:	mov	r1, #1
   1d6fc:	bl	10fd8 <fwrite@plt>
   1d700:	cmp	r0, r4
   1d704:	bcc	1d744 <_ZdlPv@@Base+0x1038>
   1d708:	cmp	r7, r6
   1d70c:	beq	1d718 <_ZdlPv@@Base+0x100c>
   1d710:	mov	r0, r7
   1d714:	bl	10e88 <free@plt>
   1d718:	subs	r0, r4, #0
   1d71c:	blt	1d770 <_ZdlPv@@Base+0x1064>
   1d720:	ldr	r2, [sp, #2012]	; 0x7dc
   1d724:	ldr	r3, [r5]
   1d728:	cmp	r2, r3
   1d72c:	bne	1d78c <_ZdlPv@@Base+0x1080>
   1d730:	add	sp, sp, #2016	; 0x7e0
   1d734:	add	sp, sp, #4
   1d738:	pop	{r4, r5, r6, r7, r8, lr}
   1d73c:	add	sp, sp, #12
   1d740:	bx	lr
   1d744:	cmp	r7, r6
   1d748:	mvneq	r0, #0
   1d74c:	beq	1d720 <_ZdlPv@@Base+0x1014>
   1d750:	bl	1105c <__errno_location@plt>
   1d754:	mov	r4, r0
   1d758:	mov	r0, r7
   1d75c:	ldr	r6, [r4]
   1d760:	bl	10e88 <free@plt>
   1d764:	str	r6, [r4]
   1d768:	mvn	r0, #0
   1d76c:	b	1d720 <_ZdlPv@@Base+0x1014>
   1d770:	bl	1105c <__errno_location@plt>
   1d774:	mov	r3, #75	; 0x4b
   1d778:	str	r3, [r0]
   1d77c:	mov	r0, r8
   1d780:	bl	1d794 <_ZdlPv@@Base+0x1088>
   1d784:	mvn	r0, #0
   1d788:	b	1d720 <_ZdlPv@@Base+0x1014>
   1d78c:	bl	10f30 <__stack_chk_fail@plt>
   1d790:	andeq	r2, r3, r0, lsr #27
   1d794:	ldr	r3, [r0]
   1d798:	orr	r3, r3, #32
   1d79c:	str	r3, [r0]
   1d7a0:	bx	lr
   1d7a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d7a8:	mov	r9, r2
   1d7ac:	ldr	r2, [pc, #3592]	; 1e5bc <_ZdlPv@@Base+0x1eb0>
   1d7b0:	add	fp, sp, #32
   1d7b4:	sub	sp, sp, #540	; 0x21c
   1d7b8:	ldr	ip, [r2]
   1d7bc:	str	r0, [fp, #-504]	; 0xfffffe08
   1d7c0:	str	r1, [fp, #-532]	; 0xfffffdec
   1d7c4:	mov	r0, r9
   1d7c8:	sub	r2, fp, #484	; 0x1e4
   1d7cc:	sub	r1, fp, #364	; 0x16c
   1d7d0:	mov	r4, r3
   1d7d4:	str	ip, [fp, #-40]	; 0xffffffd8
   1d7d8:	bl	1e6f4 <_ZdlPv@@Base+0x1fe8>
   1d7dc:	cmp	r0, #0
   1d7e0:	blt	1ddb8 <_ZdlPv@@Base+0x16ac>
   1d7e4:	sub	r1, fp, #484	; 0x1e4
   1d7e8:	mov	r0, r4
   1d7ec:	bl	1e5c0 <_ZdlPv@@Base+0x1eb4>
   1d7f0:	cmp	r0, #0
   1d7f4:	blt	1e374 <_ZdlPv@@Base+0x1c68>
   1d7f8:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   1d7fc:	ldr	r3, [fp, #-352]	; 0xfffffea0
   1d800:	adds	r2, r2, #7
   1d804:	mvncs	r2, #0
   1d808:	adds	r3, r3, r2
   1d80c:	bcs	1ddac <_ZdlPv@@Base+0x16a0>
   1d810:	mov	r0, #6
   1d814:	adds	r0, r3, r0
   1d818:	bcs	1ddac <_ZdlPv@@Base+0x16a0>
   1d81c:	cmp	r0, #4000	; 0xfa0
   1d820:	bcc	1da50 <_ZdlPv@@Base+0x1344>
   1d824:	cmn	r0, #1
   1d828:	beq	1ddac <_ZdlPv@@Base+0x16a0>
   1d82c:	bl	10ffc <malloc@plt>
   1d830:	subs	r3, r0, #0
   1d834:	str	r3, [fp, #-516]	; 0xfffffdfc
   1d838:	beq	1ddac <_ZdlPv@@Base+0x16a0>
   1d83c:	str	r3, [fp, #-536]	; 0xfffffde8
   1d840:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1d844:	ldr	sl, [fp, #-360]	; 0xfffffe98
   1d848:	cmp	r3, #0
   1d84c:	ldr	r5, [fp, #-504]	; 0xfffffe08
   1d850:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   1d854:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   1d858:	mov	r4, #0
   1d85c:	ldrne	r6, [r3]
   1d860:	mov	r3, r5
   1d864:	ldr	r5, [sl]
   1d868:	str	r4, [fp, #-528]	; 0xfffffdf0
   1d86c:	cmp	r5, r9
   1d870:	beq	1dcc8 <_ZdlPv@@Base+0x15bc>
   1d874:	sub	r5, r5, r9
   1d878:	adds	r2, r4, r5
   1d87c:	mov	r7, r2
   1d880:	bcs	1dcd0 <_ZdlPv@@Base+0x15c4>
   1d884:	cmp	r6, r2
   1d888:	bcs	1d8fc <_ZdlPv@@Base+0x11f0>
   1d88c:	cmp	r6, #0
   1d890:	bne	1ddc0 <_ZdlPv@@Base+0x16b4>
   1d894:	cmp	r2, #12
   1d898:	movls	r6, #12
   1d89c:	bhi	1ddd0 <_ZdlPv@@Base+0x16c4>
   1d8a0:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1d8a4:	cmp	r3, r2
   1d8a8:	cmpne	r3, #0
   1d8ac:	sub	r8, r3, r2
   1d8b0:	clz	r8, r8
   1d8b4:	lsr	r8, r8, #5
   1d8b8:	bne	1dd64 <_ZdlPv@@Base+0x1658>
   1d8bc:	mov	r0, r6
   1d8c0:	str	r3, [fp, #-508]	; 0xfffffe04
   1d8c4:	bl	10ffc <malloc@plt>
   1d8c8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1d8cc:	subs	ip, r0, #0
   1d8d0:	beq	1e188 <_ZdlPv@@Base+0x1a7c>
   1d8d4:	cmp	r4, #0
   1d8d8:	moveq	r8, #0
   1d8dc:	cmp	r8, #0
   1d8e0:	moveq	r3, ip
   1d8e4:	beq	1d8fc <_ZdlPv@@Base+0x11f0>
   1d8e8:	mov	r1, r3
   1d8ec:	mov	r2, r4
   1d8f0:	str	ip, [fp, #-508]	; 0xfffffe04
   1d8f4:	bl	10fe4 <memcpy@plt>
   1d8f8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1d8fc:	add	r0, r3, r4
   1d900:	mov	r2, r5
   1d904:	mov	r1, r9
   1d908:	str	r3, [fp, #-508]	; 0xfffffe04
   1d90c:	bl	10fe4 <memcpy@plt>
   1d910:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1d914:	ldr	r2, [fp, #-364]	; 0xfffffe94
   1d918:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   1d91c:	cmp	r2, r1
   1d920:	beq	1e45c <_ZdlPv@@Base+0x1d50>
   1d924:	ldrb	r1, [sl, #36]	; 0x24
   1d928:	ldr	r2, [sl, #40]	; 0x28
   1d92c:	cmp	r1, #37	; 0x25
   1d930:	beq	1dc10 <_ZdlPv@@Base+0x1504>
   1d934:	cmn	r2, #1
   1d938:	beq	1e5b8 <_ZdlPv@@Base+0x1eac>
   1d93c:	ldr	r9, [fp, #-480]	; 0xfffffe20
   1d940:	cmp	r1, #110	; 0x6e
   1d944:	add	r1, r9, r2, lsl #4
   1d948:	ldr	r5, [r9, r2, lsl #4]
   1d94c:	beq	1dd88 <_ZdlPv@@Base+0x167c>
   1d950:	ldr	r2, [sl, #8]
   1d954:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   1d958:	tst	r2, #1
   1d95c:	mov	r1, #37	; 0x25
   1d960:	strb	r1, [r0]
   1d964:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   1d968:	movne	r1, #39	; 0x27
   1d96c:	addne	r4, r0, #2
   1d970:	strbne	r1, [r0, #1]
   1d974:	addeq	r4, r0, #1
   1d978:	tst	r2, #2
   1d97c:	movne	r1, #45	; 0x2d
   1d980:	strbne	r1, [r4], #1
   1d984:	tst	r2, #4
   1d988:	movne	r1, #43	; 0x2b
   1d98c:	strbne	r1, [r4], #1
   1d990:	tst	r2, #8
   1d994:	movne	r1, #32
   1d998:	strbne	r1, [r4], #1
   1d99c:	tst	r2, #16
   1d9a0:	movne	r1, #35	; 0x23
   1d9a4:	strbne	r1, [r4], #1
   1d9a8:	tst	r2, #64	; 0x40
   1d9ac:	movne	r1, #73	; 0x49
   1d9b0:	strbne	r1, [r4], #1
   1d9b4:	tst	r2, #32
   1d9b8:	movne	r2, #48	; 0x30
   1d9bc:	strbne	r2, [r4], #1
   1d9c0:	ldr	r1, [sl, #12]
   1d9c4:	ldr	r8, [sl, #16]
   1d9c8:	cmp	r1, r8
   1d9cc:	beq	1d9ec <_ZdlPv@@Base+0x12e0>
   1d9d0:	sub	r8, r8, r1
   1d9d4:	mov	r0, r4
   1d9d8:	mov	r2, r8
   1d9dc:	str	r3, [fp, #-508]	; 0xfffffe04
   1d9e0:	bl	10fe4 <memcpy@plt>
   1d9e4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1d9e8:	add	r4, r4, r8
   1d9ec:	ldr	r1, [sl, #24]
   1d9f0:	ldr	r8, [sl, #28]
   1d9f4:	cmp	r1, r8
   1d9f8:	beq	1da18 <_ZdlPv@@Base+0x130c>
   1d9fc:	sub	r8, r8, r1
   1da00:	mov	r0, r4
   1da04:	mov	r2, r8
   1da08:	str	r3, [fp, #-508]	; 0xfffffe04
   1da0c:	bl	10fe4 <memcpy@plt>
   1da10:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1da14:	add	r4, r4, r8
   1da18:	sub	r2, r5, #7
   1da1c:	cmp	r2, #9
   1da20:	ldrls	pc, [pc, r2, lsl #2]
   1da24:	b	1da80 <_ZdlPv@@Base+0x1374>
   1da28:	andeq	sp, r1, r8, ror sl
   1da2c:	andeq	sp, r1, r8, ror sl
   1da30:	andeq	sp, r1, r0, ror sl
   1da34:	andeq	sp, r1, r0, ror sl
   1da38:	andeq	sp, r1, r0, lsl #21
   1da3c:	andeq	sp, r1, r0, ror #27
   1da40:	andeq	sp, r1, r0, lsl #21
   1da44:	andeq	sp, r1, r8, ror sl
   1da48:	andeq	sp, r1, r0, lsl #21
   1da4c:	andeq	sp, r1, r8, ror sl
   1da50:	add	r3, r3, #13
   1da54:	bic	r3, r3, #7
   1da58:	sub	sp, sp, r3
   1da5c:	add	r3, sp, #32
   1da60:	str	r3, [fp, #-516]	; 0xfffffdfc
   1da64:	mov	r3, #0
   1da68:	str	r3, [fp, #-536]	; 0xfffffde8
   1da6c:	b	1d840 <_ZdlPv@@Base+0x1134>
   1da70:	mov	r2, #108	; 0x6c
   1da74:	strb	r2, [r4], #1
   1da78:	mov	r2, #108	; 0x6c
   1da7c:	strb	r2, [r4], #1
   1da80:	ldrb	r2, [sl, #36]	; 0x24
   1da84:	mov	r1, #0
   1da88:	strb	r1, [r4, #1]
   1da8c:	strb	r2, [r4]
   1da90:	ldr	r2, [sl, #20]
   1da94:	cmn	r2, #1
   1da98:	beq	1e238 <_ZdlPv@@Base+0x1b2c>
   1da9c:	ldr	r1, [r9, r2, lsl #4]
   1daa0:	add	r2, r9, r2, lsl #4
   1daa4:	cmp	r1, #5
   1daa8:	bne	1e5b8 <_ZdlPv@@Base+0x1eac>
   1daac:	ldr	r2, [r2, #8]
   1dab0:	mov	r8, #1
   1dab4:	str	r2, [fp, #-492]	; 0xfffffe14
   1dab8:	ldr	r2, [sl, #32]
   1dabc:	cmn	r2, #1
   1dac0:	beq	1dae8 <_ZdlPv@@Base+0x13dc>
   1dac4:	ldr	r1, [r9, r2, lsl #4]
   1dac8:	add	r9, r9, r2, lsl #4
   1dacc:	cmp	r1, #5
   1dad0:	bne	1e5b8 <_ZdlPv@@Base+0x1eac>
   1dad4:	sub	r2, fp, #36	; 0x24
   1dad8:	add	r2, r2, r8, lsl #2
   1dadc:	ldr	r1, [r9, #8]
   1dae0:	add	r8, r8, #1
   1dae4:	str	r1, [r2, #-456]	; 0xfffffe38
   1dae8:	mov	r2, #2
   1daec:	adds	r2, r7, r2
   1daf0:	str	r2, [fp, #-524]	; 0xfffffdf4
   1daf4:	bcs	1e270 <_ZdlPv@@Base+0x1b64>
   1daf8:	cmp	r6, r2
   1dafc:	bcs	1e278 <_ZdlPv@@Base+0x1b6c>
   1db00:	cmp	r6, #0
   1db04:	bne	1e134 <_ZdlPv@@Base+0x1a28>
   1db08:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1db0c:	cmp	r2, #12
   1db10:	movls	r6, #12
   1db14:	bhi	1e148 <_ZdlPv@@Base+0x1a3c>
   1db18:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1db1c:	sub	r2, r3, r1
   1db20:	cmp	r3, r1
   1db24:	cmpne	r3, #0
   1db28:	clz	r2, r2
   1db2c:	lsr	r2, r2, #5
   1db30:	str	r2, [fp, #-508]	; 0xfffffe04
   1db34:	bne	1e240 <_ZdlPv@@Base+0x1b34>
   1db38:	mov	r0, r6
   1db3c:	str	r3, [fp, #-512]	; 0xfffffe00
   1db40:	bl	10ffc <malloc@plt>
   1db44:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1db48:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1db4c:	subs	r9, r0, #0
   1db50:	beq	1e188 <_ZdlPv@@Base+0x1a7c>
   1db54:	cmp	r7, #0
   1db58:	moveq	r2, #0
   1db5c:	cmp	r2, #0
   1db60:	beq	1db70 <_ZdlPv@@Base+0x1464>
   1db64:	mov	r1, r3
   1db68:	mov	r2, r7
   1db6c:	bl	10fe4 <memcpy@plt>
   1db70:	mov	r3, #0
   1db74:	strb	r3, [r9, r7]
   1db78:	bl	1105c <__errno_location@plt>
   1db7c:	sub	r3, r5, #1
   1db80:	str	r3, [fp, #-520]	; 0xfffffdf8
   1db84:	ldr	r3, [r0]
   1db88:	str	r0, [fp, #-508]	; 0xfffffe04
   1db8c:	str	r3, [fp, #-540]	; 0xfffffde4
   1db90:	sub	r3, r6, r7
   1db94:	str	r3, [fp, #-512]	; 0xfffffe00
   1db98:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1db9c:	mvn	r2, #0
   1dba0:	cmp	r3, #0
   1dba4:	str	r2, [fp, #-496]	; 0xfffffe10
   1dba8:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1dbac:	movge	r5, r3
   1dbb0:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   1dbb4:	mov	r1, #0
   1dbb8:	str	r1, [r2]
   1dbbc:	mvnlt	r5, #-2147483648	; 0x80000000
   1dbc0:	cmp	r3, #16
   1dbc4:	ldrls	pc, [pc, r3, lsl #2]
   1dbc8:	b	1e5b8 <_ZdlPv@@Base+0x1eac>
   1dbcc:	andeq	lr, r1, r4, lsl r1
   1dbd0:	strdeq	lr, [r1], -r4
   1dbd4:	muleq	r1, r8, r0
   1dbd8:	andeq	lr, r1, ip, asr #32
   1dbdc:	andeq	sp, r1, ip, ror #27
   1dbe0:	andeq	sp, r1, ip, ror #27
   1dbe4:	andeq	sp, r1, ip, ror #27
   1dbe8:	andeq	sp, r1, ip, ror #27
   1dbec:	andeq	sp, r1, r0, lsl pc
   1dbf0:	andeq	sp, r1, r0, lsl pc
   1dbf4:	andeq	lr, r1, r0
   1dbf8:	andeq	lr, r1, r0
   1dbfc:	andeq	sp, r1, ip, ror #27
   1dc00:	andeq	sp, r1, ip, ror #27
   1dc04:	andeq	sp, r1, ip, ror #27
   1dc08:	andeq	sp, r1, ip, ror #27
   1dc0c:	andeq	sp, r1, ip, ror #27
   1dc10:	cmn	r2, #1
   1dc14:	bne	1e5b8 <_ZdlPv@@Base+0x1eac>
   1dc18:	mov	r2, #1
   1dc1c:	adds	r2, r7, r2
   1dc20:	mov	r4, r2
   1dc24:	bcs	1e260 <_ZdlPv@@Base+0x1b54>
   1dc28:	cmp	r6, r2
   1dc2c:	bcs	1dca0 <_ZdlPv@@Base+0x1594>
   1dc30:	cmp	r6, #0
   1dc34:	bne	1e184 <_ZdlPv@@Base+0x1a78>
   1dc38:	cmp	r2, #12
   1dc3c:	movls	r6, #12
   1dc40:	bhi	1e3bc <_ZdlPv@@Base+0x1cb0>
   1dc44:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1dc48:	cmp	r3, r2
   1dc4c:	cmpne	r3, #0
   1dc50:	sub	r5, r3, r2
   1dc54:	clz	r5, r5
   1dc58:	lsr	r5, r5, #5
   1dc5c:	bne	1e350 <_ZdlPv@@Base+0x1c44>
   1dc60:	mov	r0, r6
   1dc64:	str	r3, [fp, #-508]	; 0xfffffe04
   1dc68:	bl	10ffc <malloc@plt>
   1dc6c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1dc70:	subs	ip, r0, #0
   1dc74:	beq	1e188 <_ZdlPv@@Base+0x1a7c>
   1dc78:	cmp	r7, #0
   1dc7c:	moveq	r5, #0
   1dc80:	cmp	r5, #0
   1dc84:	moveq	r3, ip
   1dc88:	beq	1dca0 <_ZdlPv@@Base+0x1594>
   1dc8c:	mov	r1, r3
   1dc90:	mov	r2, r7
   1dc94:	str	ip, [fp, #-508]	; 0xfffffe04
   1dc98:	bl	10fe4 <memcpy@plt>
   1dc9c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1dca0:	mov	r2, #37	; 0x25
   1dca4:	strb	r2, [r3, r7]
   1dca8:	ldr	r9, [sl, #4]
   1dcac:	add	sl, sl, #44	; 0x2c
   1dcb0:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   1dcb4:	ldr	r5, [sl]
   1dcb8:	add	r2, r2, #1
   1dcbc:	cmp	r5, r9
   1dcc0:	str	r2, [fp, #-528]	; 0xfffffdf0
   1dcc4:	bne	1d874 <_ZdlPv@@Base+0x1168>
   1dcc8:	mov	r7, r4
   1dccc:	b	1d914 <_ZdlPv@@Base+0x1208>
   1dcd0:	cmn	r6, #1
   1dcd4:	beq	1e348 <_ZdlPv@@Base+0x1c3c>
   1dcd8:	mov	r5, r3
   1dcdc:	bl	1105c <__errno_location@plt>
   1dce0:	mov	r9, r5
   1dce4:	str	r0, [fp, #-508]	; 0xfffffe04
   1dce8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1dcec:	cmp	r9, r3
   1dcf0:	cmpne	r9, #0
   1dcf4:	bne	1e1a4 <_ZdlPv@@Base+0x1a98>
   1dcf8:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1dcfc:	cmp	r3, #0
   1dd00:	beq	1dd0c <_ZdlPv@@Base+0x1600>
   1dd04:	mov	r0, r3
   1dd08:	bl	10e88 <free@plt>
   1dd0c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1dd10:	sub	r3, fp, #348	; 0x15c
   1dd14:	cmp	r0, r3
   1dd18:	beq	1dd20 <_ZdlPv@@Base+0x1614>
   1dd1c:	bl	10e88 <free@plt>
   1dd20:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1dd24:	sub	r3, fp, #476	; 0x1dc
   1dd28:	cmp	r0, r3
   1dd2c:	beq	1dd34 <_ZdlPv@@Base+0x1628>
   1dd30:	bl	10e88 <free@plt>
   1dd34:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1dd38:	mov	r5, #0
   1dd3c:	mov	r3, #12
   1dd40:	str	r3, [r2]
   1dd44:	ldr	r3, [pc, #2160]	; 1e5bc <_ZdlPv@@Base+0x1eb0>
   1dd48:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1dd4c:	mov	r0, r5
   1dd50:	ldr	r3, [r3]
   1dd54:	cmp	r2, r3
   1dd58:	bne	1e5a8 <_ZdlPv@@Base+0x1e9c>
   1dd5c:	sub	sp, fp, #32
   1dd60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd64:	mov	r0, r3
   1dd68:	mov	r1, r6
   1dd6c:	str	r3, [fp, #-508]	; 0xfffffe04
   1dd70:	bl	10f00 <realloc@plt>
   1dd74:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1dd78:	cmp	r0, #0
   1dd7c:	beq	1e540 <_ZdlPv@@Base+0x1e34>
   1dd80:	mov	r3, r0
   1dd84:	b	1d8fc <_ZdlPv@@Base+0x11f0>
   1dd88:	sub	r5, r5, #18
   1dd8c:	cmp	r5, #4
   1dd90:	ldrls	pc, [pc, r5, lsl #2]
   1dd94:	b	1e5b8 <_ZdlPv@@Base+0x1eac>
   1dd98:	ldrdeq	lr, [r1], -r8
   1dd9c:	andeq	lr, r1, r8, asr #3
   1dda0:	andeq	lr, r1, r4, ror r1
   1dda4:	andeq	lr, r1, r4, ror r1
   1dda8:			; <UNDEFINED> instruction: 0x0001e1b0
   1ddac:	bl	1105c <__errno_location@plt>
   1ddb0:	str	r0, [fp, #-508]	; 0xfffffe04
   1ddb4:	b	1dd0c <_ZdlPv@@Base+0x1600>
   1ddb8:	mov	r5, #0
   1ddbc:	b	1dd44 <_ZdlPv@@Base+0x1638>
   1ddc0:	blt	1e188 <_ZdlPv@@Base+0x1a7c>
   1ddc4:	lsl	r6, r6, #1
   1ddc8:	cmp	r6, r2
   1ddcc:	bcs	1d8a0 <_ZdlPv@@Base+0x1194>
   1ddd0:	cmn	r2, #1
   1ddd4:	beq	1dcd8 <_ZdlPv@@Base+0x15cc>
   1ddd8:	mov	r6, r2
   1dddc:	b	1d8a0 <_ZdlPv@@Base+0x1194>
   1dde0:	mov	r2, #76	; 0x4c
   1dde4:	strb	r2, [r4], #1
   1dde8:	b	1da80 <_ZdlPv@@Base+0x1374>
   1ddec:	ldr	r2, [sl, #40]	; 0x28
   1ddf0:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1ddf4:	cmp	r8, #1
   1ddf8:	add	r3, r3, r2, lsl #4
   1ddfc:	add	r0, r9, r7
   1de00:	ldr	r3, [r3, #8]
   1de04:	beq	1e068 <_ZdlPv@@Base+0x195c>
   1de08:	cmp	r8, #2
   1de0c:	beq	1e0bc <_ZdlPv@@Base+0x19b0>
   1de10:	str	r3, [sp, #4]
   1de14:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1de18:	sub	r2, fp, #496	; 0x1f0
   1de1c:	str	r2, [sp, #8]
   1de20:	str	r3, [sp]
   1de24:	mov	r2, #1
   1de28:	mvn	r3, #0
   1de2c:	mov	r1, r5
   1de30:	bl	11014 <__snprintf_chk@plt>
   1de34:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1de38:	cmp	r2, #0
   1de3c:	blt	1df64 <_ZdlPv@@Base+0x1858>
   1de40:	cmp	r2, r5
   1de44:	mov	r3, r2
   1de48:	bcs	1de5c <_ZdlPv@@Base+0x1750>
   1de4c:	add	r1, r9, r2
   1de50:	ldrb	r1, [r1, r7]
   1de54:	cmp	r1, #0
   1de58:	bne	1e5b8 <_ZdlPv@@Base+0x1eac>
   1de5c:	cmp	r2, r0
   1de60:	bge	1de6c <_ZdlPv@@Base+0x1760>
   1de64:	mov	r3, r0
   1de68:	str	r0, [fp, #-496]	; 0xfffffe10
   1de6c:	add	r2, r3, #1
   1de70:	cmp	r2, r5
   1de74:	bcc	1e3cc <_ZdlPv@@Base+0x1cc0>
   1de78:	cmn	r5, #-2147483647	; 0x80000001
   1de7c:	beq	1e3e4 <_ZdlPv@@Base+0x1cd8>
   1de80:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1de84:	add	r3, r3, r2
   1de88:	cmp	r7, r3
   1de8c:	mvnhi	r3, #0
   1de90:	cmp	r6, #0
   1de94:	blt	1e1e8 <_ZdlPv@@Base+0x1adc>
   1de98:	lsl	r2, r6, #1
   1de9c:	cmp	r2, r3
   1dea0:	movcs	r3, r2
   1dea4:	cmp	r6, r3
   1dea8:	bcs	1db98 <_ZdlPv@@Base+0x148c>
   1deac:	cmp	r2, r3
   1deb0:	bcc	1e1f4 <_ZdlPv@@Base+0x1ae8>
   1deb4:	mov	r6, r2
   1deb8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1debc:	cmp	r9, r3
   1dec0:	cmpne	r9, #0
   1dec4:	sub	r5, r9, r3
   1dec8:	clz	r5, r5
   1decc:	lsr	r5, r5, #5
   1ded0:	bne	1e204 <_ZdlPv@@Base+0x1af8>
   1ded4:	mov	r0, r6
   1ded8:	bl	10ffc <malloc@plt>
   1dedc:	subs	r3, r0, #0
   1dee0:	beq	1dce8 <_ZdlPv@@Base+0x15dc>
   1dee4:	cmp	r7, #0
   1dee8:	moveq	r5, #0
   1deec:	cmp	r5, #0
   1def0:	beq	1e228 <_ZdlPv@@Base+0x1b1c>
   1def4:	mov	r1, r9
   1def8:	mov	r2, r7
   1defc:	mov	r9, r3
   1df00:	bl	10fe4 <memcpy@plt>
   1df04:	sub	r3, r6, r7
   1df08:	str	r3, [fp, #-512]	; 0xfffffe00
   1df0c:	b	1db98 <_ZdlPv@@Base+0x148c>
   1df10:	ldr	r2, [sl, #40]	; 0x28
   1df14:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1df18:	cmp	r8, #1
   1df1c:	add	r3, r3, r2, lsl #4
   1df20:	add	r0, r9, r7
   1df24:	ldrd	r2, [r3, #8]
   1df28:	beq	1e2b4 <_ZdlPv@@Base+0x1ba8>
   1df2c:	cmp	r8, #2
   1df30:	beq	1e280 <_ZdlPv@@Base+0x1b74>
   1df34:	strd	r2, [sp, #8]
   1df38:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1df3c:	sub	r1, fp, #496	; 0x1f0
   1df40:	str	r1, [sp, #16]
   1df44:	str	r3, [sp]
   1df48:	mov	r2, #1
   1df4c:	mvn	r3, #0
   1df50:	mov	r1, r5
   1df54:	bl	11014 <__snprintf_chk@plt>
   1df58:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1df5c:	cmp	r2, #0
   1df60:	bge	1de40 <_ZdlPv@@Base+0x1734>
   1df64:	ldrb	r3, [r4, #1]
   1df68:	cmp	r3, #0
   1df6c:	movne	r3, #0
   1df70:	strbne	r3, [r4, #1]
   1df74:	bne	1db98 <_ZdlPv@@Base+0x148c>
   1df78:	cmp	r0, #0
   1df7c:	bge	1de64 <_ZdlPv@@Base+0x1758>
   1df80:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1df84:	ldr	r4, [r3]
   1df88:	cmp	r4, #0
   1df8c:	bne	1dfa4 <_ZdlPv@@Base+0x1898>
   1df90:	ldrb	r3, [sl, #36]	; 0x24
   1df94:	and	r3, r3, #239	; 0xef
   1df98:	cmp	r3, #99	; 0x63
   1df9c:	moveq	r4, #84	; 0x54
   1dfa0:	movne	r4, #22
   1dfa4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1dfa8:	cmp	r9, r3
   1dfac:	cmpne	r9, #0
   1dfb0:	bne	1e444 <_ZdlPv@@Base+0x1d38>
   1dfb4:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1dfb8:	cmp	r3, #0
   1dfbc:	beq	1dfc8 <_ZdlPv@@Base+0x18bc>
   1dfc0:	mov	r0, r3
   1dfc4:	bl	10e88 <free@plt>
   1dfc8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1dfcc:	sub	r3, fp, #348	; 0x15c
   1dfd0:	cmp	r0, r3
   1dfd4:	beq	1dfdc <_ZdlPv@@Base+0x18d0>
   1dfd8:	bl	10e88 <free@plt>
   1dfdc:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1dfe0:	sub	r3, fp, #476	; 0x1dc
   1dfe4:	cmp	r0, r3
   1dfe8:	beq	1dff0 <_ZdlPv@@Base+0x18e4>
   1dfec:	bl	10e88 <free@plt>
   1dff0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1dff4:	mov	r5, #0
   1dff8:	str	r4, [r3]
   1dffc:	b	1dd44 <_ZdlPv@@Base+0x1638>
   1e000:	ldr	r2, [sl, #40]	; 0x28
   1e004:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1e008:	cmp	r8, #1
   1e00c:	add	r3, r3, r2, lsl #4
   1e010:	add	r0, r9, r7
   1e014:	ldrd	r2, [r3, #8]
   1e018:	beq	1e318 <_ZdlPv@@Base+0x1c0c>
   1e01c:	cmp	r8, #2
   1e020:	beq	1e2e4 <_ZdlPv@@Base+0x1bd8>
   1e024:	strd	r2, [sp, #8]
   1e028:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e02c:	sub	r1, fp, #496	; 0x1f0
   1e030:	str	r1, [sp, #16]
   1e034:	str	r3, [sp]
   1e038:	mov	r2, #1
   1e03c:	mvn	r3, #0
   1e040:	mov	r1, r5
   1e044:	bl	11014 <__snprintf_chk@plt>
   1e048:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e04c:	ldr	r2, [sl, #40]	; 0x28
   1e050:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1e054:	cmp	r8, #1
   1e058:	add	r3, r3, r2, lsl #4
   1e05c:	add	r0, r9, r7
   1e060:	ldrh	r3, [r3, #8]
   1e064:	bne	1de08 <_ZdlPv@@Base+0x16fc>
   1e068:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1e06c:	str	r3, [sp, #8]
   1e070:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e074:	sub	r1, fp, #496	; 0x1f0
   1e078:	str	r1, [sp, #12]
   1e07c:	str	r3, [sp]
   1e080:	str	r2, [sp, #4]
   1e084:	mvn	r3, #0
   1e088:	mov	r2, r8
   1e08c:	mov	r1, r5
   1e090:	bl	11014 <__snprintf_chk@plt>
   1e094:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e098:	ldr	r2, [sl, #40]	; 0x28
   1e09c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1e0a0:	cmp	r8, #1
   1e0a4:	add	r3, r3, r2, lsl #4
   1e0a8:	add	r0, r9, r7
   1e0ac:	ldrsh	r3, [r3, #8]
   1e0b0:	beq	1e068 <_ZdlPv@@Base+0x195c>
   1e0b4:	cmp	r8, #2
   1e0b8:	bne	1de10 <_ZdlPv@@Base+0x1704>
   1e0bc:	ldr	r1, [fp, #-488]	; 0xfffffe18
   1e0c0:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1e0c4:	str	r3, [sp, #12]
   1e0c8:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e0cc:	sub	ip, fp, #496	; 0x1f0
   1e0d0:	str	r3, [sp]
   1e0d4:	str	r1, [sp, #8]
   1e0d8:	str	r2, [sp, #4]
   1e0dc:	str	ip, [sp, #16]
   1e0e0:	mvn	r3, #0
   1e0e4:	mov	r2, #1
   1e0e8:	mov	r1, r5
   1e0ec:	bl	11014 <__snprintf_chk@plt>
   1e0f0:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e0f4:	ldr	r2, [sl, #40]	; 0x28
   1e0f8:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1e0fc:	cmp	r8, #1
   1e100:	add	r3, r3, r2, lsl #4
   1e104:	add	r0, r9, r7
   1e108:	ldrb	r3, [r3, #8]
   1e10c:	bne	1de08 <_ZdlPv@@Base+0x16fc>
   1e110:	b	1e068 <_ZdlPv@@Base+0x195c>
   1e114:	ldr	r2, [sl, #40]	; 0x28
   1e118:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1e11c:	cmp	r8, #1
   1e120:	add	r3, r3, r2, lsl #4
   1e124:	add	r0, r9, r7
   1e128:	ldrsb	r3, [r3, #8]
   1e12c:	bne	1de08 <_ZdlPv@@Base+0x16fc>
   1e130:	b	1e068 <_ZdlPv@@Base+0x195c>
   1e134:	blt	1e188 <_ZdlPv@@Base+0x1a7c>
   1e138:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1e13c:	lsl	r6, r6, #1
   1e140:	cmp	r6, r2
   1e144:	bcs	1db18 <_ZdlPv@@Base+0x140c>
   1e148:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1e14c:	mov	r1, #0
   1e150:	cmn	r2, #1
   1e154:	movne	r2, #0
   1e158:	moveq	r2, #1
   1e15c:	cmp	r1, r1
   1e160:	movne	r2, #255	; 0xff
   1e164:	cmp	r2, r1
   1e168:	bne	1dcd8 <_ZdlPv@@Base+0x15cc>
   1e16c:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   1e170:	b	1db18 <_ZdlPv@@Base+0x140c>
   1e174:	ldr	r2, [r1, #8]
   1e178:	mov	r4, r7
   1e17c:	str	r7, [r2]
   1e180:	b	1dca8 <_ZdlPv@@Base+0x159c>
   1e184:	bge	1e3b0 <_ZdlPv@@Base+0x1ca4>
   1e188:	mov	r9, r3
   1e18c:	bl	1105c <__errno_location@plt>
   1e190:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1e194:	cmp	r9, r3
   1e198:	cmpne	r9, #0
   1e19c:	str	r0, [fp, #-508]	; 0xfffffe04
   1e1a0:	beq	1dcf8 <_ZdlPv@@Base+0x15ec>
   1e1a4:	mov	r0, r9
   1e1a8:	bl	10e88 <free@plt>
   1e1ac:	b	1dcf8 <_ZdlPv@@Base+0x15ec>
   1e1b0:	ldr	r2, [r1, #8]
   1e1b4:	mov	r1, #0
   1e1b8:	mov	r4, r7
   1e1bc:	str	r7, [r2]
   1e1c0:	str	r1, [r2, #4]
   1e1c4:	b	1dca8 <_ZdlPv@@Base+0x159c>
   1e1c8:	ldr	r2, [r1, #8]
   1e1cc:	mov	r4, r7
   1e1d0:	strh	r7, [r2]
   1e1d4:	b	1dca8 <_ZdlPv@@Base+0x159c>
   1e1d8:	ldr	r2, [r1, #8]
   1e1dc:	mov	r4, r7
   1e1e0:	strb	r7, [r2]
   1e1e4:	b	1dca8 <_ZdlPv@@Base+0x159c>
   1e1e8:	cmn	r6, #1
   1e1ec:	beq	1db98 <_ZdlPv@@Base+0x148c>
   1e1f0:	b	1dce8 <_ZdlPv@@Base+0x15dc>
   1e1f4:	cmn	r3, #1
   1e1f8:	beq	1dce8 <_ZdlPv@@Base+0x15dc>
   1e1fc:	mov	r6, r3
   1e200:	b	1deb8 <_ZdlPv@@Base+0x17ac>
   1e204:	mov	r1, r6
   1e208:	mov	r0, r9
   1e20c:	bl	10f00 <realloc@plt>
   1e210:	cmp	r0, #0
   1e214:	beq	1dce8 <_ZdlPv@@Base+0x15dc>
   1e218:	sub	r3, r6, r7
   1e21c:	mov	r9, r0
   1e220:	str	r3, [fp, #-512]	; 0xfffffe00
   1e224:	b	1db98 <_ZdlPv@@Base+0x148c>
   1e228:	mov	r9, r3
   1e22c:	sub	r3, r6, r7
   1e230:	str	r3, [fp, #-512]	; 0xfffffe00
   1e234:	b	1db98 <_ZdlPv@@Base+0x148c>
   1e238:	mov	r8, #0
   1e23c:	b	1dab8 <_ZdlPv@@Base+0x13ac>
   1e240:	mov	r0, r3
   1e244:	mov	r1, r6
   1e248:	str	r3, [fp, #-508]	; 0xfffffe04
   1e24c:	bl	10f00 <realloc@plt>
   1e250:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1e254:	subs	r9, r0, #0
   1e258:	bne	1db70 <_ZdlPv@@Base+0x1464>
   1e25c:	b	1e188 <_ZdlPv@@Base+0x1a7c>
   1e260:	cmn	r6, #1
   1e264:	bne	1dcd8 <_ZdlPv@@Base+0x15cc>
   1e268:	mov	r4, r6
   1e26c:	b	1dca0 <_ZdlPv@@Base+0x1594>
   1e270:	cmn	r6, #1
   1e274:	bne	1dcd8 <_ZdlPv@@Base+0x15cc>
   1e278:	mov	r9, r3
   1e27c:	b	1db70 <_ZdlPv@@Base+0x1464>
   1e280:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1e284:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1e288:	strd	r2, [sp, #16]
   1e28c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e290:	sub	lr, fp, #496	; 0x1f0
   1e294:	str	r3, [sp]
   1e298:	stmib	sp, {r1, ip}
   1e29c:	str	lr, [sp, #24]
   1e2a0:	mvn	r3, #0
   1e2a4:	mov	r2, #1
   1e2a8:	mov	r1, r5
   1e2ac:	bl	11014 <__snprintf_chk@plt>
   1e2b0:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e2b4:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1e2b8:	strd	r2, [sp, #8]
   1e2bc:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e2c0:	sub	ip, fp, #496	; 0x1f0
   1e2c4:	str	r3, [sp]
   1e2c8:	str	r1, [sp, #4]
   1e2cc:	str	ip, [sp, #16]
   1e2d0:	mvn	r3, #0
   1e2d4:	mov	r2, r8
   1e2d8:	mov	r1, r5
   1e2dc:	bl	11014 <__snprintf_chk@plt>
   1e2e0:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e2e4:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1e2e8:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1e2ec:	strd	r2, [sp, #16]
   1e2f0:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e2f4:	sub	lr, fp, #496	; 0x1f0
   1e2f8:	str	r3, [sp]
   1e2fc:	stmib	sp, {r1, ip}
   1e300:	str	lr, [sp, #24]
   1e304:	mvn	r3, #0
   1e308:	mov	r2, #1
   1e30c:	mov	r1, r5
   1e310:	bl	11014 <__snprintf_chk@plt>
   1e314:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e318:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1e31c:	strd	r2, [sp, #8]
   1e320:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1e324:	sub	ip, fp, #496	; 0x1f0
   1e328:	str	r3, [sp]
   1e32c:	str	r1, [sp, #4]
   1e330:	str	ip, [sp, #16]
   1e334:	mvn	r3, #0
   1e338:	mov	r2, r8
   1e33c:	mov	r1, r5
   1e340:	bl	11014 <__snprintf_chk@plt>
   1e344:	b	1de34 <_ZdlPv@@Base+0x1728>
   1e348:	mov	r7, r6
   1e34c:	b	1d8fc <_ZdlPv@@Base+0x11f0>
   1e350:	mov	r0, r3
   1e354:	mov	r1, r6
   1e358:	str	r3, [fp, #-508]	; 0xfffffe04
   1e35c:	bl	10f00 <realloc@plt>
   1e360:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1e364:	cmp	r0, #0
   1e368:	beq	1e540 <_ZdlPv@@Base+0x1e34>
   1e36c:	mov	r3, r0
   1e370:	b	1dca0 <_ZdlPv@@Base+0x1594>
   1e374:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1e378:	sub	r3, fp, #348	; 0x15c
   1e37c:	cmp	r0, r3
   1e380:	beq	1e388 <_ZdlPv@@Base+0x1c7c>
   1e384:	bl	10e88 <free@plt>
   1e388:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1e38c:	sub	r3, fp, #476	; 0x1dc
   1e390:	cmp	r0, r3
   1e394:	beq	1e39c <_ZdlPv@@Base+0x1c90>
   1e398:	bl	10e88 <free@plt>
   1e39c:	bl	1105c <__errno_location@plt>
   1e3a0:	mov	r3, #22
   1e3a4:	mov	r5, #0
   1e3a8:	str	r3, [r0]
   1e3ac:	b	1dd44 <_ZdlPv@@Base+0x1638>
   1e3b0:	lsl	r6, r6, #1
   1e3b4:	cmp	r6, r2
   1e3b8:	bcs	1dc44 <_ZdlPv@@Base+0x1538>
   1e3bc:	cmn	r2, #1
   1e3c0:	beq	1dcd8 <_ZdlPv@@Base+0x15cc>
   1e3c4:	mov	r6, r2
   1e3c8:	b	1dc44 <_ZdlPv@@Base+0x1538>
   1e3cc:	add	r4, r7, r3
   1e3d0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1e3d4:	ldr	r2, [fp, #-540]	; 0xfffffde4
   1e3d8:	str	r2, [r3]
   1e3dc:	mov	r3, r9
   1e3e0:	b	1dca8 <_ZdlPv@@Base+0x159c>
   1e3e4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1e3e8:	cmp	r9, r3
   1e3ec:	cmpne	r9, #0
   1e3f0:	bne	1e450 <_ZdlPv@@Base+0x1d44>
   1e3f4:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1e3f8:	cmp	r3, #0
   1e3fc:	beq	1e408 <_ZdlPv@@Base+0x1cfc>
   1e400:	mov	r0, r3
   1e404:	bl	10e88 <free@plt>
   1e408:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1e40c:	sub	r3, fp, #348	; 0x15c
   1e410:	cmp	r0, r3
   1e414:	beq	1e41c <_ZdlPv@@Base+0x1d10>
   1e418:	bl	10e88 <free@plt>
   1e41c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1e420:	sub	r3, fp, #476	; 0x1dc
   1e424:	cmp	r0, r3
   1e428:	beq	1e430 <_ZdlPv@@Base+0x1d24>
   1e42c:	bl	10e88 <free@plt>
   1e430:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1e434:	mov	r3, #75	; 0x4b
   1e438:	mov	r5, #0
   1e43c:	str	r3, [r2]
   1e440:	b	1dd44 <_ZdlPv@@Base+0x1638>
   1e444:	mov	r0, r9
   1e448:	bl	10e88 <free@plt>
   1e44c:	b	1dfb4 <_ZdlPv@@Base+0x18a8>
   1e450:	mov	r0, r9
   1e454:	bl	10e88 <free@plt>
   1e458:	b	1e3f4 <_ZdlPv@@Base+0x1ce8>
   1e45c:	mov	r5, r3
   1e460:	mov	r3, #1
   1e464:	adds	r4, r7, r3
   1e468:	mov	r8, r7
   1e46c:	bcs	1e5ac <_ZdlPv@@Base+0x1ea0>
   1e470:	cmp	r6, r4
   1e474:	bcs	1e4e0 <_ZdlPv@@Base+0x1dd4>
   1e478:	cmp	r6, #0
   1e47c:	bne	1e588 <_ZdlPv@@Base+0x1e7c>
   1e480:	cmp	r4, #12
   1e484:	movls	r6, #12
   1e488:	bhi	1e598 <_ZdlPv@@Base+0x1e8c>
   1e48c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1e490:	cmp	r5, r3
   1e494:	cmpne	r5, #0
   1e498:	sub	r7, r5, r3
   1e49c:	clz	r7, r7
   1e4a0:	lsr	r7, r7, #5
   1e4a4:	bne	1e56c <_ZdlPv@@Base+0x1e60>
   1e4a8:	mov	r0, r6
   1e4ac:	bl	10ffc <malloc@plt>
   1e4b0:	subs	r3, r0, #0
   1e4b4:	beq	1dcdc <_ZdlPv@@Base+0x15d0>
   1e4b8:	cmp	r8, #0
   1e4bc:	movne	r2, r7
   1e4c0:	moveq	r2, #0
   1e4c4:	cmp	r2, #0
   1e4c8:	moveq	r5, r3
   1e4cc:	beq	1e4e0 <_ZdlPv@@Base+0x1dd4>
   1e4d0:	mov	r1, r5
   1e4d4:	mov	r2, r8
   1e4d8:	mov	r5, r3
   1e4dc:	bl	10fe4 <memcpy@plt>
   1e4e0:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1e4e4:	cmp	r5, r3
   1e4e8:	cmpne	r6, r4
   1e4ec:	mov	r3, #0
   1e4f0:	strb	r3, [r5, r8]
   1e4f4:	bhi	1e554 <_ZdlPv@@Base+0x1e48>
   1e4f8:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1e4fc:	cmp	r3, #0
   1e500:	beq	1e50c <_ZdlPv@@Base+0x1e00>
   1e504:	mov	r0, r3
   1e508:	bl	10e88 <free@plt>
   1e50c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1e510:	sub	r3, fp, #348	; 0x15c
   1e514:	cmp	r0, r3
   1e518:	beq	1e520 <_ZdlPv@@Base+0x1e14>
   1e51c:	bl	10e88 <free@plt>
   1e520:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1e524:	sub	r3, fp, #476	; 0x1dc
   1e528:	cmp	r0, r3
   1e52c:	beq	1e534 <_ZdlPv@@Base+0x1e28>
   1e530:	bl	10e88 <free@plt>
   1e534:	ldr	r3, [fp, #-532]	; 0xfffffdec
   1e538:	str	r8, [r3]
   1e53c:	b	1dd44 <_ZdlPv@@Base+0x1638>
   1e540:	mov	r5, r3
   1e544:	bl	1105c <__errno_location@plt>
   1e548:	mov	r9, r5
   1e54c:	str	r0, [fp, #-508]	; 0xfffffe04
   1e550:	b	1e1a4 <_ZdlPv@@Base+0x1a98>
   1e554:	mov	r0, r5
   1e558:	mov	r1, r4
   1e55c:	bl	10f00 <realloc@plt>
   1e560:	cmp	r0, #0
   1e564:	movne	r5, r0
   1e568:	b	1e4f8 <_ZdlPv@@Base+0x1dec>
   1e56c:	mov	r1, r6
   1e570:	mov	r0, r5
   1e574:	bl	10f00 <realloc@plt>
   1e578:	cmp	r0, #0
   1e57c:	beq	1e544 <_ZdlPv@@Base+0x1e38>
   1e580:	mov	r5, r0
   1e584:	b	1e4e0 <_ZdlPv@@Base+0x1dd4>
   1e588:	blt	1dcdc <_ZdlPv@@Base+0x15d0>
   1e58c:	lsl	r6, r6, #1
   1e590:	cmp	r6, r4
   1e594:	bcs	1e48c <_ZdlPv@@Base+0x1d80>
   1e598:	cmn	r4, #1
   1e59c:	movne	r6, r4
   1e5a0:	bne	1e48c <_ZdlPv@@Base+0x1d80>
   1e5a4:	b	1dcdc <_ZdlPv@@Base+0x15d0>
   1e5a8:	bl	10f30 <__stack_chk_fail@plt>
   1e5ac:	cmn	r6, #1
   1e5b0:	beq	1e4e0 <_ZdlPv@@Base+0x1dd4>
   1e5b4:	b	1dcdc <_ZdlPv@@Base+0x15d0>
   1e5b8:	bl	10edc <abort@plt>
   1e5bc:	andeq	r2, r3, r0, lsr #27
   1e5c0:	ldr	r3, [r1]
   1e5c4:	ldr	r2, [r1, #4]
   1e5c8:	cmp	r3, #0
   1e5cc:	beq	1e6dc <_ZdlPv@@Base+0x1fd0>
   1e5d0:	push	{r4, r5, r6, lr}
   1e5d4:	add	r2, r2, #8
   1e5d8:	ldr	r6, [pc, #268]	; 1e6ec <_ZdlPv@@Base+0x1fe0>
   1e5dc:	ldr	lr, [pc, #268]	; 1e6f0 <_ZdlPv@@Base+0x1fe4>
   1e5e0:	mov	ip, #0
   1e5e4:	ldr	r3, [r2, #-8]
   1e5e8:	sub	r3, r3, #1
   1e5ec:	cmp	r3, #21
   1e5f0:	ldrls	pc, [pc, r3, lsl #2]
   1e5f4:	b	1e6e4 <_ZdlPv@@Base+0x1fd8>
   1e5f8:	muleq	r1, r4, r6
   1e5fc:	muleq	r1, r4, r6
   1e600:	andeq	lr, r1, r8, lsl #13
   1e604:	andeq	lr, r1, r8, lsl #13
   1e608:	andeq	lr, r1, r0, asr r6
   1e60c:	andeq	lr, r1, r0, asr r6
   1e610:	andeq	lr, r1, r0, asr r6
   1e614:	andeq	lr, r1, r0, asr r6
   1e618:	andeq	lr, r1, r4, ror r6
   1e61c:	andeq	lr, r1, r4, ror r6
   1e620:	andeq	lr, r1, r0, lsr #13
   1e624:	andeq	lr, r1, r0, lsr #13
   1e628:	andeq	lr, r1, r0, asr r6
   1e62c:	andeq	lr, r1, r0, asr r6
   1e630:			; <UNDEFINED> instruction: 0x0001e6b4
   1e634:	andeq	lr, r1, r8, asr #13
   1e638:	andeq	lr, r1, r0, asr r6
   1e63c:	andeq	lr, r1, r0, asr r6
   1e640:	andeq	lr, r1, r0, asr r6
   1e644:	andeq	lr, r1, r0, asr r6
   1e648:	andeq	lr, r1, r0, asr r6
   1e64c:	andeq	lr, r1, r0, asr r6
   1e650:	ldr	r3, [r0], #4
   1e654:	str	r3, [r2]
   1e658:	ldr	r3, [r1]
   1e65c:	add	ip, ip, #1
   1e660:	cmp	r3, ip
   1e664:	add	r2, r2, #16
   1e668:	bhi	1e5e4 <_ZdlPv@@Base+0x1ed8>
   1e66c:	mov	r0, #0
   1e670:	pop	{r4, r5, r6, pc}
   1e674:	add	r0, r0, #7
   1e678:	bic	r0, r0, #7
   1e67c:	ldrd	r4, [r0], #8
   1e680:	strd	r4, [r2]
   1e684:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e688:	ldr	r3, [r0], #4
   1e68c:	strh	r3, [r2]
   1e690:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e694:	ldr	r3, [r0], #4
   1e698:	strb	r3, [r2]
   1e69c:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e6a0:	add	r0, r0, #7
   1e6a4:	bic	r0, r0, #7
   1e6a8:	ldrd	r4, [r0], #8
   1e6ac:	strd	r4, [r2]
   1e6b0:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e6b4:	ldr	r3, [r0], #4
   1e6b8:	cmp	r3, #0
   1e6bc:	streq	lr, [r2]
   1e6c0:	bne	1e654 <_ZdlPv@@Base+0x1f48>
   1e6c4:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e6c8:	ldr	r3, [r0], #4
   1e6cc:	cmp	r3, #0
   1e6d0:	streq	r6, [r2]
   1e6d4:	bne	1e654 <_ZdlPv@@Base+0x1f48>
   1e6d8:	b	1e658 <_ZdlPv@@Base+0x1f4c>
   1e6dc:	mov	r0, #0
   1e6e0:	bx	lr
   1e6e4:	mvn	r0, #0
   1e6e8:	pop	{r4, r5, r6, pc}
   1e6ec:	andeq	r1, r2, r4, ror #28
   1e6f0:	andeq	r1, r2, r0, lsl #29
   1e6f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e6f8:	mov	sl, r2
   1e6fc:	sub	sp, sp, #44	; 0x2c
   1e700:	mov	fp, r1
   1e704:	mov	r3, r1
   1e708:	mov	r1, sl
   1e70c:	mov	r2, #0
   1e710:	mov	ip, #7
   1e714:	str	r2, [r3], #16
   1e718:	str	fp, [sp, #4]
   1e71c:	str	r3, [fp, #4]
   1e720:	mov	r4, r2
   1e724:	str	r2, [r1], #8
   1e728:	str	ip, [sp, #8]
   1e72c:	mov	r7, r0
   1e730:	str	r3, [sp, #36]	; 0x24
   1e734:	str	r2, [sp, #28]
   1e738:	str	r1, [sp, #12]
   1e73c:	str	r2, [sp, #16]
   1e740:	str	r1, [sl, #4]
   1e744:	str	r2, [sp, #32]
   1e748:	mov	r9, r2
   1e74c:	str	ip, [sp, #24]
   1e750:	mov	fp, sl
   1e754:	b	1e764 <_ZdlPv@@Base+0x2058>
   1e758:	cmp	r0, #37	; 0x25
   1e75c:	mov	r5, r7
   1e760:	beq	1e7a4 <_ZdlPv@@Base+0x2098>
   1e764:	mov	r2, r7
   1e768:	ldrb	r0, [r7], #1
   1e76c:	cmp	r0, #0
   1e770:	bne	1e758 <_ZdlPv@@Base+0x204c>
   1e774:	add	ip, r4, r4, lsl #2
   1e778:	ldr	fp, [sp, #4]
   1e77c:	add	r4, r4, ip, lsl #1
   1e780:	mov	r1, r0
   1e784:	str	r2, [r3, r4, lsl #2]
   1e788:	ldr	r3, [sp, #16]
   1e78c:	str	r3, [fp, #8]
   1e790:	ldr	r3, [sp, #28]
   1e794:	str	r3, [fp, #12]
   1e798:	mov	r0, r1
   1e79c:	add	sp, sp, #44	; 0x2c
   1e7a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7a4:	add	r1, r4, r4, lsl #2
   1e7a8:	mvn	r8, #0
   1e7ac:	add	r4, r4, r1, lsl #1
   1e7b0:	add	r6, r3, r4, lsl #2
   1e7b4:	str	r2, [r3, r4, lsl #2]
   1e7b8:	str	r9, [r6, #8]
   1e7bc:	str	r9, [r6, #12]
   1e7c0:	str	r9, [r6, #16]
   1e7c4:	str	r9, [r6, #24]
   1e7c8:	str	r9, [r6, #28]
   1e7cc:	str	r8, [r6, #20]
   1e7d0:	str	r8, [r6, #32]
   1e7d4:	str	r8, [r6, #40]	; 0x28
   1e7d8:	ldrb	r4, [r7]
   1e7dc:	sub	r0, r4, #48	; 0x30
   1e7e0:	uxtb	r3, r0
   1e7e4:	cmp	r3, #9
   1e7e8:	bhi	1e834 <_ZdlPv@@Base+0x2128>
   1e7ec:	b	1ecac <_ZdlPv@@Base+0x25a0>
   1e7f0:	cmp	r4, #45	; 0x2d
   1e7f4:	beq	1e850 <_ZdlPv@@Base+0x2144>
   1e7f8:	cmp	r4, #43	; 0x2b
   1e7fc:	beq	1e860 <_ZdlPv@@Base+0x2154>
   1e800:	cmp	r4, #32
   1e804:	beq	1e870 <_ZdlPv@@Base+0x2164>
   1e808:	cmp	r4, #35	; 0x23
   1e80c:	beq	1e880 <_ZdlPv@@Base+0x2174>
   1e810:	cmp	r4, #48	; 0x30
   1e814:	beq	1e890 <_ZdlPv@@Base+0x2184>
   1e818:	cmp	r4, #73	; 0x49
   1e81c:	bne	1e8a0 <_ZdlPv@@Base+0x2194>
   1e820:	ldr	r3, [r6, #8]
   1e824:	orr	r3, r3, #64	; 0x40
   1e828:	str	r3, [r6, #8]
   1e82c:	ldrb	r4, [r7]
   1e830:	mov	r5, r7
   1e834:	cmp	r4, #39	; 0x27
   1e838:	add	r7, r5, #1
   1e83c:	bne	1e7f0 <_ZdlPv@@Base+0x20e4>
   1e840:	ldr	r3, [r6, #8]
   1e844:	orr	r3, r3, #1
   1e848:	str	r3, [r6, #8]
   1e84c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e850:	ldr	r3, [r6, #8]
   1e854:	orr	r3, r3, #2
   1e858:	str	r3, [r6, #8]
   1e85c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e860:	ldr	r3, [r6, #8]
   1e864:	orr	r3, r3, #4
   1e868:	str	r3, [r6, #8]
   1e86c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e870:	ldr	r3, [r6, #8]
   1e874:	orr	r3, r3, #8
   1e878:	str	r3, [r6, #8]
   1e87c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e880:	ldr	r3, [r6, #8]
   1e884:	orr	r3, r3, #16
   1e888:	str	r3, [r6, #8]
   1e88c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e890:	ldr	r3, [r6, #8]
   1e894:	orr	r3, r3, #32
   1e898:	str	r3, [r6, #8]
   1e89c:	b	1e82c <_ZdlPv@@Base+0x2120>
   1e8a0:	cmp	r4, #42	; 0x2a
   1e8a4:	beq	1ea7c <_ZdlPv@@Base+0x2370>
   1e8a8:	sub	r3, r4, #48	; 0x30
   1e8ac:	cmp	r3, #9
   1e8b0:	bls	1f09c <_ZdlPv@@Base+0x2990>
   1e8b4:	cmp	r4, #46	; 0x2e
   1e8b8:	beq	1eb14 <_ZdlPv@@Base+0x2408>
   1e8bc:	add	r5, r5, #1
   1e8c0:	mov	r3, #0
   1e8c4:	mov	r1, #1
   1e8c8:	b	1e8d0 <_ZdlPv@@Base+0x21c4>
   1e8cc:	ldrb	r4, [r5], #1
   1e8d0:	cmp	r4, #104	; 0x68
   1e8d4:	andeq	r2, r3, #1
   1e8d8:	mov	r7, r5
   1e8dc:	orreq	r3, r3, r1, lsl r2
   1e8e0:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e8e4:	cmp	r4, #76	; 0x4c
   1e8e8:	orreq	r3, r3, #4
   1e8ec:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e8f0:	cmp	r4, #108	; 0x6c
   1e8f4:	addeq	r3, r3, #8
   1e8f8:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e8fc:	cmp	r4, #106	; 0x6a
   1e900:	addeq	r3, r3, #16
   1e904:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e908:	and	r2, r4, #223	; 0xdf
   1e90c:	cmp	r2, #90	; 0x5a
   1e910:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e914:	cmp	r4, #116	; 0x74
   1e918:	beq	1e8cc <_ZdlPv@@Base+0x21c0>
   1e91c:	sub	r2, r4, #37	; 0x25
   1e920:	cmp	r2, #83	; 0x53
   1e924:	ldrls	pc, [pc, r2, lsl #2]
   1e928:	b	1ed1c <_ZdlPv@@Base+0x2610>
   1e92c:	andeq	lr, r1, r0, lsl ip
   1e930:	andeq	lr, r1, ip, lsl sp
   1e934:	andeq	lr, r1, ip, lsl sp
   1e938:	andeq	lr, r1, ip, lsl sp
   1e93c:	andeq	lr, r1, ip, lsl sp
   1e940:	andeq	lr, r1, ip, lsl sp
   1e944:	andeq	lr, r1, ip, lsl sp
   1e948:	andeq	lr, r1, ip, lsl sp
   1e94c:	andeq	lr, r1, ip, lsl sp
   1e950:	andeq	lr, r1, ip, lsl sp
   1e954:	andeq	lr, r1, ip, lsl sp
   1e958:	andeq	lr, r1, ip, lsl sp
   1e95c:	andeq	lr, r1, ip, lsl sp
   1e960:	andeq	lr, r1, ip, lsl sp
   1e964:	andeq	lr, r1, ip, lsl sp
   1e968:	andeq	lr, r1, ip, lsl sp
   1e96c:	andeq	lr, r1, ip, lsl sp
   1e970:	andeq	lr, r1, ip, lsl sp
   1e974:	andeq	lr, r1, ip, lsl sp
   1e978:	andeq	lr, r1, ip, lsl sp
   1e97c:	andeq	lr, r1, ip, lsl sp
   1e980:	andeq	lr, r1, ip, lsl sp
   1e984:	andeq	lr, r1, ip, lsl sp
   1e988:	andeq	lr, r1, ip, lsl sp
   1e98c:	andeq	lr, r1, ip, lsl sp
   1e990:	andeq	lr, r1, ip, lsl sp
   1e994:	andeq	lr, r1, ip, lsl sp
   1e998:	andeq	lr, r1, ip, lsl sp
   1e99c:	andeq	lr, r1, r4, ror #28
   1e9a0:	andeq	lr, r1, ip, lsl sp
   1e9a4:			; <UNDEFINED> instruction: 0x0001ebb0
   1e9a8:	andeq	lr, r1, ip, lsl sp
   1e9ac:	andeq	lr, r1, r4, ror #28
   1e9b0:	andeq	lr, r1, r4, ror #28
   1e9b4:	andeq	lr, r1, r4, ror #28
   1e9b8:	andeq	lr, r1, ip, lsl sp
   1e9bc:	andeq	lr, r1, ip, lsl sp
   1e9c0:	andeq	lr, r1, ip, lsl sp
   1e9c4:	andeq	lr, r1, ip, lsl sp
   1e9c8:	andeq	lr, r1, ip, lsl sp
   1e9cc:	andeq	lr, r1, ip, lsl sp
   1e9d0:	andeq	lr, r1, ip, lsl sp
   1e9d4:	andeq	lr, r1, ip, lsl sp
   1e9d8:	andeq	lr, r1, ip, lsl sp
   1e9dc:	andeq	lr, r1, ip, lsl sp
   1e9e0:	andeq	lr, r1, ip, lsl sp
   1e9e4:	andeq	lr, r1, r8, lsr #31
   1e9e8:	andeq	lr, r1, ip, lsl sp
   1e9ec:	andeq	lr, r1, ip, lsl sp
   1e9f0:	andeq	lr, r1, ip, lsl sp
   1e9f4:	andeq	lr, r1, ip, lsl sp
   1e9f8:	andeq	lr, r1, r4, ror #30
   1e9fc:	andeq	lr, r1, ip, lsl sp
   1ea00:	andeq	lr, r1, ip, lsl sp
   1ea04:	andeq	lr, r1, ip, lsl sp
   1ea08:	andeq	lr, r1, ip, lsl sp
   1ea0c:	andeq	lr, r1, ip, lsl sp
   1ea10:	andeq	lr, r1, ip, lsl sp
   1ea14:	andeq	lr, r1, ip, lsl sp
   1ea18:	andeq	lr, r1, ip, lsl sp
   1ea1c:	andeq	lr, r1, r4, ror #28
   1ea20:	andeq	lr, r1, ip, lsl sp
   1ea24:	andeq	lr, r1, r0, asr pc
   1ea28:	andeq	lr, r1, ip, lsl #30
   1ea2c:	andeq	lr, r1, r4, ror #28
   1ea30:	andeq	lr, r1, r4, ror #28
   1ea34:	andeq	lr, r1, r4, ror #28
   1ea38:	andeq	lr, r1, ip, lsl sp
   1ea3c:	andeq	lr, r1, ip, lsl #30
   1ea40:	andeq	lr, r1, ip, lsl sp
   1ea44:	andeq	lr, r1, ip, lsl sp
   1ea48:	andeq	lr, r1, ip, lsl sp
   1ea4c:	andeq	lr, r1, ip, lsl sp
   1ea50:	andeq	lr, r1, r4, asr #31
   1ea54:	andeq	lr, r1, r4, ror #30
   1ea58:			; <UNDEFINED> instruction: 0x0001efb8
   1ea5c:	andeq	lr, r1, ip, lsl sp
   1ea60:	andeq	lr, r1, ip, lsl sp
   1ea64:	strdeq	lr, [r1], -r8
   1ea68:	andeq	lr, r1, ip, lsl sp
   1ea6c:	andeq	lr, r1, r4, ror #30
   1ea70:	andeq	lr, r1, ip, lsl sp
   1ea74:	andeq	lr, r1, ip, lsl sp
   1ea78:	andeq	lr, r1, r4, ror #30
   1ea7c:	str	r5, [r6, #12]
   1ea80:	str	r7, [r6, #16]
   1ea84:	ldrb	r3, [r5, #1]
   1ea88:	ldr	r2, [sp, #16]
   1ea8c:	sub	r3, r3, #48	; 0x30
   1ea90:	cmp	r2, #0
   1ea94:	moveq	r2, #1
   1ea98:	str	r2, [sp, #16]
   1ea9c:	uxtb	r2, r3
   1eaa0:	cmp	r2, #9
   1eaa4:	bls	1ee88 <_ZdlPv@@Base+0x277c>
   1eaa8:	ldr	r4, [r6, #20]
   1eaac:	cmn	r4, #1
   1eab0:	beq	1ee44 <_ZdlPv@@Base+0x2738>
   1eab4:	ldr	r3, [sp, #8]
   1eab8:	ldr	sl, [fp, #4]
   1eabc:	cmp	r3, r4
   1eac0:	bls	1edac <_ZdlPv@@Base+0x26a0>
   1eac4:	ldr	r2, [fp]
   1eac8:	cmp	r2, r4
   1eacc:	bhi	1eae8 <_ZdlPv@@Base+0x23dc>
   1ead0:	sub	r1, sl, #16
   1ead4:	add	r2, r2, #1
   1ead8:	cmp	r2, r4
   1eadc:	str	r9, [r1, r2, lsl #4]
   1eae0:	bls	1ead4 <_ZdlPv@@Base+0x23c8>
   1eae4:	str	r2, [fp]
   1eae8:	ldr	r3, [sl, r4, lsl #4]
   1eaec:	cmp	r3, #0
   1eaf0:	bne	1f0f8 <_ZdlPv@@Base+0x29ec>
   1eaf4:	mov	r3, r7
   1eaf8:	mov	r2, #5
   1eafc:	str	r2, [sl, r4, lsl #4]
   1eb00:	ldrb	r4, [r3], #1
   1eb04:	mov	r5, r7
   1eb08:	cmp	r4, #46	; 0x2e
   1eb0c:	mov	r7, r3
   1eb10:	bne	1e8bc <_ZdlPv@@Base+0x21b0>
   1eb14:	ldrb	r3, [r5, #1]
   1eb18:	cmp	r3, #42	; 0x2a
   1eb1c:	bne	1ed64 <_ZdlPv@@Base+0x2658>
   1eb20:	add	r7, r5, #2
   1eb24:	str	r5, [r6, #24]
   1eb28:	str	r7, [r6, #28]
   1eb2c:	ldrb	r1, [r5, #2]
   1eb30:	ldr	r3, [sp, #28]
   1eb34:	sub	r1, r1, #48	; 0x30
   1eb38:	cmp	r3, #2
   1eb3c:	movcc	r3, #2
   1eb40:	str	r3, [sp, #28]
   1eb44:	uxtb	r3, r1
   1eb48:	cmp	r3, #9
   1eb4c:	bls	1f278 <_ZdlPv@@Base+0x2b6c>
   1eb50:	ldr	r4, [r6, #32]
   1eb54:	cmn	r4, #1
   1eb58:	beq	1f258 <_ZdlPv@@Base+0x2b4c>
   1eb5c:	ldr	r3, [sp, #8]
   1eb60:	ldr	sl, [fp, #4]
   1eb64:	cmp	r3, r4
   1eb68:	bls	1f17c <_ZdlPv@@Base+0x2a70>
   1eb6c:	ldr	r2, [fp]
   1eb70:	cmp	r2, r4
   1eb74:	bhi	1eb90 <_ZdlPv@@Base+0x2484>
   1eb78:	sub	r1, sl, #16
   1eb7c:	add	r2, r2, #1
   1eb80:	cmp	r2, r4
   1eb84:	str	r9, [r1, r2, lsl #4]
   1eb88:	bls	1eb7c <_ZdlPv@@Base+0x2470>
   1eb8c:	str	r2, [fp]
   1eb90:	ldr	r3, [sl, r4, lsl #4]
   1eb94:	cmp	r3, #0
   1eb98:	bne	1f1dc <_ZdlPv@@Base+0x2ad0>
   1eb9c:	mov	r3, #5
   1eba0:	str	r3, [sl, r4, lsl #4]
   1eba4:	mov	r5, r7
   1eba8:	ldrb	r4, [r7]
   1ebac:	b	1e8bc <_ZdlPv@@Base+0x21b0>
   1ebb0:	mov	r4, #99	; 0x63
   1ebb4:	mov	r3, #14
   1ebb8:	str	r3, [sp, #20]
   1ebbc:	cmn	r8, #1
   1ebc0:	strne	r8, [r6, #40]	; 0x28
   1ebc4:	beq	1f07c <_ZdlPv@@Base+0x2970>
   1ebc8:	ldr	r3, [sp, #8]
   1ebcc:	ldr	sl, [fp, #4]
   1ebd0:	cmp	r3, r8
   1ebd4:	bls	1f020 <_ZdlPv@@Base+0x2914>
   1ebd8:	ldr	r3, [fp]
   1ebdc:	cmp	r3, r8
   1ebe0:	bhi	1ebfc <_ZdlPv@@Base+0x24f0>
   1ebe4:	sub	r1, sl, #16
   1ebe8:	add	r3, r3, #1
   1ebec:	cmp	r3, r8
   1ebf0:	str	r9, [r1, r3, lsl #4]
   1ebf4:	bls	1ebe8 <_ZdlPv@@Base+0x24dc>
   1ebf8:	str	r3, [fp]
   1ebfc:	ldr	r3, [sl, r8, lsl #4]
   1ec00:	cmp	r3, #0
   1ec04:	bne	1f008 <_ZdlPv@@Base+0x28fc>
   1ec08:	ldr	r3, [sp, #20]
   1ec0c:	str	r3, [sl, r8, lsl #4]
   1ec10:	ldr	r3, [sp, #4]
   1ec14:	strb	r4, [r6, #36]	; 0x24
   1ec18:	ldr	r2, [sp, #24]
   1ec1c:	ldr	r4, [r3]
   1ec20:	str	r5, [r6, #4]
   1ec24:	add	r4, r4, #1
   1ec28:	cmp	r2, r4
   1ec2c:	str	r4, [r3]
   1ec30:	ldrhi	r3, [r3, #4]
   1ec34:	bhi	1e764 <_ZdlPv@@Base+0x2058>
   1ec38:	ldr	r3, [sp, #24]
   1ec3c:	cmp	r3, #0
   1ec40:	blt	1f360 <_ZdlPv@@Base+0x2c54>
   1ec44:	ldr	r3, [sp, #24]
   1ec48:	ldr	r2, [pc, #1872]	; 1f3a0 <_ZdlPv@@Base+0x2c94>
   1ec4c:	lsl	r5, r3, #1
   1ec50:	cmp	r5, r2
   1ec54:	bhi	1f360 <_ZdlPv@@Base+0x2c54>
   1ec58:	ldr	r2, [sp, #4]
   1ec5c:	add	r1, r3, r3, lsl #2
   1ec60:	ldr	r6, [r2, #4]
   1ec64:	add	r1, r3, r1, lsl #1
   1ec68:	ldr	r3, [sp, #36]	; 0x24
   1ec6c:	lsl	r1, r1, #3
   1ec70:	cmp	r3, r6
   1ec74:	beq	1ee0c <_ZdlPv@@Base+0x2700>
   1ec78:	mov	r0, r6
   1ec7c:	bl	10f00 <realloc@plt>
   1ec80:	subs	r3, r0, #0
   1ec84:	beq	1f360 <_ZdlPv@@Base+0x2c54>
   1ec88:	ldr	r2, [sp, #4]
   1ec8c:	ldm	r2, {r4, r6}
   1ec90:	ldr	r2, [sp, #36]	; 0x24
   1ec94:	cmp	r2, r6
   1ec98:	beq	1ee1c <_ZdlPv@@Base+0x2710>
   1ec9c:	ldr	r2, [sp, #4]
   1eca0:	str	r5, [sp, #24]
   1eca4:	str	r3, [r2, #4]
   1eca8:	b	1e764 <_ZdlPv@@Base+0x2058>
   1ecac:	mov	r2, r7
   1ecb0:	ldrb	r3, [r2, #1]!
   1ecb4:	sub	r1, r3, #48	; 0x30
   1ecb8:	cmp	r1, #9
   1ecbc:	bls	1ecb0 <_ZdlPv@@Base+0x25a4>
   1ecc0:	cmp	r3, #36	; 0x24
   1ecc4:	mvnne	r8, #0
   1ecc8:	bne	1e834 <_ZdlPv@@Base+0x2128>
   1eccc:	mov	r2, #0
   1ecd0:	b	1ecdc <_ZdlPv@@Base+0x25d0>
   1ecd4:	cmp	ip, #9
   1ecd8:	bhi	1f2e8 <_ZdlPv@@Base+0x2bdc>
   1ecdc:	ldr	r3, [pc, #1728]	; 1f3a4 <_ZdlPv@@Base+0x2c98>
   1ece0:	mov	r1, r5
   1ece4:	cmp	r2, r3
   1ece8:	addls	r2, r2, r2, lsl #2
   1ecec:	mvnhi	r3, #0
   1ecf0:	lslls	r3, r2, #1
   1ecf4:	ldrb	ip, [r5, #1]!
   1ecf8:	adds	r3, r0, r3
   1ecfc:	mov	r2, r3
   1ed00:	sub	r0, ip, #48	; 0x30
   1ed04:	uxtb	ip, r0
   1ed08:	bcc	1ecd4 <_ZdlPv@@Base+0x25c8>
   1ed0c:	cmp	ip, #9
   1ed10:	mvn	r3, #0
   1ed14:	mov	r1, r5
   1ed18:	bls	1ecf4 <_ZdlPv@@Base+0x25e8>
   1ed1c:	mov	sl, fp
   1ed20:	ldr	fp, [sp, #4]
   1ed24:	ldr	r3, [sl, #4]
   1ed28:	ldr	r2, [sp, #12]
   1ed2c:	cmp	r2, r3
   1ed30:	beq	1ed3c <_ZdlPv@@Base+0x2630>
   1ed34:	mov	r0, r3
   1ed38:	bl	10e88 <free@plt>
   1ed3c:	ldr	r0, [fp, #4]
   1ed40:	ldr	r3, [sp, #36]	; 0x24
   1ed44:	cmp	r3, r0
   1ed48:	beq	1ed50 <_ZdlPv@@Base+0x2644>
   1ed4c:	bl	10e88 <free@plt>
   1ed50:	bl	1105c <__errno_location@plt>
   1ed54:	mov	r3, #22
   1ed58:	mvn	r1, #0
   1ed5c:	str	r3, [r0]
   1ed60:	b	1e798 <_ZdlPv@@Base+0x208c>
   1ed64:	str	r5, [r6, #24]
   1ed68:	ldrb	r3, [r5, #1]
   1ed6c:	sub	r3, r3, #48	; 0x30
   1ed70:	cmp	r3, #9
   1ed74:	bhi	1f37c <_ZdlPv@@Base+0x2c70>
   1ed78:	ldrb	r3, [r7, #1]!
   1ed7c:	sub	r3, r3, #48	; 0x30
   1ed80:	cmp	r3, #9
   1ed84:	bls	1ed78 <_ZdlPv@@Base+0x266c>
   1ed88:	sub	r3, r7, r5
   1ed8c:	mov	r5, r7
   1ed90:	ldr	r2, [sp, #28]
   1ed94:	str	r7, [r6, #28]
   1ed98:	cmp	r2, r3
   1ed9c:	movcs	r3, r2
   1eda0:	ldrb	r4, [r7]
   1eda4:	str	r3, [sp, #28]
   1eda8:	b	1e8bc <_ZdlPv@@Base+0x21b0>
   1edac:	ldr	r3, [sp, #8]
   1edb0:	lsl	r3, r3, #1
   1edb4:	cmp	r3, r4
   1edb8:	str	r3, [sp, #8]
   1edbc:	addls	r3, r4, #1
   1edc0:	strls	r3, [sp, #8]
   1edc4:	ldr	r3, [sp, #8]
   1edc8:	cmn	r3, #-268435455	; 0xf0000001
   1edcc:	bhi	1f388 <_ZdlPv@@Base+0x2c7c>
   1edd0:	ldr	r2, [sp, #12]
   1edd4:	lsl	r1, r3, #4
   1edd8:	cmp	r2, sl
   1eddc:	beq	1f138 <_ZdlPv@@Base+0x2a2c>
   1ede0:	mov	r0, sl
   1ede4:	bl	10f00 <realloc@plt>
   1ede8:	ldr	r1, [fp, #4]
   1edec:	subs	sl, r0, #0
   1edf0:	beq	1f38c <_ZdlPv@@Base+0x2c80>
   1edf4:	ldr	r3, [sp, #12]
   1edf8:	ldr	r2, [fp]
   1edfc:	cmp	r3, r1
   1ee00:	beq	1f220 <_ZdlPv@@Base+0x2b14>
   1ee04:	str	sl, [fp, #4]
   1ee08:	b	1eac8 <_ZdlPv@@Base+0x23bc>
   1ee0c:	mov	r0, r1
   1ee10:	bl	10ffc <malloc@plt>
   1ee14:	subs	r3, r0, #0
   1ee18:	beq	1f234 <_ZdlPv@@Base+0x2b28>
   1ee1c:	add	r2, r4, r4, lsl #2
   1ee20:	mov	r0, r3
   1ee24:	add	r2, r4, r2, lsl #1
   1ee28:	mov	r1, r6
   1ee2c:	lsl	r2, r2, #2
   1ee30:	bl	10fe4 <memcpy@plt>
   1ee34:	ldr	r2, [sp, #4]
   1ee38:	ldr	r4, [r2]
   1ee3c:	mov	r3, r0
   1ee40:	b	1ec9c <_ZdlPv@@Base+0x2590>
   1ee44:	ldr	r3, [sp, #32]
   1ee48:	cmn	r3, #1
   1ee4c:	str	r3, [r6, #20]
   1ee50:	add	r3, r3, #1
   1ee54:	beq	1ed1c <_ZdlPv@@Base+0x2610>
   1ee58:	ldr	r4, [sp, #32]
   1ee5c:	str	r3, [sp, #32]
   1ee60:	b	1eab4 <_ZdlPv@@Base+0x23a8>
   1ee64:	cmp	r3, #15
   1ee68:	movgt	r3, #12
   1ee6c:	strgt	r3, [sp, #20]
   1ee70:	bgt	1ebbc <_ZdlPv@@Base+0x24b0>
   1ee74:	tst	r3, #4
   1ee78:	movne	r3, #12
   1ee7c:	moveq	r3, #11
   1ee80:	str	r3, [sp, #20]
   1ee84:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1ee88:	mov	r1, r7
   1ee8c:	ldrb	r2, [r1, #1]!
   1ee90:	sub	r0, r2, #48	; 0x30
   1ee94:	cmp	r0, #9
   1ee98:	bls	1ee8c <_ZdlPv@@Base+0x2780>
   1ee9c:	cmp	r2, #36	; 0x24
   1eea0:	bne	1eaa8 <_ZdlPv@@Base+0x239c>
   1eea4:	mov	r1, #0
   1eea8:	b	1eeb4 <_ZdlPv@@Base+0x27a8>
   1eeac:	cmp	ip, #9
   1eeb0:	bhi	1f330 <_ZdlPv@@Base+0x2c24>
   1eeb4:	ldr	r2, [pc, #1256]	; 1f3a4 <_ZdlPv@@Base+0x2c98>
   1eeb8:	mov	r0, r7
   1eebc:	cmp	r1, r2
   1eec0:	addls	r1, r1, r1, lsl #2
   1eec4:	mvnhi	r2, #0
   1eec8:	lslls	r2, r1, #1
   1eecc:	ldrb	ip, [r7, #1]!
   1eed0:	adds	r2, r3, r2
   1eed4:	mov	r1, r2
   1eed8:	sub	r3, ip, #48	; 0x30
   1eedc:	uxtb	ip, r3
   1eee0:	bcc	1eeac <_ZdlPv@@Base+0x27a0>
   1eee4:	cmp	ip, #9
   1eee8:	mvn	r2, #0
   1eeec:	mov	r0, r7
   1eef0:	bls	1eecc <_ZdlPv@@Base+0x27c0>
   1eef4:	b	1ed1c <_ZdlPv@@Base+0x2610>
   1eef8:	cmp	r3, #7
   1eefc:	movgt	r3, #16
   1ef00:	movle	r3, #15
   1ef04:	str	r3, [sp, #20]
   1ef08:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef0c:	cmp	r3, #15
   1ef10:	bgt	1f208 <_ZdlPv@@Base+0x2afc>
   1ef14:	tst	r3, #4
   1ef18:	bne	1f208 <_ZdlPv@@Base+0x2afc>
   1ef1c:	cmp	r3, #7
   1ef20:	movgt	r3, #7
   1ef24:	strgt	r3, [sp, #20]
   1ef28:	bgt	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef2c:	tst	r3, #2
   1ef30:	movne	r3, #1
   1ef34:	strne	r3, [sp, #20]
   1ef38:	bne	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef3c:	tst	r3, #1
   1ef40:	movne	r3, #3
   1ef44:	moveq	r3, #5
   1ef48:	str	r3, [sp, #20]
   1ef4c:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef50:	cmp	r3, #7
   1ef54:	movgt	r3, #14
   1ef58:	movle	r3, #13
   1ef5c:	str	r3, [sp, #20]
   1ef60:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef64:	cmp	r3, #15
   1ef68:	bgt	1f1fc <_ZdlPv@@Base+0x2af0>
   1ef6c:	tst	r3, #4
   1ef70:	bne	1f1fc <_ZdlPv@@Base+0x2af0>
   1ef74:	cmp	r3, #7
   1ef78:	movgt	r3, #8
   1ef7c:	strgt	r3, [sp, #20]
   1ef80:	bgt	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef84:	tst	r3, #2
   1ef88:	movne	r3, #2
   1ef8c:	strne	r3, [sp, #20]
   1ef90:	bne	1ebbc <_ZdlPv@@Base+0x24b0>
   1ef94:	tst	r3, #1
   1ef98:	movne	r3, #4
   1ef9c:	moveq	r3, #6
   1efa0:	str	r3, [sp, #20]
   1efa4:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1efa8:	mov	r3, #16
   1efac:	str	r3, [sp, #20]
   1efb0:	mov	r4, #115	; 0x73
   1efb4:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1efb8:	mov	r3, #17
   1efbc:	str	r3, [sp, #20]
   1efc0:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1efc4:	cmp	r3, #15
   1efc8:	bgt	1f1f0 <_ZdlPv@@Base+0x2ae4>
   1efcc:	tst	r3, #4
   1efd0:	bne	1f1f0 <_ZdlPv@@Base+0x2ae4>
   1efd4:	cmp	r3, #7
   1efd8:	movgt	r3, #21
   1efdc:	strgt	r3, [sp, #20]
   1efe0:	bgt	1ebbc <_ZdlPv@@Base+0x24b0>
   1efe4:	tst	r3, #2
   1efe8:	movne	r3, #18
   1efec:	strne	r3, [sp, #20]
   1eff0:	bne	1ebbc <_ZdlPv@@Base+0x24b0>
   1eff4:	tst	r3, #1
   1eff8:	movne	r3, #19
   1effc:	moveq	r3, #20
   1f000:	str	r3, [sp, #20]
   1f004:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1f008:	ldr	r2, [sp, #20]
   1f00c:	cmp	r3, r2
   1f010:	beq	1ec10 <_ZdlPv@@Base+0x2504>
   1f014:	mov	r3, sl
   1f018:	ldr	fp, [sp, #4]
   1f01c:	b	1ed28 <_ZdlPv@@Base+0x261c>
   1f020:	ldr	r3, [sp, #8]
   1f024:	lsl	r3, r3, #1
   1f028:	cmp	r3, r8
   1f02c:	str	r3, [sp, #8]
   1f030:	addls	r3, r8, #1
   1f034:	strls	r3, [sp, #8]
   1f038:	ldr	r3, [sp, #8]
   1f03c:	cmn	r3, #-268435455	; 0xf0000001
   1f040:	bhi	1f388 <_ZdlPv@@Base+0x2c7c>
   1f044:	ldr	r2, [sp, #12]
   1f048:	lsl	r1, r3, #4
   1f04c:	cmp	r2, sl
   1f050:	beq	1f10c <_ZdlPv@@Base+0x2a00>
   1f054:	mov	r0, sl
   1f058:	bl	10f00 <realloc@plt>
   1f05c:	subs	sl, r0, #0
   1f060:	beq	1f360 <_ZdlPv@@Base+0x2c54>
   1f064:	ldr	r3, [fp, #4]
   1f068:	ldr	r2, [sp, #12]
   1f06c:	cmp	r2, r3
   1f070:	beq	1f394 <_ZdlPv@@Base+0x2c88>
   1f074:	str	sl, [fp, #4]
   1f078:	b	1ebd8 <_ZdlPv@@Base+0x24cc>
   1f07c:	ldr	r3, [sp, #32]
   1f080:	cmn	r3, #1
   1f084:	str	r3, [r6, #40]	; 0x28
   1f088:	add	r3, r3, #1
   1f08c:	beq	1ed1c <_ZdlPv@@Base+0x2610>
   1f090:	ldr	r8, [sp, #32]
   1f094:	str	r3, [sp, #32]
   1f098:	b	1ebc8 <_ZdlPv@@Base+0x24bc>
   1f09c:	str	r5, [r6, #12]
   1f0a0:	ldrb	r3, [r5]
   1f0a4:	sub	r3, r3, #48	; 0x30
   1f0a8:	cmp	r3, #9
   1f0ac:	bhi	1f0ec <_ZdlPv@@Base+0x29e0>
   1f0b0:	mov	r7, r5
   1f0b4:	b	1f0bc <_ZdlPv@@Base+0x29b0>
   1f0b8:	mov	r7, r2
   1f0bc:	ldrb	r3, [r7, #1]
   1f0c0:	add	r2, r7, #1
   1f0c4:	sub	r3, r3, #48	; 0x30
   1f0c8:	cmp	r3, #9
   1f0cc:	bls	1f0b8 <_ZdlPv@@Base+0x29ac>
   1f0d0:	ldr	r3, [sp, #16]
   1f0d4:	sub	r5, r2, r5
   1f0d8:	cmp	r3, r5
   1f0dc:	movcc	r3, r5
   1f0e0:	add	r7, r7, #2
   1f0e4:	mov	r5, r2
   1f0e8:	str	r3, [sp, #16]
   1f0ec:	str	r5, [r6, #16]
   1f0f0:	ldrb	r4, [r5]
   1f0f4:	b	1e8b4 <_ZdlPv@@Base+0x21a8>
   1f0f8:	cmp	r3, #5
   1f0fc:	bne	1f014 <_ZdlPv@@Base+0x2908>
   1f100:	mov	r5, r7
   1f104:	ldrb	r4, [r7], #1
   1f108:	b	1e8b4 <_ZdlPv@@Base+0x21a8>
   1f10c:	mov	r0, r1
   1f110:	bl	10ffc <malloc@plt>
   1f114:	subs	r3, r0, #0
   1f118:	beq	1f148 <_ZdlPv@@Base+0x2a3c>
   1f11c:	ldr	r2, [fp]
   1f120:	mov	r1, sl
   1f124:	mov	r0, r3
   1f128:	lsl	r2, r2, #4
   1f12c:	bl	10fe4 <memcpy@plt>
   1f130:	mov	sl, r0
   1f134:	b	1f074 <_ZdlPv@@Base+0x2968>
   1f138:	mov	r0, r1
   1f13c:	bl	10ffc <malloc@plt>
   1f140:	cmp	r0, #0
   1f144:	bne	1f214 <_ZdlPv@@Base+0x2b08>
   1f148:	ldr	fp, [sp, #4]
   1f14c:	ldr	r0, [fp, #4]
   1f150:	ldr	r3, [sp, #36]	; 0x24
   1f154:	cmp	r3, r0
   1f158:	beq	1f160 <_ZdlPv@@Base+0x2a54>
   1f15c:	bl	10e88 <free@plt>
   1f160:	bl	1105c <__errno_location@plt>
   1f164:	mov	r3, #12
   1f168:	mvn	r1, #0
   1f16c:	str	r3, [r0]
   1f170:	mov	r0, r1
   1f174:	add	sp, sp, #44	; 0x2c
   1f178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f17c:	ldr	r3, [sp, #8]
   1f180:	lsl	r3, r3, #1
   1f184:	cmp	r3, r4
   1f188:	str	r3, [sp, #8]
   1f18c:	addls	r3, r4, #1
   1f190:	strls	r3, [sp, #8]
   1f194:	ldr	r3, [sp, #8]
   1f198:	cmn	r3, #-268435455	; 0xf0000001
   1f19c:	bhi	1f388 <_ZdlPv@@Base+0x2c7c>
   1f1a0:	ldr	r2, [sp, #12]
   1f1a4:	lsl	r1, r3, #4
   1f1a8:	cmp	r2, sl
   1f1ac:	beq	1f300 <_ZdlPv@@Base+0x2bf4>
   1f1b0:	mov	r0, sl
   1f1b4:	bl	10f00 <realloc@plt>
   1f1b8:	ldr	r1, [fp, #4]
   1f1bc:	subs	sl, r0, #0
   1f1c0:	beq	1f38c <_ZdlPv@@Base+0x2c80>
   1f1c4:	ldr	r3, [sp, #12]
   1f1c8:	ldr	r2, [fp]
   1f1cc:	cmp	r3, r1
   1f1d0:	beq	1f31c <_ZdlPv@@Base+0x2c10>
   1f1d4:	str	sl, [fp, #4]
   1f1d8:	b	1eb70 <_ZdlPv@@Base+0x2464>
   1f1dc:	cmp	r3, #5
   1f1e0:	bne	1f014 <_ZdlPv@@Base+0x2908>
   1f1e4:	ldrb	r4, [r7]
   1f1e8:	mov	r5, r7
   1f1ec:	b	1e8bc <_ZdlPv@@Base+0x21b0>
   1f1f0:	mov	r3, #22
   1f1f4:	str	r3, [sp, #20]
   1f1f8:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1f1fc:	mov	r3, #10
   1f200:	str	r3, [sp, #20]
   1f204:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1f208:	mov	r3, #9
   1f20c:	str	r3, [sp, #20]
   1f210:	b	1ebbc <_ZdlPv@@Base+0x24b0>
   1f214:	ldr	r2, [fp]
   1f218:	ldr	r1, [sp, #12]
   1f21c:	mov	sl, r0
   1f220:	lsl	r2, r2, #4
   1f224:	mov	r0, sl
   1f228:	bl	10fe4 <memcpy@plt>
   1f22c:	ldr	r2, [fp]
   1f230:	b	1ee04 <_ZdlPv@@Base+0x26f8>
   1f234:	mov	sl, fp
   1f238:	ldr	r3, [sp, #12]
   1f23c:	ldr	r1, [sl, #4]
   1f240:	ldr	fp, [sp, #4]
   1f244:	cmp	r3, r1
   1f248:	beq	1f160 <_ZdlPv@@Base+0x2a54>
   1f24c:	mov	r0, r1
   1f250:	bl	10e88 <free@plt>
   1f254:	b	1f14c <_ZdlPv@@Base+0x2a40>
   1f258:	ldr	r3, [sp, #32]
   1f25c:	cmn	r3, #1
   1f260:	str	r3, [r6, #32]
   1f264:	add	r3, r3, #1
   1f268:	beq	1ed1c <_ZdlPv@@Base+0x2610>
   1f26c:	ldr	r4, [sp, #32]
   1f270:	str	r3, [sp, #32]
   1f274:	b	1eb5c <_ZdlPv@@Base+0x2450>
   1f278:	mov	r2, r7
   1f27c:	ldrb	r3, [r2, #1]!
   1f280:	sub	r0, r3, #48	; 0x30
   1f284:	cmp	r0, #9
   1f288:	bls	1f27c <_ZdlPv@@Base+0x2b70>
   1f28c:	cmp	r3, #36	; 0x24
   1f290:	bne	1eb50 <_ZdlPv@@Base+0x2444>
   1f294:	mov	r2, #0
   1f298:	b	1f2a4 <_ZdlPv@@Base+0x2b98>
   1f29c:	cmp	ip, #9
   1f2a0:	bhi	1f348 <_ZdlPv@@Base+0x2c3c>
   1f2a4:	ldr	r3, [pc, #248]	; 1f3a4 <_ZdlPv@@Base+0x2c98>
   1f2a8:	mov	r0, r7
   1f2ac:	cmp	r2, r3
   1f2b0:	addls	r2, r2, r2, lsl #2
   1f2b4:	mvnhi	r3, #0
   1f2b8:	lslls	r3, r2, #1
   1f2bc:	ldrb	ip, [r7, #1]!
   1f2c0:	adds	r3, r1, r3
   1f2c4:	mov	r2, r3
   1f2c8:	sub	r1, ip, #48	; 0x30
   1f2cc:	uxtb	ip, r1
   1f2d0:	bcc	1f29c <_ZdlPv@@Base+0x2b90>
   1f2d4:	cmp	ip, #9
   1f2d8:	mvn	r3, #0
   1f2dc:	mov	r0, r7
   1f2e0:	bls	1f2bc <_ZdlPv@@Base+0x2bb0>
   1f2e4:	b	1ed1c <_ZdlPv@@Base+0x2610>
   1f2e8:	sub	r8, r3, #1
   1f2ec:	cmn	r8, #3
   1f2f0:	bhi	1ed1c <_ZdlPv@@Base+0x2610>
   1f2f4:	add	r5, r1, #2
   1f2f8:	ldrb	r4, [r1, #2]
   1f2fc:	b	1e834 <_ZdlPv@@Base+0x2128>
   1f300:	mov	r0, r1
   1f304:	bl	10ffc <malloc@plt>
   1f308:	cmp	r0, #0
   1f30c:	beq	1f148 <_ZdlPv@@Base+0x2a3c>
   1f310:	ldr	r2, [fp]
   1f314:	ldr	r1, [sp, #12]
   1f318:	mov	sl, r0
   1f31c:	lsl	r2, r2, #4
   1f320:	mov	r0, sl
   1f324:	bl	10fe4 <memcpy@plt>
   1f328:	ldr	r2, [fp]
   1f32c:	b	1f1d4 <_ZdlPv@@Base+0x2ac8>
   1f330:	sub	r4, r2, #1
   1f334:	cmn	r4, #3
   1f338:	bhi	1ed1c <_ZdlPv@@Base+0x2610>
   1f33c:	str	r4, [r6, #20]
   1f340:	add	r7, r0, #2
   1f344:	b	1eab4 <_ZdlPv@@Base+0x23a8>
   1f348:	sub	r4, r3, #1
   1f34c:	cmn	r4, #3
   1f350:	bhi	1ed1c <_ZdlPv@@Base+0x2610>
   1f354:	str	r4, [r6, #32]
   1f358:	add	r7, r0, #2
   1f35c:	b	1eb5c <_ZdlPv@@Base+0x2450>
   1f360:	mov	sl, fp
   1f364:	ldr	fp, [sp, #4]
   1f368:	ldr	r1, [sl, #4]
   1f36c:	ldr	r3, [sp, #12]
   1f370:	cmp	r3, r1
   1f374:	bne	1f24c <_ZdlPv@@Base+0x2b40>
   1f378:	b	1f14c <_ZdlPv@@Base+0x2a40>
   1f37c:	mov	r5, r7
   1f380:	mov	r3, #1
   1f384:	b	1ed90 <_ZdlPv@@Base+0x2684>
   1f388:	mov	r1, sl
   1f38c:	ldr	fp, [sp, #4]
   1f390:	b	1f36c <_ZdlPv@@Base+0x2c60>
   1f394:	mov	r3, sl
   1f398:	mov	sl, r2
   1f39c:	b	1f11c <_ZdlPv@@Base+0x2a10>
   1f3a0:	ldrbeq	r7, [r1, #1117]	; 0x45d
   1f3a4:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   1f3a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f3ac:	mov	r7, r0
   1f3b0:	ldr	r6, [pc, #72]	; 1f400 <_ZdlPv@@Base+0x2cf4>
   1f3b4:	ldr	r5, [pc, #72]	; 1f404 <_ZdlPv@@Base+0x2cf8>
   1f3b8:	add	r6, pc, r6
   1f3bc:	add	r5, pc, r5
   1f3c0:	sub	r6, r6, r5
   1f3c4:	mov	r8, r1
   1f3c8:	mov	r9, r2
   1f3cc:	bl	10e44 <__aeabi_atexit@plt-0x20>
   1f3d0:	asrs	r6, r6, #2
   1f3d4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f3d8:	mov	r4, #0
   1f3dc:	add	r4, r4, #1
   1f3e0:	ldr	r3, [r5], #4
   1f3e4:	mov	r2, r9
   1f3e8:	mov	r1, r8
   1f3ec:	mov	r0, r7
   1f3f0:	blx	r3
   1f3f4:	cmp	r6, r4
   1f3f8:	bne	1f3dc <_ZdlPv@@Base+0x2cd0>
   1f3fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f400:	ldrdeq	r3, [r1], -ip
   1f404:	andeq	r3, r1, ip, lsr #19
   1f408:	bx	lr

Disassembly of section .fini:

0001f40c <.fini>:
   1f40c:	push	{r3, lr}
   1f410:	pop	{r3, pc}
