
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-51-17/tmp/49f3c87fefeb43aa93977342d069efda.bb.v
Parsing SystemVerilog input from `/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-51-17/tmp/49f3c87fefeb43aa93977342d069efda.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_pe.v
Parsing SystemVerilog input from `/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_pe.v' to AST representation.
Storing AST representation for module `$abstract\viterbi_pe'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v
Parsing SystemVerilog input from `/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v' to AST representation.
Storing AST representation for module `$abstract\viterbi_top'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

5. Executing AST frontend in derive mode using pre-parsed AST for module `\viterbi_top'.
Generating RTLIL representation for module `\viterbi_top'.

5.1. Analyzing design hierarchy..
Top module:  \viterbi_top

5.2. Analyzing design hierarchy..
Top module:  \viterbi_top
Removing unused module `$abstract\viterbi_top'.
Removing unused module `$abstract\viterbi_pe'.
Removed 2 unused modules.
Renaming module viterbi_top to viterbi_top.

6. Executing PROC pass (convert processes to netlists).

6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2 in module viterbi_top.
Marked 25 switch rules as full_case in process $proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2 in module viterbi_top.
Removed a total of 1 dead cases.

6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 9 assignments to connections.

6.4. Executing PROC_INIT pass (extract init attributes).

6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.

6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~28 debug messages>

6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
     1/87: $6$unnamed_block$1.new_psi_2[1:0]$103
     2/87: $6$unnamed_block$1.new_delta_2[15:0]$102
     3/87: $5$unnamed_block$1.new_psi_2[1:0]$98
     4/87: $5$unnamed_block$1.new_delta_2[15:0]$97
     5/87: $6$unnamed_block$1.new_psi_1[1:0]$91
     6/87: $6$unnamed_block$1.new_delta_1[15:0]$90
     7/87: $5$unnamed_block$1.new_psi_1[1:0]$86
     8/87: $5$unnamed_block$1.new_delta_1[15:0]$85
     9/87: $6$unnamed_block$1.new_psi_0[1:0]$79
    10/87: $6$unnamed_block$1.new_delta_0[15:0]$78
    11/87: $5$unnamed_block$1.new_psi_0[1:0]$74
    12/87: $5$unnamed_block$1.new_delta_0[15:0]$73
    13/87: $5$unnamed_block$1.emission_2[15:0]$69
    14/87: $5$unnamed_block$1.emission_1[15:0]$68
    15/87: $5$unnamed_block$1.emission_0[15:0]$67
    16/87: $4$unnamed_block$1.new_delta_2[15:0]$60
    17/87: $4$unnamed_block$1.new_psi_2[1:0]$63
    18/87: $4$unnamed_block$1.new_delta_1[15:0]$59
    19/87: $4$unnamed_block$1.new_psi_1[1:0]$62
    20/87: $4$unnamed_block$1.new_delta_0[15:0]$58
    21/87: $4$unnamed_block$1.new_psi_0[1:0]$61
    22/87: $4$unnamed_block$1.emission_2[15:0]$66
    23/87: $4$unnamed_block$1.emission_1[15:0]$65
    24/87: $4$unnamed_block$1.emission_0[15:0]$64
    25/87: $3$unnamed_block$1.emission_2[15:0]$52
    26/87: $3$unnamed_block$1.emission_1[15:0]$51
    27/87: $3$unnamed_block$1.emission_0[15:0]$50
    28/87: $3$unnamed_block$1.new_psi_2[1:0]$49
    29/87: $3$unnamed_block$1.new_psi_1[1:0]$48
    30/87: $3$unnamed_block$1.new_psi_0[1:0]$47
    31/87: $3$unnamed_block$1.new_delta_2[15:0]$46
    32/87: $3$unnamed_block$1.new_delta_1[15:0]$45
    33/87: $3$unnamed_block$1.new_delta_0[15:0]$44
    34/87: $2$unnamed_block$1.emission_2[15:0]$30
    35/87: $2$unnamed_block$1.emission_1[15:0]$29
    36/87: $2$unnamed_block$1.emission_0[15:0]$28
    37/87: $2$unnamed_block$1.new_psi_2[1:0]$27
    38/87: $2$unnamed_block$1.new_psi_1[1:0]$26
    39/87: $2$unnamed_block$1.new_psi_0[1:0]$25
    40/87: $2$unnamed_block$1.new_delta_2[15:0]$24
    41/87: $2$unnamed_block$1.new_delta_1[15:0]$23
    42/87: $2$unnamed_block$1.new_delta_0[15:0]$22
    43/87: $1$unnamed_block$1.emission_2[15:0]$21
    44/87: $1$unnamed_block$1.emission_1[15:0]$20
    45/87: $1$unnamed_block$1.emission_0[15:0]$19
    46/87: $1$unnamed_block$1.new_psi_2[1:0]$18
    47/87: $1$unnamed_block$1.new_psi_1[1:0]$17
    48/87: $1$unnamed_block$1.new_psi_0[1:0]$16
    49/87: $1$unnamed_block$1.new_delta_2[15:0]$15
    50/87: $1$unnamed_block$1.new_delta_1[15:0]$14
    51/87: $1$unnamed_block$1.new_delta_0[15:0]$13
    52/87: $0\psi_7_2[1:0]
    53/87: $0\psi_7_1[1:0]
    54/87: $0\psi_7_0[1:0]
    55/87: $0\psi_6_2[1:0]
    56/87: $0\psi_6_1[1:0]
    57/87: $0\psi_6_0[1:0]
    58/87: $0\psi_5_2[1:0]
    59/87: $0\psi_5_1[1:0]
    60/87: $0\psi_5_0[1:0]
    61/87: $0\psi_4_2[1:0]
    62/87: $0\psi_4_1[1:0]
    63/87: $0\psi_4_0[1:0]
    64/87: $0\psi_3_2[1:0]
    65/87: $0\psi_3_1[1:0]
    66/87: $0\psi_3_0[1:0]
    67/87: $0\psi_2_2[1:0]
    68/87: $0\psi_2_1[1:0]
    69/87: $0\psi_2_0[1:0]
    70/87: $0\psi_1_2[1:0]
    71/87: $0\psi_1_1[1:0]
    72/87: $0\psi_1_0[1:0]
    73/87: $0\delta_2[15:0]
    74/87: $0\delta_1[15:0]
    75/87: $0\delta_0[15:0]
    76/87: $0\back_t[2:0]
    77/87: $0\t[2:0]
    78/87: $0\state[1:0]
    79/87: $0\done[0:0]
    80/87: $0\path_7[1:0]
    81/87: $0\path_6[1:0]
    82/87: $0\path_5[1:0]
    83/87: $0\path_4[1:0]
    84/87: $0\path_3[1:0]
    85/87: $0\path_2[1:0]
    86/87: $0\path_1[1:0]
    87/87: $0\path_0[1:0]

6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\viterbi_top.\path_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1275' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1280' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1285' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_3' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1290' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_4' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1295' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_5' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1300' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_6' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1305' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\path_7' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1310' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\done' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1315' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\state' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1320' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\t' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1325' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\back_t' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1330' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\delta_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1335' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\delta_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1340' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\delta_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1345' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_1_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1350' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_1_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1355' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_1_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1360' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_2_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1365' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_2_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1370' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_2_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1375' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_3_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1380' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_3_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1385' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_3_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1390' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_4_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1395' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_4_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1400' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_4_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1405' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_5_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1410' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_5_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1415' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_5_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1420' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_6_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1425' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_6_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1430' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_6_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1435' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_7_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1440' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_7_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1445' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.\psi_7_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $adff cell `$procdff$1450' with positive edge clock and positive level reset.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_delta_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_delta_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_delta_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_psi_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_psi_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.new_psi_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.emission_0' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.emission_1' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\viterbi_top.$unnamed_block$1.emission_2' using process `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
  created $dff cell `$procdff$1513' with positive edge clock.

6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 28 empty switches in `\viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
Removing empty process `viterbi_top.$proc$/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_top.v:62$2'.
Cleaned up 28 empty switches.

6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module viterbi_top.
<suppressed ~119 debug messages>

7. Executing FLATTEN pass (flatten design).

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \viterbi_top..
Removed 173 unused cells and 477 unused wires.
<suppressed ~174 debug messages>
