<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › xilinx › xilinx_axienet_mdio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>xilinx_axienet_mdio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * MDIO bus driver for the Xilinx Axi Ethernet device</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009 Secret Lab Technologies, Ltd.</span>
<span class="cm"> * Copyright (c) 2010 - 2011 Michal Simek &lt;monstr@monstr.eu&gt;</span>
<span class="cm"> * Copyright (c) 2010 - 2011 PetaLogix</span>
<span class="cm"> * Copyright (c) 2010 - 2012 Xilinx, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_mdio.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>

<span class="cp">#include &quot;xilinx_axienet.h&quot;</span>

<span class="cp">#define MAX_MDIO_FREQ		2500000 </span><span class="cm">/* 2.5 MHz */</span><span class="cp"></span>
<span class="cp">#define DEFAULT_CLOCK_DIVISOR	XAE_MDIO_DIV_DFT</span>

<span class="cm">/* Wait till MDIO interface is ready to accept a new transaction.*/</span>
<span class="kt">int</span> <span class="nf">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MCR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span>
		 <span class="n">XAE_MDIO_MCR_READY_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">jiffies</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_mdio_read - MDIO interface read function</span>
<span class="cm"> * @bus:	Pointer to mii bus structure</span>
<span class="cm"> * @phy_id:	Address of the PHY device</span>
<span class="cm"> * @reg:	PHY register to read</span>
<span class="cm"> *</span>
<span class="cm"> * returns:	The register contents on success, -ETIMEDOUT on a timeout</span>
<span class="cm"> *</span>
<span class="cm"> * Reads the contents of the requested register from the requested PHY</span>
<span class="cm"> * address by first writing the details into MCR register. After a while</span>
<span class="cm"> * the register MRD is read to obtain the PHY register content.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_mdio_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">mii_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MCR_OFFSET</span><span class="p">,</span>
		    <span class="p">(((</span><span class="n">phy_id</span> <span class="o">&lt;&lt;</span> <span class="n">XAE_MDIO_MCR_PHYAD_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">XAE_MDIO_MCR_PHYAD_MASK</span><span class="p">)</span> <span class="o">|</span>
		     <span class="p">((</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="n">XAE_MDIO_MCR_REGAD_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">XAE_MDIO_MCR_REGAD_MASK</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">XAE_MDIO_MCR_INITIATE_MASK</span> <span class="o">|</span>
		     <span class="n">XAE_MDIO_MCR_OP_READ_MASK</span><span class="p">));</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">axienet_ior</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MRD_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000FFFF</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_mdio_read(phy_id=%i, reg=%x) == %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">phy_id</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">rc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_mdio_write - MDIO interface write function</span>
<span class="cm"> * @bus:	Pointer to mii bus structure</span>
<span class="cm"> * @phy_id:	Address of the PHY device</span>
<span class="cm"> * @reg:	PHY register to write to</span>
<span class="cm"> * @val:	Value to be written into the register</span>
<span class="cm"> *</span>
<span class="cm"> * returns:	0 on success, -ETIMEDOUT on a timeout</span>
<span class="cm"> *</span>
<span class="cm"> * Writes the value to the requested register by first writing the value</span>
<span class="cm"> * into MWD register. The the MCR register is then appropriately setup</span>
<span class="cm"> * to finish the write operation.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">axienet_mdio_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">mii_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axienet_mdio_write(phy_id=%i, reg=%x, val=%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">phy_id</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MWD_OFFSET</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MCR_OFFSET</span><span class="p">,</span>
		    <span class="p">(((</span><span class="n">phy_id</span> <span class="o">&lt;&lt;</span> <span class="n">XAE_MDIO_MCR_PHYAD_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">XAE_MDIO_MCR_PHYAD_MASK</span><span class="p">)</span> <span class="o">|</span>
		     <span class="p">((</span><span class="n">reg</span> <span class="o">&lt;&lt;</span> <span class="n">XAE_MDIO_MCR_REGAD_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">XAE_MDIO_MCR_REGAD_MASK</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">XAE_MDIO_MCR_INITIATE_MASK</span> <span class="o">|</span>
		     <span class="n">XAE_MDIO_MCR_OP_WRITE_MASK</span><span class="p">));</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_mdio_setup - MDIO setup function</span>
<span class="cm"> * @lp:		Pointer to axienet local data structure.</span>
<span class="cm"> * @np:		Pointer to device node</span>
<span class="cm"> *</span>
<span class="cm"> * returns:	0 on success, -ETIMEDOUT on a timeout, -ENOMEM when</span>
<span class="cm"> *		mdiobus_alloc (to allocate memory for mii bus structure) fails.</span>
<span class="cm"> *</span>
<span class="cm"> * Sets up the MDIO interface by initializing the MDIO clock and enabling the</span>
<span class="cm"> * MDIO interface in hardware. Register the MDIO interface.</span>
<span class="cm"> **/</span>
<span class="kt">int</span> <span class="nf">axienet_mdio_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clk_div</span><span class="p">,</span> <span class="n">host_clock</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">property_p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mii_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np1</span><span class="p">;</span>

	<span class="cm">/* clk_div can be calculated by deriving it from the equation:</span>
<span class="cm">	 * fMDIO = fHOST / ((1 + clk_div) * 2)</span>
<span class="cm">	 *</span>
<span class="cm">	 * Where fMDIO &lt;= 2500000, so we get:</span>
<span class="cm">	 * fHOST / ((1 + clk_div) * 2) &lt;= 2500000</span>
<span class="cm">	 *</span>
<span class="cm">	 * Then we get:</span>
<span class="cm">	 * 1 / ((1 + clk_div) * 2) &lt;= (2500000 / fHOST)</span>
<span class="cm">	 *</span>
<span class="cm">	 * Then we get:</span>
<span class="cm">	 * 1 / (1 + clk_div) &lt;= ((2500000 * 2) / fHOST)</span>
<span class="cm">	 *</span>
<span class="cm">	 * Then we get:</span>
<span class="cm">	 * 1 / (1 + clk_div) &lt;= (5000000 / fHOST)</span>
<span class="cm">	 *</span>
<span class="cm">	 * So:</span>
<span class="cm">	 * (1 + clk_div) &gt;= (fHOST / 5000000)</span>
<span class="cm">	 *</span>
<span class="cm">	 * And finally:</span>
<span class="cm">	 * clk_div &gt;= (fHOST / 5000000) - 1</span>
<span class="cm">	 *</span>
<span class="cm">	 * fHOST can be read from the flattened device tree as property</span>
<span class="cm">	 * &quot;clock-frequency&quot; from the CPU</span>
<span class="cm">	 */</span>

	<span class="n">np1</span> <span class="o">=</span> <span class="n">of_find_node_by_name</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s(): Could not find CPU device node.&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Setting MDIO clock divisor to &quot;</span>
		       <span class="s">&quot;default %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DEFAULT_CLOCK_DIVISOR</span><span class="p">);</span>
		<span class="n">clk_div</span> <span class="o">=</span> <span class="n">DEFAULT_CLOCK_DIVISOR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">issue</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">property_p</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np1</span><span class="p">,</span> <span class="s">&quot;clock-frequency&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">property_p</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s(): Could not find CPU property: &quot;</span>
		       <span class="s">&quot;clock-frequency.&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Setting MDIO clock divisor to &quot;</span>
		       <span class="s">&quot;default %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DEFAULT_CLOCK_DIVISOR</span><span class="p">);</span>
		<span class="n">clk_div</span> <span class="o">=</span> <span class="n">DEFAULT_CLOCK_DIVISOR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">issue</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">host_clock</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">property_p</span><span class="p">);</span>
	<span class="n">clk_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">host_clock</span> <span class="o">/</span> <span class="p">(</span><span class="n">MAX_MDIO_FREQ</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* If there is any remainder from the division of</span>
<span class="cm">	 * fHOST / (MAX_MDIO_FREQ * 2), then we need to add</span>
<span class="cm">	 * 1 to the clock divisor or we will surely be above 2.5 MHz */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">host_clock</span> <span class="o">%</span> <span class="p">(</span><span class="n">MAX_MDIO_FREQ</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span>
		<span class="n">clk_div</span><span class="o">++</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s(): Setting MDIO clock divisor to %u based &quot;</span>
	       <span class="s">&quot;on %u Hz host clock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">clk_div</span><span class="p">,</span> <span class="n">host_clock</span><span class="p">);</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np1</span><span class="p">);</span>
<span class="nl">issue:</span>
	<span class="n">axienet_iow</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span> <span class="n">XAE_MDIO_MC_OFFSET</span><span class="p">,</span>
		    <span class="p">(((</span><span class="n">u32</span><span class="p">)</span> <span class="n">clk_div</span><span class="p">)</span> <span class="o">|</span> <span class="n">XAE_MDIO_MC_MDIOEN_MASK</span><span class="p">));</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">axienet_mdio_wait_until_ready</span><span class="p">(</span><span class="n">lp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">bus</span> <span class="o">=</span> <span class="n">mdiobus_alloc</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bus</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">np1</span> <span class="o">=</span> <span class="n">of_get_parent</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">phy_node</span><span class="p">);</span>
	<span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">np1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">MII_BUS_ID_SIZE</span><span class="p">,</span> <span class="s">&quot;%.8llx&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">);</span>

	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">lp</span><span class="p">;</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Xilinx Axi Ethernet MDIO&quot;</span><span class="p">;</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">=</span> <span class="n">axienet_mdio_read</span><span class="p">;</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">=</span> <span class="n">axienet_mdio_write</span><span class="p">;</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">lp</span><span class="o">-&gt;</span><span class="n">mdio_irqs</span><span class="p">;</span> <span class="cm">/* preallocated IRQ table */</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">mii_bus</span> <span class="o">=</span> <span class="n">bus</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_mdiobus_register</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">np1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdiobus_free</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * axienet_mdio_teardown - MDIO remove function</span>
<span class="cm"> * @lp:		Pointer to axienet local data structure.</span>
<span class="cm"> *</span>
<span class="cm"> * Unregisters the MDIO and frees any associate memory for mii bus.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">axienet_mdio_teardown</span><span class="p">(</span><span class="k">struct</span> <span class="n">axienet_local</span> <span class="o">*</span><span class="n">lp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mdiobus_unregister</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">mii_bus</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">mii_bus</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">mdiobus_free</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">mii_bus</span><span class="p">);</span>
	<span class="n">lp</span><span class="o">-&gt;</span><span class="n">mii_bus</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
