- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [LLVM Backend for RISC-V easy start](https://discourse.llvm.org/t/llvm-backend-for-risc-v-easy-start/61508#post_8)
- [LLVM Backend for RISC-V easy start](https://discourse.llvm.org/t/llvm-backend-for-risc-v-easy-start/61508#post_7)
- [[RFC] New attribute `annotate_type` &lpar;iteration 2&rpar;](https://discourse.llvm.org/t/rfc-new-attribute-annotate-type-iteration-2/61378#post_8)
- [Why does an extra instruction appear during code generation of a condition and a loop and how to get rid of it?](https://discourse.llvm.org/t/why-does-an-extra-instruction-appear-during-code-generation-of-a-condition-and-a-loop-and-how-to-get-rid-of-it/61548#post_2)
- [Why does an extra instruction appear during code generation of a condition and a loop and how to get rid of it?](https://discourse.llvm.org/t/why-does-an-extra-instruction-appear-during-code-generation-of-a-condition-and-a-loop-and-how-to-get-rid-of-it/61548#post_1)
<!-- DISCOURSE-LLVM:END -->
