{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534658109094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534658109096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 19 02:55:08 2018 " "Processing started: Sun Aug 19 02:55:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534658109096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534658109096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp_2 -c comp_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp_2 -c comp_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534658109096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534658109333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2-logic " "Found design unit 1: comp_2-logic" {  } { { "comp_2.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/comp_2/comp_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534658110010 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2 " "Found entity 1: comp_2" {  } { { "comp_2.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/comp_2/comp_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534658110010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534658110010 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" comp_2.vhd(18) " "VHDL error at comp_2.vhd(18): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "comp_2.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/comp_2/comp_2.vhd" 18 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1534658110011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534658110124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 19 02:55:10 2018 " "Processing ended: Sun Aug 19 02:55:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534658110124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534658110124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534658110124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534658110124 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534658110224 ""}
