/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire [12:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [32:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [14:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[184];
  assign celloutsig_0_26z = ~celloutsig_0_35z;
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z[3]) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_5z) & celloutsig_0_9z[6]);
  assign celloutsig_0_11z = ~((celloutsig_0_0z | celloutsig_0_4z[3]) & in_data[10]);
  assign celloutsig_0_19z = ~((celloutsig_0_11z | celloutsig_0_16z) & celloutsig_0_16z);
  assign celloutsig_0_2z = ~((in_data[66] | celloutsig_0_0z) & in_data[64]);
  assign celloutsig_0_25z = ~((celloutsig_0_12z[0] | celloutsig_0_4z[4]) & celloutsig_0_0z);
  assign celloutsig_0_28z = ~((celloutsig_0_4z[3] | celloutsig_0_6z) & celloutsig_0_17z);
  assign celloutsig_0_6z = celloutsig_0_1z[2] | ~(in_data[80]);
  assign celloutsig_1_5z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_1_16z = celloutsig_1_7z[6] | ~(celloutsig_1_7z[3]);
  assign celloutsig_0_18z = celloutsig_0_14z[0] | ~(in_data[33]);
  assign celloutsig_0_24z = _00_ | ~(celloutsig_0_6z);
  assign celloutsig_0_5z = celloutsig_0_1z[0] | celloutsig_0_0z;
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_2z[18]);
  assign celloutsig_0_15z = { _01_[12:2], celloutsig_0_13z, celloutsig_0_10z } + { _01_[10:2], _00_, _02_[2:0] };
  reg [14:0] _21_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 15'h0000;
    else _21_ <= { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _01_[12:2], _00_, _02_[2:0] } = _21_;
  reg [3:0] _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_14z;
  assign { _03_[3], celloutsig_0_35z, _03_[1:0] } = _22_;
  assign celloutsig_1_1z = { in_data[151], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_54z = { celloutsig_0_12z[3], celloutsig_0_30z, celloutsig_0_28z } / { 1'h1, celloutsig_0_20z[18:14], celloutsig_0_23z, celloutsig_0_4z[5:2], celloutsig_0_4z[5], celloutsig_0_4z[5], celloutsig_0_33z, celloutsig_0_51z };
  assign celloutsig_1_2z = { in_data[143:129], celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[155:141], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[122:121], celloutsig_1_13z } == { celloutsig_1_14z[5:3], celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_13z = _01_[8:6] == celloutsig_0_12z[2:0];
  assign celloutsig_0_53z = celloutsig_0_9z[13:10] >= { celloutsig_0_30z[11:9], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[83:76] && in_data[48:41];
  assign celloutsig_0_23z = { celloutsig_0_20z[24:16], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z } && { celloutsig_0_9z[10:2], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_51z = ! { celloutsig_0_47z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_35z };
  assign celloutsig_0_33z = { celloutsig_0_20z[32:14], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_4z[5:2], celloutsig_0_4z[5], celloutsig_0_4z[5], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_16z } || { _03_[3], celloutsig_0_35z, _03_[1:0], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_1_19z = celloutsig_1_1z[4:1] < { celloutsig_1_7z[8], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_27z = in_data[64:62] < { celloutsig_0_15z[3], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[13:0], in_data[96] };
  assign celloutsig_1_13z = celloutsig_1_7z[3:0] % { 1'h1, celloutsig_1_2z[7:5] };
  assign celloutsig_0_9z = { _01_[11:3], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_30z = { celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_4z[5:2], celloutsig_0_4z[5], celloutsig_0_4z[5], celloutsig_0_27z } % { 1'h1, celloutsig_0_20z[22:12], celloutsig_0_6z };
  assign celloutsig_0_12z = { _01_[5:2], _00_, _02_[2:0] } * { _01_[12:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_30z } != celloutsig_0_20z[22:8];
  assign celloutsig_0_47z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_0z } != { celloutsig_0_36z[0], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[175:172], celloutsig_1_3z } != celloutsig_1_1z;
  assign celloutsig_1_8z = celloutsig_1_1z[4:2] != { celloutsig_1_7z[6:5], celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_15z[11:3], celloutsig_0_14z, celloutsig_0_3z } != { celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_11z } != { celloutsig_0_12z[1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_3z = ~^ { in_data[80:65], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_9z[2], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_7z = celloutsig_0_1z >> celloutsig_0_1z;
  assign celloutsig_0_1z = in_data[72:70] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_9z[3:0] << { _00_, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_24z } >> celloutsig_0_20z[31:28];
  assign celloutsig_0_20z = { celloutsig_0_14z[2:0], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_13z } >>> { _01_[5:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_36z = { celloutsig_0_9z[4:3], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_35z } ^ { celloutsig_0_23z, celloutsig_0_4z[5:2], celloutsig_0_4z[5], celloutsig_0_4z[5] };
  assign celloutsig_1_7z = { in_data[151:145], celloutsig_1_5z, celloutsig_1_5z } ^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_4z[5:2] = ~ { celloutsig_0_3z, celloutsig_0_1z };
  assign _01_[1:0] = { celloutsig_0_13z, celloutsig_0_10z };
  assign _02_[12:3] = { _01_[10:2], _00_ };
  assign _03_[2] = celloutsig_0_35z;
  assign celloutsig_0_4z[1:0] = { celloutsig_0_4z[5], celloutsig_0_4z[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
