

================================================================
== Vivado HLS Report for 'xFUDivAreaUp_2'
================================================================
* Date:           Wed Mar 18 11:34:54 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 4.486 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       48|       48| 2.400 us | 2.400 us |   48|   48|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.48>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%in_d_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %in_d) nounwind"   --->   Operation 50 'read' 'in_d_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_n_read = call i45 @_ssdm_op_Read.ap_auto.i45(i45 %in_n) nounwind"   --->   Operation 51 'read' 'in_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_d_cast = sext i12 %in_d_read to i16"   --->   Operation 52 'sext' 'in_d_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln622 = zext i16 %in_d_cast to i45" [./xf_resize_2.hpp:622]   --->   Operation 53 'zext' 'zext_ln622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [49/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 54 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.48>
ST_2 : Operation 55 [48/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 55 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.48>
ST_3 : Operation 56 [47/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 56 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.48>
ST_4 : Operation 57 [46/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 57 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.48>
ST_5 : Operation 58 [45/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 58 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.48>
ST_6 : Operation 59 [44/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 59 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.48>
ST_7 : Operation 60 [43/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 60 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.48>
ST_8 : Operation 61 [42/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 61 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.48>
ST_9 : Operation 62 [41/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 62 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.48>
ST_10 : Operation 63 [40/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 63 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.48>
ST_11 : Operation 64 [39/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 64 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.48>
ST_12 : Operation 65 [38/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 65 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.48>
ST_13 : Operation 66 [37/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 66 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.48>
ST_14 : Operation 67 [36/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 67 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.48>
ST_15 : Operation 68 [35/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 68 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.48>
ST_16 : Operation 69 [34/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 69 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.48>
ST_17 : Operation 70 [33/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 70 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.48>
ST_18 : Operation 71 [32/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 71 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.48>
ST_19 : Operation 72 [31/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 72 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.48>
ST_20 : Operation 73 [30/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 73 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.48>
ST_21 : Operation 74 [29/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 74 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.48>
ST_22 : Operation 75 [28/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 75 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.48>
ST_23 : Operation 76 [27/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 76 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.48>
ST_24 : Operation 77 [26/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 77 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.48>
ST_25 : Operation 78 [25/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 78 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.48>
ST_26 : Operation 79 [24/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 79 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.48>
ST_27 : Operation 80 [23/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 80 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.48>
ST_28 : Operation 81 [22/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 81 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.48>
ST_29 : Operation 82 [21/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 82 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.48>
ST_30 : Operation 83 [20/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 83 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.48>
ST_31 : Operation 84 [19/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 84 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.48>
ST_32 : Operation 85 [18/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 85 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.48>
ST_33 : Operation 86 [17/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 86 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.48>
ST_34 : Operation 87 [16/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 87 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.48>
ST_35 : Operation 88 [15/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 88 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.48>
ST_36 : Operation 89 [14/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 89 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.48>
ST_37 : Operation 90 [13/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 90 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.48>
ST_38 : Operation 91 [12/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 91 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.48>
ST_39 : Operation 92 [11/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 92 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.48>
ST_40 : Operation 93 [10/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 93 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.48>
ST_41 : Operation 94 [9/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 94 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.48>
ST_42 : Operation 95 [8/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 95 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.48>
ST_43 : Operation 96 [7/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 96 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.48>
ST_44 : Operation 97 [6/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 97 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.48>
ST_45 : Operation 98 [5/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 98 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.48>
ST_46 : Operation 99 [4/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 99 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.48>
ST_47 : Operation 100 [3/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 100 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.48>
ST_48 : Operation 101 [2/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 101 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.48>
ST_49 : Operation 102 [1/49] (4.48ns)   --->   "%out_res = udiv i45 %in_n_read, %zext_ln622" [./xf_resize_2.hpp:622]   --->   Operation 102 'udiv' 'out_res' <Predicate = true> <Delay = 4.48> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 48> <II = 38> <Delay = 4.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln623 = trunc i45 %out_res to i38" [./xf_resize_2.hpp:623]   --->   Operation 103 'trunc' 'trunc_ln623' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 104 [1/1] (0.00ns)   --->   "ret i38 %trunc_ln623" [./xf_resize_2.hpp:623]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_d_read   (read ) [ 00000000000000000000000000000000000000000000000000]
in_n_read   (read ) [ 00111111111111111111111111111111111111111111111111]
in_d_cast   (sext ) [ 00000000000000000000000000000000000000000000000000]
zext_ln622  (zext ) [ 00111111111111111111111111111111111111111111111111]
out_res     (udiv ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln623 (trunc) [ 00000000000000000000000000000000000000000000000000]
ret_ln623   (ret  ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i45"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="in_d_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="12" slack="0"/>
<pin id="10" dir="0" index="1" bw="12" slack="0"/>
<pin id="11" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_d_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="in_n_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="45" slack="0"/>
<pin id="16" dir="0" index="1" bw="45" slack="0"/>
<pin id="17" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_n_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="in_d_cast_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="12" slack="0"/>
<pin id="22" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_d_cast/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="zext_ln622_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="12" slack="0"/>
<pin id="26" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln622/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="45" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="out_res/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln623_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="38" slack="0"/>
<pin id="36" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln623/49 "/>
</bind>
</comp>

<comp id="38" class="1005" name="in_n_read_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="45" slack="1"/>
<pin id="40" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="in_n_read "/>
</bind>
</comp>

<comp id="43" class="1005" name="zext_ln622_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="45" slack="1"/>
<pin id="45" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln622 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="8" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="20" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="14" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="24" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="28" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="14" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="42"><net_src comp="38" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="46"><net_src comp="24" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="47"><net_src comp="43" pin="1"/><net_sink comp="28" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFUDivAreaUp_2 : in_n | {1 }
	Port: xFUDivAreaUp_2 : in_d | {1 }
  - Chain level:
	State 1
		zext_ln622 : 1
		out_res : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		trunc_ln623 : 1
		ret_ln623 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   udiv   |       grp_fu_28      |   551   |   333   |
|----------|----------------------|---------|---------|
|   read   |  in_d_read_read_fu_8 |    0    |    0    |
|          | in_n_read_read_fu_14 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |    in_d_cast_fu_20   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln622_fu_24   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln623_fu_34  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   551   |   333   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| in_n_read_reg_38|   45   |
|zext_ln622_reg_43|   45   |
+-----------------+--------+
|      Total      |   90   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_28 |  p0  |   2  |  45  |   90   ||    9    |
| grp_fu_28 |  p1  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   122  ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   551  |   333  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   641  |   351  |
+-----------+--------+--------+--------+
