{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695334524500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695334524500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 19:15:24 2023 " "Processing started: Thu Sep 21 19:15:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695334524500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334524500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALS_Registrador_de_Saida -c ALS_Registrador_de_Saida " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALS_Registrador_de_Saida -c ALS_Registrador_de_Saida" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334524500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695334524662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695334524662 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_CI74173.v(23) " "Verilog HDL warning at ALS_CI74173.v(23): extended using \"x\" or \"z\"" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695334529103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74173 " "Found entity 1: ALS_CI74173" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695334529104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334529104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "als_registrador_de_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file als_registrador_de_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Saida " "Found entity 1: ALS_Registrador_de_Saida" {  } { { "ALS_Registrador_de_Saida.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695334529105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334529105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALS_Registrador_de_Saida " "Elaborating entity \"ALS_Registrador_de_Saida\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695334529116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_CI74173 ALS_CI74173:ALS_CI74173_inst1 " "Elaborating entity \"ALS_CI74173\" for hierarchy \"ALS_CI74173:ALS_CI74173_inst1\"" {  } { { "ALS_Registrador_de_Saida.v" "ALS_CI74173_inst1" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695334529120 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst1\|q\[0\] s\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"s\[0\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst1\|q\[1\] s\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"s\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst1\|q\[2\] s\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"s\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst1\|q\[3\] s\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"s\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst2\|q\[0\] s\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"s\[4\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst2\|q\[1\] s\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"s\[5\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst2\|q\[2\] s\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"s\[6\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_CI74173:ALS_CI74173_inst2\|q\[3\] s\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"s\[7\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695334529312 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1695334529312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695334529349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/output_files/ALS_Registrador_de_Saida.map.smsg " "Generated suppressed messages file C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/output_files/ALS_Registrador_de_Saida.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334529518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695334529579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695334529579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695334529593 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695334529593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695334529593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695334529593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695334529599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 19:15:29 2023 " "Processing ended: Thu Sep 21 19:15:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695334529599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695334529599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695334529599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695334529599 ""}
