cocci_test_suite() {
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 76 */;
	union {
		struct nv50_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 73 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 71 */;
	struct nvkm_dmaobj **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 71 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 71 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 70 */;
	struct nvkm_dma *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 70 */;
	const struct nvkm_dmaobj_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 64 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 45 */;
	struct nv50_dmaobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 44 */;
	struct nvkm_gpuobj **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 42 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 41 */;
	struct nvkm_dmaobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 41 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 40 */;
	struct nv50_dmaobj {
		struct nvkm_dmaobj base;
		u32 flags0;
		u32 flags5;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 34 */;
	struct nv50_dmaobj cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/dma/usernv50.c 24 */;
}
