Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Apr  2 20:07:44 2018
| Host         : ensc-pit-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file donkey_kong_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx donkey_kong_wrapper_timing_summary_routed.rpx
| Design       : donkey_kong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.916     -334.424                     96                14346        0.053        0.000                      0                14326        3.000        0.000                       0                  5124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                 ------------       ----------      --------------
clk_fpga_0                                            {0.000 5.000}      10.000          100.000         
  clk_feedback                                        {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M                                   {0.000 10.417}     20.833          48.000          
donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                                  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                  3.631        0.000                      0                13751        0.053        0.000                      0                13751        3.000        0.000                       0                  4830  
  clk_feedback                                                                                                                                                                                         48.751        0.000                       0                     2  
  zed_audio_clk_48M                                        13.088        0.000                      0                  267        0.076        0.000                      0                  267        9.437        0.000                       0                   135  
donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       35.329        0.000                      0                  262        0.119        0.000                      0                  262       18.883        0.000                       0                   153  
  clkfbout_clk_wiz_0                                                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M   clk_fpga_0               -4.637       -4.637                      1                    1        0.601        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_fpga_0               38.440        0.000                      0                   10                                                                        
clk_fpga_0          zed_audio_clk_48M        -4.916     -152.976                     48                   48        0.068        0.000                      0                   48  
clk_fpga_0          clk_out1_clk_wiz_0       -4.093     -176.811                     47                   57        0.114        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.204ns (20.604%)  route 4.640ns (79.396%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.643     2.937    donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X48Y84         FDRE                                         r  donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1]/Q
                         net (fo=81, routed)          2.043     5.436    donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRB1
    SLICE_X46Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     5.588 r  donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/O
                         net (fo=1, routed)           0.710     6.297    donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_dout[20]
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.348     6.645 r  donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_payld[20]_INST_0/O
                         net (fo=4, routed)           0.657     7.302    donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_axi_rlast
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.426 r  donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/gen_endpoint.r_cnt[5]_i_3/O
                         net (fo=1, routed)           0.433     7.860    donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[s_ready_i]_0
    SLICE_X53Y89         LUT4 (Prop_lut4_I0_O)        0.124     7.984 r  donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_endpoint.r_cnt[5]_i_1/O
                         net (fo=6, routed)           0.797     8.781    donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg_n_1
    SLICE_X51Y88         FDRE                                         r  donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.463    12.642    donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aclk
    SLICE_X51Y88         FDRE                                         r  donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[5]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X51Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.412    donkey_kong_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  3.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.093%)  route 0.166ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.552     0.888    donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y96         FDRE                                         r  donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.166     1.202    donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/S00_AXI_arcache[3][9]
    SLICE_X49Y96         FDRE                                         r  donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.824     1.190    donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X49Y96         FDRE                                         r  donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)        -0.006     1.149    donkey_kong_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1068]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15     donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 2.826ns (38.440%)  route 4.526ns (61.560%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 27.170 - 20.833 ) 
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.806     3.100    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         1.784     6.962    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.416 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.287    11.703    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124    11.827 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_10/O
                         net (fo=2, routed)           0.683    12.510    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_10_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    12.634 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.930    13.564    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_3
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124    13.688 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.626    14.314    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.612    23.625    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.524 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         1.646    27.170    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.772    
                         clock uncertainty           -0.165    27.607    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    27.402    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                 13.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.410%)  route 0.149ns (47.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.597     0.933    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         0.590     2.127    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y15          FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     2.291 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.149     2.440    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.864     1.230    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         0.896     2.784    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.180    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.363    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X62Y82     donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y77     donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
  To Clock:  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.602ns (38.813%)  route 2.526ns (61.187%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.264 - 39.725 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.762     1.762    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         1.710     1.713    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y64         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           1.283     3.452    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[3]
    SLICE_X58Y64         LUT4 (Prop_lut4_I3_O)        0.124     3.576 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     3.576    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/dest_out_bin_ff_reg[7][0]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.109 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.109    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.266 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.723     4.989    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.520     5.841    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X62Y66         FDSE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.570    41.295    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    37.946 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    39.637    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         1.536    41.264    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y66         FDSE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.114    41.378    
                         clock uncertainty           -0.164    41.214    
    SLICE_X62Y66         FDSE (Setup_fdse_C_D)       -0.045    41.169    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 35.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.580     0.580    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         0.574     0.576    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y64         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.773    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X55Y64         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.846     0.846    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         0.842     0.844    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y64         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.078     0.654    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB36_X3Y14     donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X66Y70     donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.863      18.883     SLICE_X66Y70     donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.637ns,  Total Violation       -4.637ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.637ns  (required time - arrival time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.671ns  (logic 0.478ns (71.238%)  route 0.193ns (28.762%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 232.711 - 230.000 ) 
    Source Clock Delay      (SCD):    6.886ns = ( 236.053 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.806   232.267    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   234.345 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         1.708   236.053    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/clk_48
    SLICE_X62Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.478   236.531 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/Q
                         net (fo=1, routed)           0.193   236.724    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48
    SLICE_X63Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.532   232.711    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/s00_axis_aclk
    SLICE_X63Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/C
                         clock pessimism              0.115   232.826    
                         clock uncertainty           -0.520   232.306    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.219   232.087    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg
  -------------------------------------------------------------------
                         required time                        232.087    
                         arrival time                        -236.724    
  -------------------------------------------------------------------
                         slack                                 -4.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.597     0.933    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         0.575     2.112    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/clk_48
    SLICE_X62Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.148     2.260 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48_reg__0/Q
                         net (fo=1, routed)           0.059     2.319    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d3_48
    SLICE_X63Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.840     1.206    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/s00_axis_aclk
    SLICE_X63Y82         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg/C
                         clock pessimism             -0.030     1.176    
                         clock uncertainty            0.520     1.696    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.022     1.718    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/sample_clk_48k_d4_100_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.440ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.440ns  (required time - arrival time)
  Source:                 donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (MaxDelay Path 39.725ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.462%)  route 0.674ns (56.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.725ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65                                      0.000     0.000 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.674     1.192    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y66         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.725    39.725    
    SLICE_X52Y66         FDRE (Setup_fdre_C_D)       -0.093    39.632    donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.632    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 38.440    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  zed_audio_clk_48M

Setup :           48  Failing Endpoints,  Worst Slack       -4.916ns,  Total Violation     -152.976ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.916ns  (required time - arrival time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        8.604ns  (logic 0.580ns (6.741%)  route 8.024ns (93.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.223ns = ( 27.057 - 20.833 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 22.996 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.702    22.996    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/s00_axis_aclk
    SLICE_X63Y80         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    23.452 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[22]/Q
                         net (fo=2, routed)           8.024    31.476    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/Q[22]
    SLICE_X63Y81         LUT4 (Prop_lut4_I0_O)        0.124    31.600 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[30]_i_1/O
                         net (fo=1, routed)           0.000    31.600    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[30]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.612    23.625    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.524 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         1.533    27.057    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X63Y81         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]/C
                         clock pessimism              0.115    27.172    
                         clock uncertainty           -0.520    26.652    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)        0.032    26.684    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]
  -------------------------------------------------------------------
                         required time                         26.684    
                         arrival time                         -31.600    
  -------------------------------------------------------------------
                         slack                                 -4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.467ns (9.375%)  route 4.514ns (90.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.883ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.520ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.529     2.708    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/s00_axis_aclk
    SLICE_X61Y80         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.367     3.075 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/hphone_l_freeze_100_reg[0]/Q
                         net (fo=2, routed)           4.514     7.589    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/Q[0]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.100     7.689 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/O
                         net (fo=1, routed)           0.000     7.689    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1_n_0
    SLICE_X62Y80         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.806     3.100    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/s00_axis_aclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkout1_buf/O
                         net (fo=133, routed)         1.705     6.883    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X62Y80         FDRE                                         r  donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/C
                         clock pessimism             -0.115     6.768    
                         clock uncertainty            0.520     7.288    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.333     7.621    donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -7.621    
                         arrival time                           7.689    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.093ns,  Total Violation     -176.811ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.093ns  (required time - arrival time)
  Source:                 donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/AXI_VGA_0/U0/VGA/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@4330.034ns - clk_fpga_0 rise@4330.000ns)
  Data Path Delay:        1.767ns  (logic 0.642ns (36.327%)  route 1.125ns (63.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 4331.578 - 4330.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 4333.006 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4330.000  4330.000 r  
    PS7_X0Y0             PS7                          0.000  4330.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4331.193    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4331.294 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.712  4333.006    donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X62Y59         FDRE                                         r  donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518  4333.524 f  donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=3, routed)           0.168  4333.691    donkey_kong_i/AXI_VGA_0/U0/VGA/s00_axis_aresetn
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124  4333.815 r  donkey_kong_i/AXI_VGA_0/U0/VGA/R_sig[3]_i_1/O
                         net (fo=47, routed)          0.958  4334.773    donkey_kong_i/AXI_VGA_0/U0/VGA/SR[0]
    SLICE_X63Y59         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/VGA/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4330.034  4330.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.034 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        1.570  4331.604    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349  4328.255 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691  4329.946    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.037 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         1.541  4331.577    donkey_kong_i/AXI_VGA_0/U0/VGA/CLK
    SLICE_X63Y59         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/VGA/h_count_reg[0]/C
                         clock pessimism              0.000  4331.577    
                         clock uncertainty           -0.469  4331.108    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429  4330.679    donkey_kong_i/AXI_VGA_0/U0/VGA/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                       4330.680    
                         arrival time                       -4334.773    
  -------------------------------------------------------------------
                         slack                                 -4.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            donkey_kong_i/AXI_VGA_0/U0/VGA/v_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.622%)  route 0.293ns (58.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    donkey_kong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.578     0.914    donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X62Y59         FDRE                                         r  donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.164     1.078 f  donkey_kong_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg/Q
                         net (fo=3, routed)           0.066     1.143    donkey_kong_i/AXI_VGA_0/U0/VGA/s00_axis_aresetn
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.188 r  donkey_kong_i/AXI_VGA_0/U0/VGA/R_sig[3]_i_1/O
                         net (fo=47, routed)          0.227     1.416    donkey_kong_i/AXI_VGA_0/U0/VGA/SR[0]
    SLICE_X60Y59         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/VGA/v_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  donkey_kong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4832, routed)        0.846     0.846    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkout1_buf/O
                         net (fo=151, routed)         0.849     0.851    donkey_kong_i/AXI_VGA_0/U0/VGA/CLK
    SLICE_X60Y59         FDRE                                         r  donkey_kong_i/AXI_VGA_0/U0/VGA/v_count_reg[13]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.469     1.320    
    SLICE_X60Y59         FDRE (Hold_fdre_C_R)        -0.018     1.302    donkey_kong_i/AXI_VGA_0/U0/VGA/v_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.114    





