

================================================================
== Vitis HLS Report for 'workload'
================================================================
* Date:           Tue May 18 19:14:34 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_0_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 3.33 ns | 12.415 ns |   0.90 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  369119393|  369119393| 4.582 sec | 4.582 sec |  369119394|  369119394|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_hotspot_1_fu_89  |hotspot_1  |  5767488|  5767488| 71.601 ms | 71.601 ms |  5767488|  5767488|   none  |
        +---------------------+-----------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                    |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_1  |  369119392|  369119392|  11534981|          -|          -|    32|    no    |
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_0, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_11, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_9, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%power_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %power" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 18 'read' 'power_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%temp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %temp" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 19 'read' 'temp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 20 'read' 'result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%br_ln126 = br void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 21 'br' 'br_ln126' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %i_1, void %.split"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln126 = icmp_eq  i6 %i, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 23 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%i_1 = add i6 %i, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 26 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:133]   --->   Operation 27 'ret' 'ret_ln133' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [2/2] (2.43ns)   --->   "%call_ln127 = call void @hotspot.1, i512 %gmem, i64 %result_read, i64 %temp_read, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:127]   --->   Operation 28 'call' 'call_ln127' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln127 = call void @hotspot.1, i512 %gmem, i64 %result_read, i64 %temp_read, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:127]   --->   Operation 29 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 30 [2/2] (2.43ns)   --->   "%call_ln129 = call void @hotspot.1, i512 %gmem, i64 %temp_read, i64 %result_read, i64 %power_read, void %call_ln127, void %call_ln127" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:129]   --->   Operation 30 'call' 'call_ln129' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:125]   --->   Operation 31 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln129 = call void @hotspot.1, i512 %gmem, i64 %temp_read, i64 %result_read, i64 %power_read, void %call_ln127, void %call_ln127" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:129]   --->   Operation 32 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ power]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
power_read         (read             ) [ 0011111]
temp_read          (read             ) [ 0011111]
result_read        (read             ) [ 0011111]
br_ln126           (br               ) [ 0111111]
i                  (phi              ) [ 0010000]
icmp_ln126         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
i_1                (add              ) [ 0111111]
br_ln126           (br               ) [ 0000000]
ret_ln133          (ret              ) [ 0000000]
call_ln127         (call             ) [ 0000000]
specloopname_ln125 (specloopname     ) [ 0000000]
call_ln129         (call             ) [ 0000000]
br_ln0             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="power">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="power"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hotspot.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="power_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="power_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="result_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_hotspot_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="512" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="2"/>
<pin id="93" dir="0" index="3" bw="64" slack="2"/>
<pin id="94" dir="0" index="4" bw="64" slack="2"/>
<pin id="95" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/3 call_ln129/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln126_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="power_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="2"/>
<pin id="112" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="power_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="temp_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="2"/>
<pin id="117" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="temp_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="result_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="2"/>
<pin id="123" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="result_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="42" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="102"><net_src comp="82" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="82" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="60" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="118"><net_src comp="66" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="124"><net_src comp="72" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="133"><net_src comp="104" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 }
 - Input state : 
	Port: workload : gmem | {3 4 5 6 }
	Port: workload : result | {1 }
	Port: workload : temp | {1 }
	Port: workload : power | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln126 : 1
		i_1 : 1
		br_ln126 : 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_hotspot_1_fu_89  |    24   | 37.3374 |  49786  |  53320  |
|----------|------------------------|---------|---------|---------|---------|
|    add   |       i_1_fu_104       |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln126_fu_98    |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |  power_read_read_fu_60 |    0    |    0    |    0    |    0    |
|   read   |  temp_read_read_fu_66  |    0    |    0    |    0    |    0    |
|          | result_read_read_fu_72 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    24   | 37.3374 |  49786  |  53346  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_130    |    6   |
|      i_reg_78     |    6   |
| power_read_reg_110|   64   |
|result_read_reg_121|   64   |
| temp_read_reg_115 |   64   |
+-------------------+--------+
|       Total       |   204  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_hotspot_1_fu_89 |  p2  |   2  |  64  |   128  ||    9    |
| grp_hotspot_1_fu_89 |  p3  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   256  ||  1.206  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   37   |  49786 |  53346 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   204  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   38   |  49990 |  53364 |
+-----------+--------+--------+--------+--------+
