// Seed: 1270081524
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2
);
  reg id_4;
  assign id_2 = 1;
  assign id_2 = 1;
  assign id_4 = 1'b0;
  tri0 id_5;
  always #1 begin : LABEL_0
    wait (1 == 1);
  end
  assign id_5 = id_5 ? 1 : id_4 ? 1 : id_0;
  initial id_5 = 1;
  reg id_6;
  supply1 id_7;
  always @(posedge id_7 && 1) id_4 <= (id_6);
  assign id_5 = 1'b0;
  wire id_8;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    output wire id_2
);
  tri1 id_4 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.type_11 = 0;
endmodule
