// Seed: 739318983
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    output uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    output tri module_0,
    output supply1 id_19,
    output uwire id_20,
    input wor id_21
);
  assign id_13 = 1 !=? id_5;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
