; Listing generated by Microsoft (R) Optimizing Compiler Version 18.00.21005.1 

include listing.inc

INCLUDELIB LIBCMT
INCLUDELIB OLDNAMES

PUBLIC	?ap_started@@3_NA				; ap_started
PUBLIC	?ap_copied@@3_NA				; ap_copied
_BSS	SEGMENT
x2apic	DB	01H DUP (?)
	ALIGN	8

apic	DQ	01H DUP (?)
apic_timer_count DD 01H DUP (?)
?ap_started@@3_NA DB 01H DUP (?)			; ap_started
	ALIGN	4

?ap_copied@@3_NA DB 01H DUP (?)				; ap_copied
_BSS	ENDS
PUBLIC	?x86_64_initialize_apic@@YAH_N@Z		; x86_64_initialize_apic
PUBLIC	?apic_local_eoi@@YAXXZ				; apic_local_eoi
PUBLIC	?read_apic_register@@YA_KG@Z			; read_apic_register
PUBLIC	?write_apic_register@@YAXG_K@Z			; write_apic_register
PUBLIC	?x86_64_ap_started@@YAXXZ			; x86_64_ap_started
PUBLIC	?initialize_cpu@@YAXI@Z				; initialize_cpu
PUBLIC	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z		; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
PUBLIC	?x2apic_supported@@YA_NXZ			; x2apic_supported
PUBLIC	?apic_spurious_interrupt@@YAX_KPEAX@Z		; apic_spurious_interrupt
PUBLIC	?apic_timer_interrupt@@YAX_KPEAX@Z		; apic_timer_interrupt
PUBLIC	?timer_sleep@@YAXI@Z				; timer_sleep
PUBLIC	?icr_dest@@YA_KI@Z				; icr_dest
PUBLIC	?icr_busy@@YA_NXZ				; icr_busy
EXTRN	x64_outportb:PROC
EXTRN	x64_read_msr:PROC
EXTRN	x64_write_msr:PROC
EXTRN	x64_mfence:PROC
EXTRN	x64_cpuid:PROC
EXTRN	x64_pause:PROC
EXTRN	?setvect@@YAX_KP6AX0PEAX@Z@Z:PROC		; setvect
EXTRN	?x86_64_phys_to_virt@@YA_K_K@Z:PROC		; x86_64_phys_to_virt
EXTRN	?x86_64_virt_to_phys@@YA_K_K@Z:PROC		; x86_64_virt_to_phys
EXTRN	?x86_64_map_page@@YA_N_K0E@Z:PROC		; x86_64_map_page
EXTRN	?x86_64_get_boot_pml@@YAPEA_KXZ:PROC		; x86_64_get_boot_pml
EXTRN	?ioapic_init@@YAXPEAX@Z:PROC			; ioapic_init
EXTRN	?au_get_boot_info@@YAPEAU_AURORA_INFO_@@XZ:PROC	; au_get_boot_info
EXTRN	?x86_64_pmmngr_alloc@@YAPEAXXZ:PROC		; x86_64_pmmngr_alloc
EXTRN	?x86_64_pmmngr_lock_page@@YAXPEAX@Z:PROC	; x86_64_pmmngr_lock_page
EXTRN	?x86_64_ap_init@@YAXPEAX@Z:PROC			; x86_64_ap_init
EXTRN	memcpy:PROC
pdata	SEGMENT
$pdata$?x86_64_initialize_apic@@YAH_N@Z DD imagerel $LN9
	DD	imagerel $LN9+367
	DD	imagerel $unwind$?x86_64_initialize_apic@@YAH_N@Z
$pdata$?apic_local_eoi@@YAXXZ DD imagerel $LN3
	DD	imagerel $LN3+20
	DD	imagerel $unwind$?apic_local_eoi@@YAXXZ
$pdata$?read_apic_register@@YA_KG@Z DD imagerel $LN6
	DD	imagerel $LN6+191
	DD	imagerel $unwind$?read_apic_register@@YA_KG@Z
$pdata$?write_apic_register@@YAXG_K@Z DD imagerel $LN6
	DD	imagerel $LN6+231
	DD	imagerel $unwind$?write_apic_register@@YAXG_K@Z
$pdata$?initialize_cpu@@YAXI@Z DD imagerel $LN29
	DD	imagerel $LN29+679
	DD	imagerel $unwind$?initialize_cpu@@YAXI@Z
$pdata$?x2apic_supported@@YA_NXZ DD imagerel $LN5
	DD	imagerel $LN5+92
	DD	imagerel $unwind$?x2apic_supported@@YA_NXZ
$pdata$?io_wait@@YAXXZ DD imagerel ?io_wait@@YAXXZ
	DD	imagerel ?io_wait@@YAXXZ+44
	DD	imagerel $unwind$?io_wait@@YAXXZ
$pdata$?apic_timer_interrupt@@YAX_KPEAX@Z DD imagerel $LN3
	DD	imagerel $LN3+38
	DD	imagerel $unwind$?apic_timer_interrupt@@YAX_KPEAX@Z
$pdata$?timer_sleep@@YAXI@Z DD imagerel $LN5
	DD	imagerel $LN5+43
	DD	imagerel $unwind$?timer_sleep@@YAXI@Z
$pdata$?icr_busy@@YA_NXZ DD imagerel $LN5
	DD	imagerel $LN5+52
	DD	imagerel $unwind$?icr_busy@@YA_NXZ
pdata	ENDS
xdata	SEGMENT
$unwind$?x86_64_initialize_apic@@YAH_N@Z DD 010801H
	DD	08208H
$unwind$?apic_local_eoi@@YAXXZ DD 010401H
	DD	04204H
$unwind$?read_apic_register@@YA_KG@Z DD 010901H
	DD	08209H
$unwind$?write_apic_register@@YAXG_K@Z DD 010e01H
	DD	0a20eH
$unwind$?initialize_cpu@@YAXI@Z DD 020b01H
	DD	013010bH
$unwind$?x2apic_supported@@YA_NXZ DD 010401H
	DD	0c204H
$unwind$?io_wait@@YAXXZ DD 010401H
	DD	02204H
$unwind$?apic_timer_interrupt@@YAX_KPEAX@Z DD 010e01H
	DD	0420eH
$unwind$?timer_sleep@@YAXI@Z DD 010801H
	DD	02208H
$unwind$?icr_busy@@YA_NXZ DD 010401H
	DD	06204H
xdata	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
tv68 = 32
?icr_busy@@YA_NXZ PROC					; icr_busy

; 227  : bool icr_busy() {

$LN5:
	sub	rsp, 56					; 00000038H

; 228  : 	return (read_apic_register(LAPIC_REGISTER_ICR) & (1 << 12)) != 0;

	mov	cx, 48					; 00000030H
	call	?read_apic_register@@YA_KG@Z		; read_apic_register
	and	rax, 4096				; 00001000H
	test	rax, rax
	je	SHORT $LN3@icr_busy
	mov	DWORD PTR tv68[rsp], 1
	jmp	SHORT $LN4@icr_busy
$LN3@icr_busy:
	mov	DWORD PTR tv68[rsp], 0
$LN4@icr_busy:
	movzx	eax, BYTE PTR tv68[rsp]

; 229  : }

	add	rsp, 56					; 00000038H
	ret	0
?icr_busy@@YA_NXZ ENDP					; icr_busy
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
processor$ = 8
?icr_dest@@YA_KI@Z PROC					; icr_dest

; 220  : uint64_t icr_dest(uint32_t processor) {

	mov	DWORD PTR [rsp+8], ecx

; 221  : 	if (x2apic)

	movzx	eax, BYTE PTR x2apic
	test	eax, eax
	je	SHORT $LN2@icr_dest

; 222  : 		return ((uint64_t)processor << 32);

	mov	eax, DWORD PTR processor$[rsp]
	shl	rax, 32					; 00000020H
	jmp	SHORT $LN3@icr_dest

; 223  : 	else

	jmp	SHORT $LN1@icr_dest
$LN2@icr_dest:

; 224  : 		return ((uint64_t)processor << 56);

	mov	eax, DWORD PTR processor$[rsp]
	shl	rax, 56					; 00000038H
$LN1@icr_dest:
$LN3@icr_dest:

; 225  : }

	ret	0
?icr_dest@@YA_KI@Z ENDP					; icr_dest
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
tick$ = 0
ms$ = 32
?timer_sleep@@YAXI@Z PROC				; timer_sleep

; 213  : void timer_sleep(uint32_t ms) {

$LN5:
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 24

; 214  : 	uint32_t tick = ms + apic_timer_count;

	mov	eax, DWORD PTR apic_timer_count
	mov	ecx, DWORD PTR ms$[rsp]
	add	ecx, eax
	mov	eax, ecx
	mov	DWORD PTR tick$[rsp], eax
$LN2@timer_slee:

; 215  : 	while (tick > apic_timer_count)

	mov	eax, DWORD PTR apic_timer_count
	cmp	DWORD PTR tick$[rsp], eax
	jbe	SHORT $LN1@timer_slee

; 216  : 		;

	jmp	SHORT $LN2@timer_slee
$LN1@timer_slee:

; 217  : }

	add	rsp, 24
	ret	0
?timer_sleep@@YAXI@Z ENDP				; timer_sleep
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
p$ = 48
param$ = 56
?apic_timer_interrupt@@YAX_KPEAX@Z PROC			; apic_timer_interrupt

; 151  : void  apic_timer_interrupt(size_t p, void* param) {

$LN3:
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 152  : 	apic_timer_count++;

	mov	eax, DWORD PTR apic_timer_count
	inc	eax
	mov	DWORD PTR apic_timer_count, eax

; 153  : 	apic_local_eoi();

	call	?apic_local_eoi@@YAXXZ			; apic_local_eoi

; 154  : }

	add	rsp, 40					; 00000028H
	ret	0
?apic_timer_interrupt@@YAX_KPEAX@Z ENDP			; apic_timer_interrupt
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
p$ = 8
param$ = 16
?apic_spurious_interrupt@@YAX_KPEAX@Z PROC		; apic_spurious_interrupt

; 125  : void apic_spurious_interrupt(size_t p, void* param) {

	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx

; 126  : }

	ret	0
?apic_spurious_interrupt@@YAX_KPEAX@Z ENDP		; apic_spurious_interrupt
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
counter$ = 0
?io_wait@@YAXXZ PROC					; io_wait

; 119  : static void io_wait(){

	sub	rsp, 24

; 120  : 	volatile size_t counter = 0;

	mov	QWORD PTR counter$[rsp], 0
	jmp	SHORT $LN3@io_wait
$LN2@io_wait:

; 121  : 	for (; counter < 1000; ++counter);

	mov	rax, QWORD PTR counter$[rsp]
	inc	rax
	mov	QWORD PTR counter$[rsp], rax
$LN3@io_wait:
	mov	rax, QWORD PTR counter$[rsp]
	cmp	rax, 1000				; 000003e8H
	jae	SHORT $LN1@io_wait
	jmp	SHORT $LN2@io_wait
$LN1@io_wait:

; 122  : }

	add	rsp, 24
	ret	0
?io_wait@@YAXXZ ENDP					; io_wait
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
tv72 = 48
c$ = 56
d$ = 64
b$ = 72
a$ = 80
?x2apic_supported@@YA_NXZ PROC				; x2apic_supported

; 112  : bool x2apic_supported(){

$LN5:
	sub	rsp, 104				; 00000068H

; 113  : 
; 114  : 	size_t a, b, c, d;
; 115  : 	x64_cpuid(0x1, &a, &b, &c, &d);

	mov	QWORD PTR [rsp+40], 0
	lea	rax, QWORD PTR d$[rsp]
	mov	QWORD PTR [rsp+32], rax
	lea	r9, QWORD PTR c$[rsp]
	lea	r8, QWORD PTR b$[rsp]
	lea	rdx, QWORD PTR a$[rsp]
	mov	ecx, 1
	call	x64_cpuid

; 116  : 	return (c & (1 << 21)) != 0;

	mov	rax, QWORD PTR c$[rsp]
	and	rax, 2097152				; 00200000H
	test	rax, rax
	je	SHORT $LN3@x2apic_sup
	mov	DWORD PTR tv72[rsp], 1
	jmp	SHORT $LN4@x2apic_sup
$LN3@x2apic_sup:
	mov	DWORD PTR tv72[rsp], 0
$LN4@x2apic_sup:
	movzx	eax, BYTE PTR tv72[rsp]

; 117  : }

	add	rsp, 104				; 00000068H
	ret	0
?x2apic_supported@@YA_NXZ ENDP				; x2apic_supported
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\include\stdint.h
;	COMDAT ??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z PROC		; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>, COMDAT

; 203  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 204  : 		return (T)((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 205  : 	};

	ret	0
??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z ENDP		; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
i$1 = 32
i$2 = 36
i$3 = 40
i$4 = 44
i$5 = 48
j$6 = 52
aligned_address$ = 56
address$ = 64
cpu_struc$7 = 72
ap_init_address$ = 80
kstack_addr$ = 88
tv83 = 96
cpu$8 = 104
ap_data$ = 112
tv149 = 120
stack_address$9 = 128
startup_ipi$10 = 136
processor$ = 160
?initialize_cpu@@YAXI@Z PROC				; initialize_cpu

; 237  : void initialize_cpu(uint32_t processor) {

$LN29:
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 152				; 00000098H

; 238  : 	uint64_t* address = (uint64_t*)x86_64_phys_to_virt(0x9000);

	mov	ecx, 36864				; 00009000H
	call	?x86_64_phys_to_virt@@YA_K_K@Z		; x86_64_phys_to_virt
	mov	QWORD PTR address$[rsp], rax

; 239  : 	x86_64_pmmngr_lock_page((void*)0x9000);

	mov	ecx, 36864				; 00009000H
	call	?x86_64_pmmngr_lock_page@@YAXPEAX@Z	; x86_64_pmmngr_lock_page

; 240  : 	void* ap_data = (void*)x86_64_phys_to_virt((uint64_t)au_get_boot_info()->apcode);

	call	?au_get_boot_info@@YAPEAU_AURORA_INFO_@@XZ ; au_get_boot_info
	mov	rcx, QWORD PTR [rax+82]
	call	?x86_64_phys_to_virt@@YA_K_K@Z		; x86_64_phys_to_virt
	mov	QWORD PTR ap_data$[rsp], rax

; 241  : 	memcpy(address, ap_data, 4096);

	mov	r8d, 4096				; 00001000H
	mov	rdx, QWORD PTR ap_data$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	memcpy

; 242  : 
; 243  : 	
; 244  : 	uint64_t ap_init_address = (uint64_t)x86_64_ap_init;

	lea	rax, OFFSET FLAT:?x86_64_ap_init@@YAXPEAX@Z ; x86_64_ap_init
	mov	QWORD PTR ap_init_address$[rsp], rax

; 245  : 
; 246  : 	
; 247  : 
; 248  : 	uint64_t aligned_address = (uint64_t)address;

	mov	rax, QWORD PTR address$[rsp]
	mov	QWORD PTR aligned_address$[rsp], rax

; 249  : 	*(uint64_t*)(aligned_address + 8) = (uint64_t)x86_64_get_boot_pml();

	call	?x86_64_get_boot_pml@@YAPEA_KXZ		; x86_64_get_boot_pml
	mov	rcx, QWORD PTR aligned_address$[rsp]
	mov	QWORD PTR [rcx+8], rax

; 250  : 
; 251  : 	
; 252  : 	for (int i = 0; i <= processor + 1; i++) {

	mov	DWORD PTR i$2[rsp], 0
	jmp	SHORT $LN26@initialize
$LN25@initialize:
	mov	eax, DWORD PTR i$2[rsp]
	inc	eax
	mov	DWORD PTR i$2[rsp], eax
$LN26@initialize:
	mov	eax, DWORD PTR processor$[rsp]
	inc	eax
	cmp	DWORD PTR i$2[rsp], eax
	ja	SHORT $LN24@initialize

; 253  : 		x86_64_map_page((uint64_t)x86_64_pmmngr_alloc(), 0xFFFFF00000000000 + i * 4096, 0);

	imul	eax, DWORD PTR i$2[rsp], 4096		; 00001000H
	cdqe
	mov	rcx, 17592186044416			; 0000100000000000H
	sub	rax, rcx
	mov	QWORD PTR tv83[rsp], rax
	call	?x86_64_pmmngr_alloc@@YAPEAXXZ		; x86_64_pmmngr_alloc
	xor	r8d, r8d
	mov	rcx, QWORD PTR tv83[rsp]
	mov	rdx, rcx
	mov	rcx, rax
	call	?x86_64_map_page@@YA_N_K0E@Z		; x86_64_map_page

; 254  : 	}

	jmp	SHORT $LN25@initialize
$LN24@initialize:

; 255  : 
; 256  : 
; 257  : 	uint64_t kstack_addr = 0xFFFFF00000000000;

	mov	rax, -17592186044416			; fffff00000000000H
	mov	QWORD PTR kstack_addr$[rsp], rax

; 258  : 	for (int i = 1; i <= processor; i++) {

	mov	DWORD PTR i$1[rsp], 1
	jmp	SHORT $LN23@initialize
$LN22@initialize:
	mov	eax, DWORD PTR i$1[rsp]
	inc	eax
	mov	DWORD PTR i$1[rsp], eax
$LN23@initialize:
	mov	eax, DWORD PTR processor$[rsp]
	cmp	DWORD PTR i$1[rsp], eax
	ja	$LN21@initialize

; 259  : 		if (i == 8) //MAX number of processor : 8 on SMP (non-NUMA system)

	cmp	DWORD PTR i$1[rsp], 8
	jne	SHORT $LN20@initialize

; 260  : 			break;

	jmp	$LN21@initialize
$LN20@initialize:

; 261  : 		ap_started = 0;

	mov	BYTE PTR ?ap_started@@3_NA, 0		; ap_started

; 262  : 		
; 263  : 		void* stack_address = x86_64_pmmngr_alloc();

	call	?x86_64_pmmngr_alloc@@YAPEAXXZ		; x86_64_pmmngr_alloc
	mov	QWORD PTR stack_address$9[rsp], rax

; 264  : 		*(uint64_t*)(aligned_address + 16) = (uint64_t)stack_address;

	mov	rax, QWORD PTR aligned_address$[rsp]
	mov	rcx, QWORD PTR stack_address$9[rsp]
	mov	QWORD PTR [rax+16], rcx

; 265  : 		*(uint64_t*)(aligned_address + 24) = ap_init_address;

	mov	rax, QWORD PTR aligned_address$[rsp]
	mov	rcx, QWORD PTR ap_init_address$[rsp]
	mov	QWORD PTR [rax+24], rcx

; 266  : 		*(uint64_t*)(aligned_address + 32) = (kstack_addr + i * 4096);

	imul	eax, DWORD PTR i$1[rsp], 4096		; 00001000H
	cdqe
	mov	rcx, QWORD PTR kstack_addr$[rsp]
	add	rcx, rax
	mov	rax, rcx
	mov	rcx, QWORD PTR aligned_address$[rsp]
	mov	QWORD PTR [rcx+32], rax

; 267  : 		void* cpu_struc = (void*)x86_64_phys_to_virt((uint64_t)x86_64_pmmngr_alloc());

	call	?x86_64_pmmngr_alloc@@YAPEAXXZ		; x86_64_pmmngr_alloc
	mov	rcx, rax
	call	?x86_64_phys_to_virt@@YA_K_K@Z		; x86_64_phys_to_virt
	mov	QWORD PTR cpu_struc$7[rsp], rax

; 268  : 		cpu_t *cpu = (cpu_t*)cpu_struc;

	mov	rax, QWORD PTR cpu_struc$7[rsp]
	mov	QWORD PTR cpu$8[rsp], rax

; 269  : 		cpu->id = i;

	mov	rax, QWORD PTR cpu$8[rsp]
	movzx	ecx, BYTE PTR i$1[rsp]
	mov	BYTE PTR [rax], cl

; 270  : 		*(uint64_t*)(aligned_address + 40) = (uint64_t)cpu_struc;

	mov	rax, QWORD PTR aligned_address$[rsp]
	mov	rcx, QWORD PTR cpu_struc$7[rsp]
	mov	QWORD PTR [rax+40], rcx

; 271  : 		
; 272  : 		for (int i = 0; i < 100000; i++)

	mov	DWORD PTR i$5[rsp], 0
	jmp	SHORT $LN19@initialize
$LN18@initialize:
	mov	eax, DWORD PTR i$5[rsp]
	inc	eax
	mov	DWORD PTR i$5[rsp], eax
$LN19@initialize:
	cmp	DWORD PTR i$5[rsp], 100000		; 000186a0H
	jge	SHORT $LN17@initialize

; 273  : 			;

	jmp	SHORT $LN18@initialize
$LN17@initialize:

; 274  : 
; 275  : 		write_apic_register(LAPIC_REGISTER_ICR, icr_dest(i) | 0x4500);

	mov	ecx, DWORD PTR i$1[rsp]
	call	?icr_dest@@YA_KI@Z			; icr_dest
	or	rax, 17664				; 00004500H
	mov	rdx, rax
	mov	cx, 48					; 00000030H
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register
$LN16@initialize:

; 276  : 		while (icr_busy());

	call	?icr_busy@@YA_NXZ			; icr_busy
	movzx	eax, al
	test	eax, eax
	je	SHORT $LN15@initialize
	jmp	SHORT $LN16@initialize
$LN15@initialize:

; 277  : 
; 278  : 		for (int i = 0; i < 100000; i++)

	mov	DWORD PTR i$3[rsp], 0
	jmp	SHORT $LN14@initialize
$LN13@initialize:
	mov	eax, DWORD PTR i$3[rsp]
	inc	eax
	mov	DWORD PTR i$3[rsp], eax
$LN14@initialize:
	cmp	DWORD PTR i$3[rsp], 100000		; 000186a0H
	jge	SHORT $LN12@initialize

; 279  : 			;

	jmp	SHORT $LN13@initialize
$LN12@initialize:

; 280  : 	
; 281  : 		//!startup ipi
; 282  : 		for (int j = 0; j < 2; j++) {

	mov	DWORD PTR j$6[rsp], 0
	jmp	SHORT $LN11@initialize
$LN10@initialize:
	mov	eax, DWORD PTR j$6[rsp]
	inc	eax
	mov	DWORD PTR j$6[rsp], eax
$LN11@initialize:
	cmp	DWORD PTR j$6[rsp], 2
	jge	SHORT $LN9@initialize

; 283  : 			size_t startup_ipi = icr_dest(i) | 0x4600 | ((size_t)x86_64_virt_to_phys((size_t)address) >> 12);

	mov	ecx, DWORD PTR i$1[rsp]
	call	?icr_dest@@YA_KI@Z			; icr_dest
	or	rax, 17920				; 00004600H
	mov	QWORD PTR tv149[rsp], rax
	mov	rcx, QWORD PTR address$[rsp]
	call	?x86_64_virt_to_phys@@YA_K_K@Z		; x86_64_virt_to_phys
	shr	rax, 12
	mov	rcx, QWORD PTR tv149[rsp]
	or	rcx, rax
	mov	rax, rcx
	mov	QWORD PTR startup_ipi$10[rsp], rax

; 284  : 			write_apic_register(LAPIC_REGISTER_ICR, startup_ipi);

	mov	rdx, QWORD PTR startup_ipi$10[rsp]
	mov	cx, 48					; 00000030H
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register
$LN8@initialize:

; 285  : 			while (icr_busy());

	call	?icr_busy@@YA_NXZ			; icr_busy
	movzx	eax, al
	test	eax, eax
	je	SHORT $LN7@initialize
	jmp	SHORT $LN8@initialize
$LN7@initialize:

; 286  : 		}

	jmp	SHORT $LN10@initialize
$LN9@initialize:
$LN6@initialize:

; 287  : 		
; 288  : 		do {
; 289  : 			x64_pause();

	call	x64_pause

; 290  : 		} while (!ap_started);

	movzx	eax, BYTE PTR ?ap_started@@3_NA		; ap_started
	test	eax, eax
	je	SHORT $LN6@initialize

; 291  : 		for (int i = 0; i < 100000; i++)

	mov	DWORD PTR i$4[rsp], 0
	jmp	SHORT $LN3@initialize
$LN2@initialize:
	mov	eax, DWORD PTR i$4[rsp]
	inc	eax
	mov	DWORD PTR i$4[rsp], eax
$LN3@initialize:
	cmp	DWORD PTR i$4[rsp], 100000		; 000186a0H
	jge	SHORT $LN1@initialize

; 292  : 			;

	jmp	SHORT $LN2@initialize
$LN1@initialize:

; 293  : 	}

	jmp	$LN22@initialize
$LN21@initialize:

; 294  : 
; 295  : }

	add	rsp, 152				; 00000098H
	ret	0
?initialize_cpu@@YAXI@Z ENDP				; initialize_cpu
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
?x86_64_ap_started@@YAXXZ PROC				; x86_64_ap_started

; 298  : 	ap_started = true;

	mov	BYTE PTR ?ap_started@@3_NA, 1		; ap_started

; 299  : }

	ret	0
?x86_64_ap_started@@YAXXZ ENDP				; x86_64_ap_started
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
high_part$1 = 32
low_part$2 = 36
msr$3 = 40
reg_next_addr$4 = 48
reg_addr$5 = 56
reg_addr$6 = 64
reg$ = 96
value$ = 104
?write_apic_register@@YAXG_K@Z PROC			; write_apic_register

; 79   : void write_apic_register(uint16_t reg, uint64_t value){

$LN6:
	mov	QWORD PTR [rsp+16], rdx
	mov	WORD PTR [rsp+8], cx
	sub	rsp, 88					; 00000058H

; 80   : 
; 81   : 	if (x2apic){

	movzx	eax, BYTE PTR x2apic
	test	eax, eax
	je	SHORT $LN3@write_apic

; 82   : 
; 83   : 		size_t msr = IA32_X2APIC_REGISTER_BASE_MSR + reg;

	movzx	eax, WORD PTR reg$[rsp]
	add	eax, 2048				; 00000800H
	cdqe
	mov	QWORD PTR msr$3[rsp], rax

; 84   : 		x64_write_msr(msr, value);

	mov	rdx, QWORD PTR value$[rsp]
	mov	rcx, QWORD PTR msr$3[rsp]
	call	x64_write_msr

; 85   : 	}
; 86   : 	else {

	jmp	$LN2@write_apic
$LN3@write_apic:

; 87   : 
; 88   : 		if (reg == LAPIC_REGISTER_ICR){

	movzx	eax, WORD PTR reg$[rsp]
	cmp	eax, 48					; 00000030H
	jne	SHORT $LN1@write_apic

; 89   : 
; 90   : 			volatile uint32_t* reg_addr = raw_offset<volatile uint32_t*>(apic, reg << 4);

	movzx	eax, WORD PTR reg$[rsp]
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_addr$5[rsp], rax

; 91   : 			volatile uint32_t* reg_next_addr = raw_offset<volatile uint32_t*>(apic, (reg + 1) << 4);

	movzx	eax, WORD PTR reg$[rsp]
	inc	eax
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_next_addr$4[rsp], rax

; 92   : 			uint32_t low_part = value & UINT32_MAX;

	mov	eax, -1					; ffffffffH
	mov	rcx, QWORD PTR value$[rsp]
	and	rcx, rax
	mov	rax, rcx
	mov	DWORD PTR low_part$2[rsp], eax

; 93   : 			uint32_t high_part = (value >> 32);

	mov	rax, QWORD PTR value$[rsp]
	shr	rax, 32					; 00000020H
	mov	DWORD PTR high_part$1[rsp], eax

; 94   : 			*reg_next_addr = high_part;

	mov	rax, QWORD PTR reg_next_addr$4[rsp]
	mov	ecx, DWORD PTR high_part$1[rsp]
	mov	DWORD PTR [rax], ecx

; 95   : 			x64_mfence();

	call	x64_mfence

; 96   : 			*reg_addr = low_part;

	mov	rax, QWORD PTR reg_addr$5[rsp]
	mov	ecx, DWORD PTR low_part$2[rsp]
	mov	DWORD PTR [rax], ecx
$LN1@write_apic:

; 97   : 		}
; 98   : 		volatile uint32_t* reg_addr = raw_offset<volatile uint32_t*>(apic, reg << 4);

	movzx	eax, WORD PTR reg$[rsp]
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_addr$6[rsp], rax

; 99   : 		*reg_addr = value;

	mov	rax, QWORD PTR reg_addr$6[rsp]
	mov	ecx, DWORD PTR value$[rsp]
	mov	DWORD PTR [rax], ecx
$LN2@write_apic:

; 100  : 	}
; 101  : }

	add	rsp, 88					; 00000058H
	ret	0
?write_apic_register@@YAXG_K@Z ENDP			; write_apic_register
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
msr$1 = 32
reg_addr$2 = 40
reg_next_addr$3 = 48
reg_addr$4 = 56
reg$ = 80
?read_apic_register@@YA_KG@Z PROC			; read_apic_register

; 59   : uint64_t read_apic_register(uint16_t reg){

$LN6:
	mov	WORD PTR [rsp+8], cx
	sub	rsp, 72					; 00000048H

; 60   : 
; 61   : 	if (x2apic){

	movzx	eax, BYTE PTR x2apic
	test	eax, eax
	je	SHORT $LN3@read_apic_

; 62   : 		size_t msr = IA32_X2APIC_REGISTER_BASE_MSR + reg;

	movzx	eax, WORD PTR reg$[rsp]
	add	eax, 2048				; 00000800H
	cdqe
	mov	QWORD PTR msr$1[rsp], rax

; 63   : 		return x64_read_msr(msr);

	mov	rcx, QWORD PTR msr$1[rsp]
	call	x64_read_msr
	jmp	$LN4@read_apic_

; 64   : 	}
; 65   : 	else{

	jmp	$LN2@read_apic_
$LN3@read_apic_:

; 66   : 
; 67   : 		if (reg == LAPIC_REGISTER_ICR){

	movzx	eax, WORD PTR reg$[rsp]
	cmp	eax, 48					; 00000030H
	jne	SHORT $LN1@read_apic_

; 68   : 			volatile uint32_t* reg_addr = raw_offset<volatile uint32_t*>(apic, reg << 4);

	movzx	eax, WORD PTR reg$[rsp]
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_addr$2[rsp], rax

; 69   : 			volatile uint32_t* reg_next_addr = raw_offset<volatile uint32_t*>(apic, (reg + 1) << 4);

	movzx	eax, WORD PTR reg$[rsp]
	inc	eax
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_next_addr$3[rsp], rax

; 70   : 			return *reg_addr | ((uint64_t)*reg_next_addr << 32);

	mov	rax, QWORD PTR reg_addr$2[rsp]
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
	mov	rcx, QWORD PTR reg_next_addr$3[rsp]
	mov	ecx, DWORD PTR [rcx]
	mov	ecx, ecx
	shl	rcx, 32					; 00000020H
	or	rax, rcx
	jmp	SHORT $LN4@read_apic_
$LN1@read_apic_:

; 71   : 		}
; 72   : 		volatile uint32_t* reg_addr = raw_offset<volatile uint32_t*>(apic, reg << 4);

	movzx	eax, WORD PTR reg$[rsp]
	shl	eax, 4
	mov	edx, eax
	mov	rcx, QWORD PTR apic
	call	??$raw_offset@PECIPEAX@@YAPECIPEAXH@Z	; raw_offset<unsigned int volatile * __ptr64,void * __ptr64>
	mov	QWORD PTR reg_addr$4[rsp], rax

; 73   : 		return *reg_addr;

	mov	rax, QWORD PTR reg_addr$4[rsp]
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
$LN2@read_apic_:
$LN4@read_apic_:

; 74   : 	}
; 75   : }

	add	rsp, 72					; 00000048H
	ret	0
?read_apic_register@@YA_KG@Z ENDP			; read_apic_register
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
?apic_local_eoi@@YAXXZ PROC				; apic_local_eoi

; 105  : void apic_local_eoi(){

$LN3:
	sub	rsp, 40					; 00000028H

; 106  : 
; 107  : 	write_apic_register(LAPIC_REGISTER_EOI, 0);

	xor	edx, edx
	mov	cx, 11
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register

; 108  : }

	add	rsp, 40					; 00000028H
	ret	0
?apic_local_eoi@@YAXXZ ENDP				; apic_local_eoi
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\aurora kernel\kernel\arch\x86_64\x86_64_apic.cpp
_TEXT	SEGMENT
apic_base$ = 32
timer_vector$ = 40
timer_reg$ = 48
bsp$ = 80
?x86_64_initialize_apic@@YAH_N@Z PROC			; x86_64_initialize_apic

; 159  : int x86_64_initialize_apic(bool bsp) {

$LN9:
	mov	BYTE PTR [rsp+8], cl
	sub	rsp, 72					; 00000048H

; 160  : 
; 161  : 	size_t apic_base;
; 162  : 	if (bsp)

	movzx	eax, BYTE PTR bsp$[rsp]
	test	eax, eax
	je	SHORT $LN6@x86_64_ini

; 163  : 		apic_base = (size_t)x86_64_phys_to_virt(0xFEE00000);

	mov	ecx, -18874368				; fee00000H
	call	?x86_64_phys_to_virt@@YA_K_K@Z		; x86_64_phys_to_virt
	mov	QWORD PTR apic_base$[rsp], rax

; 164  : 	else

	jmp	SHORT $LN5@x86_64_ini
$LN6@x86_64_ini:

; 165  : 		apic_base =  x64_read_msr(IA32_APIC_BASE_MSR);

	mov	ecx, 27
	call	x64_read_msr
	mov	QWORD PTR apic_base$[rsp], rax
$LN5@x86_64_ini:

; 166  : 	apic_timer_count = 0;

	mov	DWORD PTR apic_timer_count, 0

; 167  : 	//map_page (0xFEE00000, 0xFEE00000,0);
; 168  : 
; 169  : 	apic = (void*)apic_base;

	mov	rax, QWORD PTR apic_base$[rsp]
	mov	QWORD PTR apic, rax

; 170  : 
; 171  : 	if (x2apic_supported()) {

	call	?x2apic_supported@@YA_NXZ		; x2apic_supported
	movzx	eax, al
	test	eax, eax
	je	SHORT $LN4@x86_64_ini

; 172  : 		x2apic = true;

	mov	BYTE PTR x2apic, 1

; 173  : 		apic_base |= IA32_APIC_BASE_MSR_X2APIC;

	mov	rax, QWORD PTR apic_base$[rsp]
	bts	rax, 10
	mov	QWORD PTR apic_base$[rsp], rax
$LN4@x86_64_ini:

; 174  : 	}
; 175  : 
; 176  : 	apic_base |= IA32_APIC_BASE_MSR_ENABLE;

	mov	rax, QWORD PTR apic_base$[rsp]
	bts	rax, 11
	mov	QWORD PTR apic_base$[rsp], rax

; 177  : 	//! Sends EOI to APIC
; 178  : 	if (bsp)

	movzx	eax, BYTE PTR bsp$[rsp]
	test	eax, eax
	je	SHORT $LN3@x86_64_ini

; 179  : 		x64_write_msr(IA32_APIC_BASE_MSR,x86_64_virt_to_phys(apic_base));

	mov	rcx, QWORD PTR apic_base$[rsp]
	call	?x86_64_virt_to_phys@@YA_K_K@Z		; x86_64_virt_to_phys
	mov	rdx, rax
	mov	ecx, 27
	call	x64_write_msr

; 180  : 	else

	jmp	SHORT $LN2@x86_64_ini
$LN3@x86_64_ini:

; 181  : 		x64_write_msr(IA32_APIC_BASE_MSR, apic_base);

	mov	rdx, QWORD PTR apic_base$[rsp]
	mov	ecx, 27
	call	x64_write_msr
$LN2@x86_64_ini:

; 182  : 	//! Sends EOI to APIC
; 183  : 	setvect(0xFF, apic_spurious_interrupt);

	lea	rdx, OFFSET FLAT:?apic_spurious_interrupt@@YAX_KPEAX@Z ; apic_spurious_interrupt
	mov	ecx, 255				; 000000ffH
	call	?setvect@@YAX_KP6AX0PEAX@Z@Z		; setvect

; 184  : 	write_apic_register(LAPIC_REGISTER_SVR, read_apic_register(LAPIC_REGISTER_SVR) |
; 185  : 		IA32_APIC_SVR_ENABLE | 0xFF);

	mov	cx, 15
	call	?read_apic_register@@YA_KG@Z		; read_apic_register
	bts	rax, 8
	or	rax, 255				; 000000ffH
	mov	rdx, rax
	mov	cx, 15
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register

; 186  : 
; 187  : 
; 188  : 	//!Register the time speed
; 189  : 	write_apic_register(LAPIC_REGISTER_TMRDIV, 0xa);  //0xa

	mov	edx, 10
	mov	cx, 62					; 0000003eH
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register

; 190  : 
; 191  : 	/*! timer initialized*/
; 192  : 	size_t timer_vector = 0x40;

	mov	QWORD PTR timer_vector$[rsp], 64	; 00000040H

; 193  : 	setvect(timer_vector, apic_timer_interrupt);

	lea	rdx, OFFSET FLAT:?apic_timer_interrupt@@YAX_KPEAX@Z ; apic_timer_interrupt
	mov	rcx, QWORD PTR timer_vector$[rsp]
	call	?setvect@@YAX_KP6AX0PEAX@Z@Z		; setvect

; 194  : 
; 195  : 	size_t timer_reg = (1 << 17) | timer_vector;

	mov	rax, QWORD PTR timer_vector$[rsp]
	bts	rax, 17
	mov	QWORD PTR timer_reg$[rsp], rax

; 196  : 	write_apic_register(LAPIC_REGISTER_LVT_TIMER, timer_reg);

	mov	rdx, QWORD PTR timer_reg$[rsp]
	mov	cx, 50					; 00000032H
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register

; 197  : 	io_wait();

	call	?io_wait@@YAXXZ				; io_wait

; 198  : 	write_apic_register(LAPIC_REGISTER_TMRINITCNT, 76);  //100 , 500

	mov	edx, 76					; 0000004cH
	mov	cx, 56					; 00000038H
	call	?write_apic_register@@YAXG_K@Z		; write_apic_register

; 199  : 
; 200  : 
; 201  : 	x64_outportb(PIC1_DATA, 0xFF);

	mov	dl, 255					; 000000ffH
	mov	cx, 33					; 00000021H
	call	x64_outportb

; 202  : 	io_wait();

	call	?io_wait@@YAXXZ				; io_wait

; 203  : 	x64_outportb(PIC2_DATA, 0xFF);

	mov	dl, 255					; 000000ffH
	mov	cx, 161					; 000000a1H
	call	x64_outportb

; 204  : 
; 205  : 	//! Finally Intialize I/O APIC
; 206  : 	//map_page (ioapic_base,ioapic_base,0);
; 207  : 	if (bsp)

	movzx	eax, BYTE PTR bsp$[rsp]
	test	eax, eax
	je	SHORT $LN1@x86_64_ini

; 208  : 		ioapic_init((void*)x86_64_phys_to_virt(0xfec00000));

	mov	ecx, -20971520				; fec00000H
	call	?x86_64_phys_to_virt@@YA_K_K@Z		; x86_64_phys_to_virt
	mov	rcx, rax
	call	?ioapic_init@@YAXPEAX@Z			; ioapic_init
$LN1@x86_64_ini:

; 209  : 	return 0;

	xor	eax, eax

; 210  : }

	add	rsp, 72					; 00000048H
	ret	0
?x86_64_initialize_apic@@YAH_N@Z ENDP			; x86_64_initialize_apic
_TEXT	ENDS
END
