{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668509329386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668509329386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 11:48:49 2022 " "Processing started: Tue Nov 15 11:48:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668509329386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509329386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509329386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668509329548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668509329548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder_7-Behav " "Found design unit 1: segment_decoder_7-Behav" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334833 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder_7 " "Found entity 1: segment_decoder_7" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509334833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-behav " "Found design unit 1: pseudo_random_generator-behav" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334833 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509334833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronous_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronous_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronous_counter-behav " "Found design unit 1: synchronous_counter-behav" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334834 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronous_counter " "Found entity 1: synchronous_counter" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509334834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_flashing_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_flashing_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programmable_flashing_digits-Behav " "Found design unit 1: programmable_flashing_digits-Behav" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334834 ""} { "Info" "ISGN_ENTITY_NAME" "1 programmable_flashing_digits " "Found entity 1: programmable_flashing_digits" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668509334834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509334834 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "st_logic pseudo_random_generator.vhd(8) " "VHDL error at pseudo_random_generator.vhd(8): object \"st_logic\" is used but not declared" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 8 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1668509334834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668509334890 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 15 11:48:54 2022 " "Processing ended: Tue Nov 15 11:48:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668509334890 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668509334890 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668509334890 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509334890 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668509335517 ""}
