PPA Report for parity_regfile.v (Module: parity_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 84
FF Count: 272
IO Count: 44
Cell Count: 505

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 687.76 MHz
End-to-End Path Delay: 6.286 ns
Reg-to-Reg Critical Path Delay: 1.256 ns

POWER METRICS:
-------------
Total Power Consumption: 0.459 W
