# PWM and Logic Analyzer (LA)
## Experiment instruction
1. clone to Mbed Studio
2. replace `main.cpp`
3. use logic analyzer and its corresponding software
4. arrange the line input output as follows:
![image](./result/排線1.jpg =500x)		![image](./result/排線2.jpg =500x)
5. set input sigal trigger condition to rising edge
![image](./result/logic_analyzer.png)