read -sv run_verilog_mid/adder_32b_18_57_50ff28beb030f78e16eb2ca8353ae8e7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_57_50ff28beb030f78e16eb2ca8353ae8e7_yosys.v
