
*** Running vivado
    with args -log vga_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vga_module.tcl -notrace
Command: synth_design -top vga_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 296.410 ; gain = 76.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_module' [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:44]
INFO: [Synth 8-3491] module 'sync_signals_generator' declared at 'C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:7' bound to instance 'VGA_SYNC' of component 'sync_signals_generator' [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:173]
INFO: [Synth 8-638] synthesizing module 'sync_signals_generator' [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sync_signals_generator' (1#1) [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:18]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'up_down_counter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:6' bound to instance 'CHANGE_Rectangle_Height' of component 'up_down_counter' [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:18]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (2#1) [C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:4' bound to instance 'DIVIDER' of component 'clock_divider' [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:195]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:20]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'megaHzClock_25MHz' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:50]
INFO: [Synth 8-638] synthesizing module 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter' (3#1) [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'kiloHzClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:63]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized1' [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 99999 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized1' (3#1) [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'hundredHzClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:76]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized3' [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized3' (3#1) [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tenHzClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:89]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'oneHzClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:102]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'singleSecondsClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:115]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tensSecondsClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:128]
INFO: [Synth 8-638] synthesizing module 'downcounter__parameterized5' [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downcounter__parameterized5' (3#1) [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:16]
	Parameter period bound to: 9 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'singleMinutesClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:141]
	Parameter period bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'downcounter' declared at 'C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:6' bound to instance 'tensMinutesClock' of component 'downcounter' [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [C:/Vivado_Git/VGA_Reaction_Game/clock_divider.vhd:20]
	Parameter p1_x_offset bound to: 50 - type: integer 
	Parameter p1_y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Player1_Display' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:10' bound to instance 'Player' of component 'Player1_Display' [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:232]
INFO: [Synth 8-638] synthesizing module 'Player1_Display' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:30]
	Parameter p1_width bound to: 10 - type: integer 
	Parameter p1_x_offset bound to: 50 - type: integer 
	Parameter p1_y_offset bound to: 450 - type: integer 
	Parameter display_x_offset bound to: 50 - type: integer 
	Parameter display_y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Player_Display' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:15' bound to instance 'Player' of component 'Player_Display' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Player_Display' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:33]
	Parameter display_x_offset bound to: 50 - type: integer 
	Parameter display_y_offset bound to: 450 - type: integer 
	Parameter px_offset bound to: 50 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'P' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:15' bound to instance 'Letter_P' of component 'P' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:155]
INFO: [Synth 8-638] synthesizing module 'P' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:33]
	Parameter px_offset bound to: 50 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle' (5#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized1' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized1' (5#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 60 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Right' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized3' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 60 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized3' (5#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized5' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 50 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized5' (5#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'P' (6#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/P.vhd:33]
	Parameter px_offset bound to: 65 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'L' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/L.vhd:15' bound to instance 'Letter_L' of component 'L' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:173]
INFO: [Synth 8-638] synthesizing module 'L' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/L.vhd:33]
	Parameter px_offset bound to: 65 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 65 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Full_Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/L.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized7' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 65 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized7' (6#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 65 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/L.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized9' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 65 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized9' (6#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'L' (7#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/L.vhd:33]
	Parameter px_offset bound to: 80 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'A' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:15' bound to instance 'Letter_A' of component 'A' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:191]
INFO: [Synth 8-638] synthesizing module 'A' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:33]
	Parameter px_offset bound to: 80 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized11' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized11' (7#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Full_Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized13' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized13' (7#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 90 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Full_Right' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized15' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 90 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized15' (7#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized17' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 80 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized17' (7#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'A' (8#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/A.vhd:33]
	Parameter px_offset bound to: 95 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Y' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:15' bound to instance 'Letter_Y' of component 'Y' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Y' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:33]
	Parameter px_offset bound to: 95 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 95 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized19' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 95 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized19' (8#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 105 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Right' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized21' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 105 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized21' (8#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 95 - type: integer 
	Parameter y_offset bound to: 458 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized23' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 95 - type: integer 
	Parameter y_offset bound to: 458 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized23' (8#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 100 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Y_middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized25' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 100 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized25' (8#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Y' (9#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Y.vhd:33]
	Parameter px_offset bound to: 110 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'E' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:15' bound to instance 'Letter_E' of component 'E' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:227]
INFO: [Synth 8-638] synthesizing module 'E' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:33]
	Parameter px_offset bound to: 110 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized27' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized27' (9#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Full_Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized29' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized29' (9#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 458 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized31' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 458 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized31' (9#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized33' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized33' (9#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'E' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/E.vhd:33]
	Parameter px_offset bound to: 125 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'R' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:15' bound to instance 'Letter_R' of component 'R' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:245]
INFO: [Synth 8-638] synthesizing module 'R' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:33]
	Parameter px_offset bound to: 125 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized35' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized35' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Full_Left' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized37' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized37' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 135 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Right' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized39' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 10 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 135 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized39' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized41' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 12 - type: integer 
	Parameter x_offset bound to: 125 - type: integer 
	Parameter y_offset bound to: 460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized41' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 132 - type: integer 
	Parameter y_offset bound to: 462 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Tail_1' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized43' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 132 - type: integer 
	Parameter y_offset bound to: 462 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized43' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter d4_height bound to: 2 - type: integer 
	Parameter d4_width bound to: 1 - type: integer 
	Parameter d4_x_offset bound to: 133 - type: integer 
	Parameter d4_y_offset bound to: 464 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal4' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:10' bound to instance 'Tail_2' of component 'Diagonal4' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Diagonal4' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:28]
	Parameter d4_height bound to: 2 - type: integer 
	Parameter d4_width bound to: 1 - type: integer 
	Parameter d4_x_offset bound to: 133 - type: integer 
	Parameter d4_y_offset bound to: 464 - type: integer 
	Parameter d2_height bound to: 2 - type: integer 
	Parameter d2_width bound to: 1 - type: integer 
	Parameter d2_x_offset bound to: 133 - type: integer 
	Parameter d2_y_offset bound to: 464 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal2' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:10' bound to instance 'Top' of component 'Diagonal2' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Diagonal2' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 2 - type: integer 
	Parameter d2_width bound to: 1 - type: integer 
	Parameter d2_x_offset bound to: 133 - type: integer 
	Parameter d2_y_offset bound to: 464 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 133 - type: integer 
	Parameter y_offset bound to: 464 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized45' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 133 - type: integer 
	Parameter y_offset bound to: 464 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized45' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 134 - type: integer 
	Parameter y_offset bound to: 466 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized47' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 134 - type: integer 
	Parameter y_offset bound to: 466 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized47' (10#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Diagonal2' (11#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 2 - type: integer 
	Parameter d2_width bound to: 1 - type: integer 
	Parameter d2_x_offset bound to: 134 - type: integer 
	Parameter d2_y_offset bound to: 466 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal2' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:10' bound to instance 'Bottom' of component 'Diagonal2' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Diagonal2__parameterized1' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 2 - type: integer 
	Parameter d2_width bound to: 1 - type: integer 
	Parameter d2_x_offset bound to: 134 - type: integer 
	Parameter d2_y_offset bound to: 466 - type: integer 
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 134 - type: integer 
	Parameter y_offset bound to: 466 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:55]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 135 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized49' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 1 - type: integer 
	Parameter x_offset bound to: 135 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized49' (11#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Diagonal2__parameterized1' (11#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Diagonal4' (12#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'R' (13#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/R.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Player_Display' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player_Display.vhd:33]
	Parameter px_offset bound to: 155 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Num1' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:15' bound to instance 'Number' of component 'Num1' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Num1' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:33]
	Parameter px_offset bound to: 155 - type: integer 
	Parameter py_offset bound to: 450 - type: integer 
	Parameter d4_height bound to: 1 - type: integer 
	Parameter d4_width bound to: -1 - type: integer 
	Parameter d4_x_offset bound to: 159 - type: integer 
	Parameter d4_y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal4' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:10' bound to instance 'Head' of component 'Diagonal4' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Diagonal4__parameterized1' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:28]
	Parameter d4_height bound to: 1 - type: integer 
	Parameter d4_width bound to: -1 - type: integer 
	Parameter d4_x_offset bound to: 159 - type: integer 
	Parameter d4_y_offset bound to: 450 - type: integer 
	Parameter d2_height bound to: 1 - type: integer 
	Parameter d2_width bound to: -1 - type: integer 
	Parameter d2_x_offset bound to: 159 - type: integer 
	Parameter d2_y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal2' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:10' bound to instance 'Top' of component 'Diagonal2' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Diagonal2__parameterized3' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 1 - type: integer 
	Parameter d2_width bound to: -1 - type: integer 
	Parameter d2_x_offset bound to: 159 - type: integer 
	Parameter d2_y_offset bound to: 450 - type: integer 
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 159 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized51' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 159 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized51' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 158 - type: integer 
	Parameter y_offset bound to: 451 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized53' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 158 - type: integer 
	Parameter y_offset bound to: 451 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized53' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Diagonal2__parameterized3' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 1 - type: integer 
	Parameter d2_width bound to: -1 - type: integer 
	Parameter d2_x_offset bound to: 158 - type: integer 
	Parameter d2_y_offset bound to: 451 - type: integer 
INFO: [Synth 8-3491] module 'Diagonal2' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:10' bound to instance 'Bottom' of component 'Diagonal2' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Diagonal2__parameterized5' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
	Parameter d2_height bound to: 1 - type: integer 
	Parameter d2_width bound to: -1 - type: integer 
	Parameter d2_x_offset bound to: 158 - type: integer 
	Parameter d2_y_offset bound to: 451 - type: integer 
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 158 - type: integer 
	Parameter y_offset bound to: 451 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Top' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:55]
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 157 - type: integer 
	Parameter y_offset bound to: 452 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized55' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 1 - type: integer 
	Parameter rectangle_width bound to: -1 - type: integer 
	Parameter x_offset bound to: 157 - type: integer 
	Parameter y_offset bound to: 452 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized55' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Diagonal2__parameterized5' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Diagonal4__parameterized1' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Diagonal4.vhd:28]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 159 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Middle' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized57' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 20 - type: integer 
	Parameter rectangle_width bound to: 2 - type: integer 
	Parameter x_offset bound to: 159 - type: integer 
	Parameter y_offset bound to: 450 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized57' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 155 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-3491] module 'Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:15' bound to instance 'Bottom' of component 'Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Rectangle__parameterized59' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
	Parameter rectangle_height bound to: 2 - type: integer 
	Parameter rectangle_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 155 - type: integer 
	Parameter y_offset bound to: 468 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rectangle__parameterized59' (14#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Num1' (15#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Num1.vhd:33]
	Parameter box_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 445 - type: integer 
INFO: [Synth 8-3491] module 'Growing_Rectangle' declared at 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:15' bound to instance 'Rectangle' of component 'Growing_Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Growing_Rectangle' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:32]
	Parameter box_width bound to: 10 - type: integer 
	Parameter x_offset bound to: 110 - type: integer 
	Parameter y_offset bound to: 445 - type: integer 
WARNING: [Synth 8-614] signal 'rectangle_height' is read in the process but is not in the sensitivity list [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Growing_Rectangle' (16#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Growing_Rectangle.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Player1_Display' (17#1) [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Player1_Display.vhd:30]
WARNING: [Synth 8-3848] Net rectangle_red in module/entity vga_module does not have driver. [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:155]
WARNING: [Synth 8-3848] Net rectangle_green in module/entity vga_module does not have driver. [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:156]
WARNING: [Synth 8-3848] Net rectangle_blue in module/entity vga_module does not have driver. [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'vga_module' (18#1) [C:/Vivado_Git/VGA_Reaction_Game/vga_module.vhd:44]
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port clk
WARNING: [Synth 8-3331] design Growing_Rectangle has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized59 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized59 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized57 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized57 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized55 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized55 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized53 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized53 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized51 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized51 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized49 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized49 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized47 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized47 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized45 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized45 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized43 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized43 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized41 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized41 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized39 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized39 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized37 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized37 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized35 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized35 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized33 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized33 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized31 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized31 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized29 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized29 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized27 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized27 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized25 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized25 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized23 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized23 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized21 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized21 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized19 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized19 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized17 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized17 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized15 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized15 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized13 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized11 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized11 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized9 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized7 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized5 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized3 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle__parameterized1 has unconnected port kHz
WARNING: [Synth 8-3331] design Rectangle has unconnected port clk
WARNING: [Synth 8-3331] design Rectangle has unconnected port kHz
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[11]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[10]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[9]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[8]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[7]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[6]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[5]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[4]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[3]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[2]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[1]
WARNING: [Synth 8-3331] design Player1_Display has unconnected port char_colour[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 337.488 ; gain = 117.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 337.488 ; gain = 117.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Basys3_VGA_reference.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_Git/VGA_Reaction_Game/Basys3_VGA_reference.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 644.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_hor_pos_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element current_ver_pos_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element current_val_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:62]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:61]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_y_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'rect_pos_x_reg' [C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.srcs/sources_1/new/Rectangle.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 66    
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 69    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 34    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module sync_signals_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module downcounter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module downcounter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module downcounter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Rectangle__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Growing_Rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module Player1_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kiloHzClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tensMinutesClock/i_zero_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_hor_pos_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element VGA_SYNC/current_ver_pos_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/sync_signal_generator.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element CHANGE_Rectangle_Height/current_val_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/up_down_counter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/hundredHzClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/tenHzClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/oneHzClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleSecondsClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/singleMinutesClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element DIVIDER/kiloHzClock/current_count_reg was removed.  [C:/Vivado_Git/VGA_Reaction_Game/downcounter.vhd:30]
WARNING: [Synth 8-3331] design R has unconnected port clk
WARNING: [Synth 8-3331] design R has unconnected port kHz
WARNING: [Synth 8-3331] design E has unconnected port clk
WARNING: [Synth 8-3331] design E has unconnected port kHz
WARNING: [Synth 8-3331] design Y has unconnected port clk
WARNING: [Synth 8-3331] design Y has unconnected port kHz
WARNING: [Synth 8-3331] design A has unconnected port clk
WARNING: [Synth 8-3331] design A has unconnected port kHz
WARNING: [Synth 8-3331] design L has unconnected port clk
WARNING: [Synth 8-3331] design L has unconnected port kHz
WARNING: [Synth 8-3331] design P has unconnected port clk
WARNING: [Synth 8-3331] design P has unconnected port kHz
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Right/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_L/Full_Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_L/Full_Left/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_L/Full_Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_L/Full_Left/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_L/Bottom/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_L/Full_Left/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_L/Bottom/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_L/Full_Left/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Y_middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Y_middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Right/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_Y/Right/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_Y/Middle/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Top/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Bottom/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Bottom/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Full_Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Full_Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_E/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_E/Middle/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Right/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Right/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Full_Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Full_Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Top/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Tail_2/Top/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Tail_2/Top/Bottom/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Tail_2/Bottom/Bottom/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Tail_2/Bottom/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_R/Tail_1/rect_pos_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Top/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Top/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Left/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Left/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Right/rect_pos_y_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_P/Right/rect_pos_x_reg[0]' (LD) to 'Player/Player/Letter_P/Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Number/Bottom/rect_pos_y_reg[0]' (LD) to 'Player/Number/Head/Bottom/Bottom/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Number/Bottom/rect_pos_x_reg[0]' (LD) to 'Player/Number/Head/Bottom/Bottom/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Number/Middle/rect_pos_y_reg[0]' (LD) to 'Player/Number/Head/Bottom/Bottom/rect_pos_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Player/Number/Middle/rect_pos_x_reg[0]' (LD) to 'Player/Number/Head/Bottom/Bottom/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[1]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[2]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[3]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[4]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[5]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[6]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_y_reg[9]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[6]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[5]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[4]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[2]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[1]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[3]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Top/rect_pos_x_reg[9]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[1]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[2]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[3]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[4]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[5]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[6]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_y_reg[9]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[6]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[5]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[4]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[2]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[1]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[3]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Middle/rect_pos_x_reg[9]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[1]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[2]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[3]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[4]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[5]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[6]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_y_reg[9]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_x_reg[8]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Player/Player/Letter_A/Full_Left/rect_pos_x_reg[7]' (LD) to 'Player/Player/Letter_A/Full_Right/rect_pos_y_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_A/\Full_Right/rect_pos_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_A/\Full_Right/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_L/\Bottom/rect_pos_x_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_L/\Bottom/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_Y/\Right/rect_pos_x_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_Y/\Right/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_E/\Middle/rect_pos_x_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_E/\Middle/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_R/\Tail_1/rect_pos_x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_R/\Tail_1/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Player /Letter_P/\Right/rect_pos_x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Player /Letter_P/\Right/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/Number/Middle/rect_pos_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Player/Number/Middle/rect_pos_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Player/blue_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Right/rect_pos_x_reg[2]) is unused and will be removed from module P.
WARNING: [Synth 8-3332] Sequential element (Right/rect_pos_x_reg[9]) is unused and will be removed from module P.
WARNING: [Synth 8-3332] Sequential element (Bottom/rect_pos_x_reg[6]) is unused and will be removed from module L.
WARNING: [Synth 8-3332] Sequential element (Bottom/rect_pos_x_reg[9]) is unused and will be removed from module L.
WARNING: [Synth 8-3332] Sequential element (Full_Right/rect_pos_x_reg[1]) is unused and will be removed from module A.
WARNING: [Synth 8-3332] Sequential element (Full_Right/rect_pos_x_reg[9]) is unused and will be removed from module A.
WARNING: [Synth 8-3332] Sequential element (Right/rect_pos_x_reg[9]) is unused and will be removed from module Y.
WARNING: [Synth 8-3332] Sequential element (Right/rect_pos_x_reg[3]) is unused and will be removed from module Y.
WARNING: [Synth 8-3332] Sequential element (Middle/rect_pos_x_reg[9]) is unused and will be removed from module E.
WARNING: [Synth 8-3332] Sequential element (Middle/rect_pos_x_reg[3]) is unused and will be removed from module E.
WARNING: [Synth 8-3332] Sequential element (Tail_1/rect_pos_x_reg[2]) is unused and will be removed from module R.
WARNING: [Synth 8-3332] Sequential element (Tail_1/rect_pos_x_reg[9]) is unused and will be removed from module R.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/hundredHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tenHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/oneHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensSecondsClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/singleMinutesClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/tensMinutesClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[4]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[5]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[6]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[7]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[8]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[9]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[10]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[11]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[12]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[13]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[14]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[15]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/current_count_reg[16]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (DIVIDER/kiloHzClock/i_zero_reg) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[9]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[8]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[7]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[6]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[5]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[4]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[2]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (CHANGE_Rectangle_Height/current_val_reg[0]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Player/red_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Player/blue_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Player/green_reg[3]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Player/Number/Middle/rect_pos_x_reg[1]) is unused and will be removed from module vga_module.
WARNING: [Synth 8-3332] Sequential element (Player/Number/Middle/rect_pos_x_reg[9]) is unused and will be removed from module vga_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     6|
|4     |LUT2   |    19|
|5     |LUT3   |     6|
|6     |LUT4   |     5|
|7     |LUT5   |     7|
|8     |LUT6   |     9|
|9     |FDCE   |    23|
|10    |FDPE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------------+------+
|      |Instance              |Module                 |Cells |
+------+----------------------+-----------------------+------+
|1     |top                   |                       |    98|
|2     |  DIVIDER             |clock_divider          |     6|
|3     |    megaHzClock_25MHz |downcounter            |     6|
|4     |  VGA_SYNC            |sync_signals_generator |    75|
+------+----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 644.457 ; gain = 424.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 644.457 ; gain = 117.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 644.457 ; gain = 424.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

400 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 644.457 ; gain = 425.098
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/VGA_Reaction_Game/VGA_Reaction_Game.runs/synth_1/vga_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 644.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 22:29:47 2018...
