<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>matrixmul_5</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>matrixmul_5</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.670</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>275</Best-caseLatency>
<Average-caseLatency>275</Average-caseLatency>
<Worst-caseLatency>275</Worst-caseLatency>
<Best-caseRealTimeLatency>2.750 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.750 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.750 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>276</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_input_A1_loop_input_A2>
<Name>loop_input_A1_loop_input_A2</Name>
<TripCount>64</TripCount>
<Latency>66</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop_input_A1_loop_input_A2>
<loop_input_B1_loop_input_B2>
<Name>loop_input_B1_loop_input_B2</Name>
<TripCount>64</TripCount>
<Latency>66</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop_input_B1_loop_input_B2>
<loop1_loop2>
<Name>loop1_loop2</Name>
<TripCount>64</TripCount>
<Latency>67</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</loop1_loop2>
<loop_output_C1_loop_output_C2>
<Name>loop_output_C1_loop_output_C2</Name>
<TripCount>64</TripCount>
<Latency>68</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</loop_output_C1_loop_output_C2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<DSP48E>16</DSP48E>
<FF>2775</FF>
<LUT>3914</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>matrixmul_5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>matrixmul_5</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_A_TDATA</name>
<Object>in_A_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>in_A_TVALID</name>
<Object>in_A_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_A_TREADY</name>
<Object>in_A_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_A_TLAST</name>
<Object>in_A_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_C_TDATA</name>
<Object>out_C_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>out_C_TVALID</name>
<Object>out_C_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_C_TREADY</name>
<Object>out_C_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_C_TLAST</name>
<Object>out_C_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
