// Seed: 3336784697
module module_0 (
    input uwire id_0,
    input supply0 id_1
    , id_10, id_11,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8
);
  wire id_12;
  tri id_13, id_14, id_15 = id_15 <= 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    output tri0 id_7
    , id_13,
    output wor id_8,
    input wand id_9,
    output uwire id_10,
    input supply1 id_11
);
  assign id_7 = 1;
  module_0(
      id_11, id_11, id_8, id_4, id_11, id_9, id_9, id_9, id_6
  );
endmodule
