

================================================================
== Vivado HLS Report for 'video_crop'
================================================================
* Date:           Fri Feb 18 21:43:43 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        video_crop
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    392|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|     271|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     271|    476|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_158_p2            |     *    |      4|  0|  20|          32|          32|
    |add_ln13_1_fu_196_p2       |     +    |      0|  0|  38|           1|          31|
    |add_ln13_fu_178_p2         |     +    |      0|  0|  71|          64|           1|
    |add_ln24_fu_144_p2         |     +    |      0|  0|  39|          32|           2|
    |j_fu_231_p2                |     +    |      0|  0|  38|           1|          31|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_173_p2        |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln16_fu_168_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_V_fu_222_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_user_V_fu_216_p2       |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_210_p2          |    or    |      0|  0|  31|          31|          31|
    |select_ln13_1_fu_202_p3    |  select  |      0|  0|  31|           1|          31|
    |select_ln13_fu_184_p3      |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      4|  0| 392|         328|         325|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_126_p4  |   9|          2|   31|         62|
    |i_0_reg_122                   |   9|          2|   31|         62|
    |indvar_flatten_reg_111        |   9|          2|   64|        128|
    |m_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |val_assign_reg_133            |   9|          2|   31|         62|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|  161|        324|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln24_reg_242                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bound_reg_247                    |  64|   0|   64|          0|
    |i_0_reg_122                      |  31|   0|   31|          0|
    |icmp_ln13_reg_252                |   1|   0|    1|          0|
    |icmp_ln13_reg_252_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_111           |  64|   0|   64|          0|
    |select_ln13_1_reg_261            |  31|   0|   31|          0|
    |tmp_last_V_reg_271               |   1|   0|    1|          0|
    |tmp_user_V_reg_266               |   1|   0|    1|          0|
    |val_assign_reg_133               |  31|   0|   31|          0|
    |video_data_V_reg_276             |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 271|   0|  271|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       video_crop      | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |       video_crop      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       video_crop      | return value |
|ap_done              | out |    1| ap_ctrl_hs |       video_crop      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       video_crop      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       video_crop      | return value |
|mode_V               |  in |    1|   ap_none  |         mode_V        |    scalar    |
|s_axis_video_TDATA   |  in |    8|    axis    | s_axis_video_V_data_V |    pointer   |
|s_axis_video_TVALID  |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TREADY  | out |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TDEST   |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TKEEP   |  in |    1|    axis    | s_axis_video_V_keep_V |    pointer   |
|s_axis_video_TSTRB   |  in |    1|    axis    | s_axis_video_V_strb_V |    pointer   |
|s_axis_video_TUSER   |  in |    1|    axis    | s_axis_video_V_user_V |    pointer   |
|s_axis_video_TLAST   |  in |    1|    axis    | s_axis_video_V_last_V |    pointer   |
|s_axis_video_TID     |  in |    1|    axis    |  s_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA   | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|hsize_in             |  in |   32|   ap_none  |        hsize_in       |    scalar    |
|vsize_in             |  in |   32|   ap_none  |        vsize_in       |    scalar    |
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode_V), !map !36"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_axis_video_V_data_V), !map !42"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_keep_V), !map !46"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_strb_V), !map !50"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !54"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !58"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !62"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !66"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !70"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !74"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !78"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !82"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !86"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !90"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !94"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !98"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !102"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @video_crop_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 24 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 25 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video_crop/video_crop.cpp:8]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video_crop/video_crop.cpp:9]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln24 = add nsw i32 %hsize_in_read, -1" [video_crop/video_crop.cpp:24]   --->   Operation 28 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 29 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 30 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [video_crop/video_crop.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln13, %.reset ]" [video_crop/video_crop.cpp:13]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %0 ], [ %select_ln13_1, %.reset ]" [video_crop/video_crop.cpp:13]   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%val_assign = phi i31 [ 0, %0 ], [ %j, %.reset ]"   --->   Operation 35 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [video_crop/video_crop.cpp:15]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i31 %val_assign to i32" [video_crop/video_crop.cpp:16]   --->   Operation 37 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp slt i32 %zext_ln16, %hsize_in_read" [video_crop/video_crop.cpp:16]   --->   Operation 38 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.77ns)   --->   "%icmp_ln13 = icmp eq i64 %indvar_flatten, %bound" [video_crop/video_crop.cpp:13]   --->   Operation 39 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (3.52ns)   --->   "%add_ln13 = add i64 %indvar_flatten, 1" [video_crop/video_crop.cpp:13]   --->   Operation 40 'add' 'add_ln13' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %2, label %.reset" [video_crop/video_crop.cpp:13]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%select_ln13 = select i1 %icmp_ln16, i31 %val_assign, i31 0" [video_crop/video_crop.cpp:13]   --->   Operation 42 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i31 %select_ln13 to i32" [video_crop/video_crop.cpp:13]   --->   Operation 43 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.52ns)   --->   "%add_ln13_1 = add i31 1, %i_0" [video_crop/video_crop.cpp:13]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.73ns)   --->   "%select_ln13_1 = select i1 %icmp_ln16, i31 %i_0, i31 %add_ln13_1" [video_crop/video_crop.cpp:13]   --->   Operation 45 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln19 = or i31 %select_ln13, %select_ln13_1" [video_crop/video_crop.cpp:19]   --->   Operation 46 'or' 'or_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i31 %or_ln19, 0" [video_crop/video_crop.cpp:19]   --->   Operation 47 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%tmp_last_V = icmp eq i32 %zext_ln13, %add_ln24" [video_crop/video_crop.cpp:24]   --->   Operation 48 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%video_data_V = trunc i31 %select_ln13 to i8" [video_crop/video_crop.cpp:28]   --->   Operation 49 'trunc' 'video_data_V' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%j = add i31 1, %select_ln13" [video_crop/video_crop.cpp:16]   --->   Operation 50 'add' 'j' <Predicate = (!icmp_ln13)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [video_crop/video_crop.cpp:37]   --->   Operation 51 'write' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [video_crop/video_crop.cpp:15]   --->   Operation 52 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [video_crop/video_crop.cpp:15]   --->   Operation 53 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [video_crop/video_crop.cpp:37]   --->   Operation 54 'write' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [video_crop/video_crop.cpp:16]   --->   Operation 55 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [video_crop/video_crop.cpp:44]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ hsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsize_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
vsize_in_read     (read         ) [ 000000]
hsize_in_read     (read         ) [ 001110]
specinterface_ln8 (specinterface) [ 000000]
specinterface_ln9 (specinterface) [ 000000]
add_ln24          (add          ) [ 001110]
cast              (zext         ) [ 000000]
cast1             (zext         ) [ 000000]
bound             (mul          ) [ 001110]
br_ln13           (br           ) [ 011110]
indvar_flatten    (phi          ) [ 001000]
i_0               (phi          ) [ 001000]
val_assign        (phi          ) [ 001000]
specpipeline_ln15 (specpipeline ) [ 000000]
zext_ln16         (zext         ) [ 000000]
icmp_ln16         (icmp         ) [ 000000]
icmp_ln13         (icmp         ) [ 001110]
add_ln13          (add          ) [ 011110]
br_ln13           (br           ) [ 000000]
select_ln13       (select       ) [ 000000]
zext_ln13         (zext         ) [ 000000]
add_ln13_1        (add          ) [ 000000]
select_ln13_1     (select       ) [ 011110]
or_ln19           (or           ) [ 000000]
tmp_user_V        (icmp         ) [ 001110]
tmp_last_V        (icmp         ) [ 001110]
video_data_V      (trunc        ) [ 001110]
j                 (add          ) [ 011110]
specpipeline_ln15 (specpipeline ) [ 000000]
specpipeline_ln15 (specpipeline ) [ 000000]
write_ln37        (write        ) [ 000000]
br_ln16           (br           ) [ 011110]
ret_ln44          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mode_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="hsize_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hsize_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vsize_in">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsize_in"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_crop_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="vsize_in_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsize_in_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="hsize_in_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hsize_in_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="1" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="0" index="8" bw="8" slack="1"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="0" index="11" bw="1" slack="1"/>
<pin id="95" dir="0" index="12" bw="1" slack="1"/>
<pin id="96" dir="0" index="13" bw="1" slack="0"/>
<pin id="97" dir="0" index="14" bw="1" slack="0"/>
<pin id="98" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvar_flatten_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="64" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="1"/>
<pin id="124" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="val_assign_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="1"/>
<pin id="135" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="val_assign_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="31" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln24_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cast1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bound_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln16_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln13_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln13_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln13_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="0"/>
<pin id="187" dir="0" index="2" bw="31" slack="0"/>
<pin id="188" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln13_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln13_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="31" slack="0"/>
<pin id="199" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln13_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="0"/>
<pin id="205" dir="0" index="2" bw="31" slack="0"/>
<pin id="206" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln19_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_user_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_last_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="video_data_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="video_data_V/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="j_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="31" slack="0"/>
<pin id="234" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="hsize_in_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hsize_in_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="add_ln24_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="247" class="1005" name="bound_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln13_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add_ln13_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="261" class="1005" name="select_ln13_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_user_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_last_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="video_data_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="99"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="82" pin=10"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="82" pin=13"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="82" pin=14"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="76" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="137" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="115" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="115" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="168" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="137" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="126" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="168" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="126" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="184" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="192" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="184" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="184" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="76" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="250"><net_src comp="158" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="255"><net_src comp="173" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="178" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="264"><net_src comp="202" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="269"><net_src comp="216" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="82" pin=11"/></net>

<net id="274"><net_src comp="222" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="82" pin=12"/></net>

<net id="279"><net_src comp="227" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="82" pin=8"/></net>

<net id="284"><net_src comp="231" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
	Port: video_crop : hsize_in | {1 }
	Port: video_crop : vsize_in | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		zext_ln16 : 1
		icmp_ln16 : 2
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		select_ln13 : 3
		zext_ln13 : 4
		add_ln13_1 : 1
		select_ln13_1 : 3
		or_ln19 : 4
		tmp_user_V : 4
		tmp_last_V : 5
		video_data_V : 4
		j : 4
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln24_fu_144     |    0    |    0    |    39   |
|    add   |      add_ln13_fu_178     |    0    |    0    |    71   |
|          |     add_ln13_1_fu_196    |    0    |    0    |    38   |
|          |         j_fu_231         |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln16_fu_168     |    0    |    0    |    18   |
|   icmp   |     icmp_ln13_fu_173     |    0    |    0    |    29   |
|          |     tmp_user_V_fu_216    |    0    |    0    |    18   |
|          |     tmp_last_V_fu_222    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln13_fu_184    |    0    |    0    |    31   |
|          |   select_ln13_1_fu_202   |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln19_fu_210      |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_158       |    4    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|   read   | vsize_in_read_read_fu_70 |    0    |    0    |    0    |
|          | hsize_in_read_read_fu_76 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |      grp_write_fu_82     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_150       |    0    |    0    |    0    |
|   zext   |       cast1_fu_154       |    0    |    0    |    0    |
|          |     zext_ln16_fu_164     |    0    |    0    |    0    |
|          |     zext_ln13_fu_192     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    video_data_V_fu_227   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   382   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln13_reg_256   |   64   |
|   add_ln24_reg_242   |   32   |
|     bound_reg_247    |   64   |
| hsize_in_read_reg_237|   32   |
|      i_0_reg_122     |   31   |
|   icmp_ln13_reg_252  |    1   |
|indvar_flatten_reg_111|   64   |
|       j_reg_281      |   31   |
| select_ln13_1_reg_261|   31   |
|  tmp_last_V_reg_271  |    1   |
|  tmp_user_V_reg_266  |    1   |
|  val_assign_reg_133  |   31   |
| video_data_V_reg_276 |    8   |
+----------------------+--------+
|         Total        |   391  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   382  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   391  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   391  |   382  |
+-----------+--------+--------+--------+
