0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/gated_d_ff/gated_d_ff.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/gated_d_ff/gated_d_ff.srcs/sources_1/new/d_ff.v,1677272711,verilog,,,,d_ff;top,,,,,,,,
