{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 05:47:08 2013 " "Info: Processing started: Thu Dec 19 05:47:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off display_buddy -c display_buddy " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off display_buddy -c display_buddy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in_clk " "Info: Assuming node \"in_clk\" is an undefined clock" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in_clk register data_out\[0\]~reg0 register data_out\[0\]~reg0 96.15 MHz 10.4 ns Internal " "Info: Clock \"in_clk\" has Internal fmax of 96.15 MHz between source register \"data_out\[0\]~reg0\" and destination register \"data_out\[0\]~reg0\" (period= 10.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns + Longest register register " "Info: + Longest register to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[0\]~reg0 1 REG LC5_A49 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns data_out~92 2 COMB LC2_A49 1 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC2_A49; Fanout = 1; COMB Node = 'data_out~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { data_out[0]~reg0 data_out~92 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 4.200 ns data_out~73 3 COMB LC3_A49 1 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 4.200 ns; Loc. = LC3_A49; Fanout = 1; COMB Node = 'data_out~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { data_out~92 data_out~73 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 6.400 ns data_out\[0\]~reg0 4 REG LC5_A49 2 " "Info: 4: + IC(0.500 ns) + CELL(1.700 ns) = 6.400 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { data_out~73 data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 84.38 % ) " "Info: Total cell delay = 5.400 ns ( 84.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.63 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { data_out[0]~reg0 data_out~92 data_out~73 data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { data_out[0]~reg0 {} data_out~92 {} data_out~73 {} data_out[0]~reg0 {} } { 0.000ns 0.500ns 0.000ns 0.500ns } { 0.000ns 1.700ns 2.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"in_clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns in_clk 1 CLK PIN_91 38 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 38; CLK Node = 'in_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_clk } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns data_out\[0\]~reg0 2 REG LC5_A49 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"in_clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns in_clk 1 CLK PIN_91 38 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 38; CLK Node = 'in_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_clk } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns data_out\[0\]~reg0 2 REG LC5_A49 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { data_out[0]~reg0 data_out~92 data_out~73 data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { data_out[0]~reg0 {} data_out~92 {} data_out~73 {} data_out[0]~reg0 {} } { 0.000ns 0.500ns 0.000ns 0.500ns } { 0.000ns 1.700ns 2.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[0\]~reg0 ram_addr\[5\] in_clk 39.900 ns register " "Info: tsu for register \"data_out\[0\]~reg0\" (data pin = \"ram_addr\[5\]\", clock pin = \"in_clk\") is 39.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.300 ns + Longest pin register " "Info: + Longest pin to register delay is 44.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns ram_addr\[5\] 1 PIN PIN_174 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_174; Fanout = 1; PIN Node = 'ram_addr\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_addr[5] } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 17.900 ns Equal0~0 2 COMB LC1_A40 2 " "Info: 2: + IC(4.900 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC1_A40; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { ram_addr[5] Equal0~0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 23.500 ns Equal0~1 3 COMB LC7_A49 15 " "Info: 3: + IC(2.900 ns) + CELL(2.700 ns) = 23.500 ns; Loc. = LC7_A49; Fanout = 15; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Equal0~0 Equal0~1 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 32.800 ns Equal0~2 4 COMB LC2_I42 8 " "Info: 4: + IC(6.600 ns) + CELL(2.700 ns) = 32.800 ns; Loc. = LC2_I42; Fanout = 8; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 41.800 ns data_out~51 5 COMB LC4_A49 1 " "Info: 5: + IC(6.300 ns) + CELL(2.700 ns) = 41.800 ns; Loc. = LC4_A49; Fanout = 1; COMB Node = 'data_out~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Equal0~2 data_out~51 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 44.300 ns data_out\[0\]~reg0 6 REG LC5_A49 2 " "Info: 6: + IC(0.500 ns) + CELL(2.000 ns) = 44.300 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { data_out~51 data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.100 ns ( 52.14 % ) " "Info: Total cell delay = 23.100 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.200 ns ( 47.86 % ) " "Info: Total interconnect delay = 21.200 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.300 ns" { ram_addr[5] Equal0~0 Equal0~1 Equal0~2 data_out~51 data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.300 ns" { ram_addr[5] {} ram_addr[5]~out {} Equal0~0 {} Equal0~1 {} Equal0~2 {} data_out~51 {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.900ns 2.900ns 6.600ns 6.300ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"in_clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns in_clk 1 CLK PIN_91 38 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 38; CLK Node = 'in_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_clk } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns data_out\[0\]~reg0 2 REG LC5_A49 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_A49; Fanout = 2; REG Node = 'data_out\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.300 ns" { ram_addr[5] Equal0~0 Equal0~1 Equal0~2 data_out~51 data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.300 ns" { ram_addr[5] {} ram_addr[5]~out {} Equal0~0 {} Equal0~1 {} Equal0~2 {} data_out~51 {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.900ns 2.900ns 6.600ns 6.300ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} data_out[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "in_clk display_addr\[5\] display_addr\[5\]~reg0 18.200 ns register " "Info: tco from clock \"in_clk\" to destination pin \"display_addr\[5\]\" through register \"display_addr\[5\]~reg0\" is 18.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"in_clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns in_clk 1 CLK PIN_91 38 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 38; CLK Node = 'in_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_clk } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns display_addr\[5\]~reg0 2 REG LC7_C45 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_C45; Fanout = 1; REG Node = 'display_addr\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { in_clk display_addr[5]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk display_addr[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} display_addr[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns + Longest register pin " "Info: + Longest register to pin delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_addr\[5\]~reg0 1 REG LC7_C45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C45; Fanout = 1; REG Node = 'display_addr\[5\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_addr[5]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(5.000 ns) 9.800 ns display_addr\[5\] 2 PIN PIN_40 0 " "Info: 2: + IC(4.800 ns) + CELL(5.000 ns) = 9.800 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'display_addr\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { display_addr[5]~reg0 display_addr[5] } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 51.02 % ) " "Info: Total cell delay = 5.000 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 48.98 % ) " "Info: Total interconnect delay = 4.800 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { display_addr[5]~reg0 display_addr[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { display_addr[5]~reg0 {} display_addr[5] {} } { 0.000ns 4.800ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk display_addr[5]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} display_addr[5]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { display_addr[5]~reg0 display_addr[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { display_addr[5]~reg0 {} display_addr[5] {} } { 0.000ns 4.800ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ram_addr\[2\] hw_datasource 41.400 ns Longest " "Info: Longest tpd from source pin \"ram_addr\[2\]\" to destination pin \"hw_datasource\" is 41.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns ram_addr\[2\] 1 PIN PIN_175 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'ram_addr\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_addr[2] } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 17.900 ns Equal0~0 2 COMB LC1_A40 2 " "Info: 2: + IC(4.900 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC1_A40; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { ram_addr[2] Equal0~0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 23.500 ns Equal0~1 3 COMB LC7_A49 15 " "Info: 3: + IC(2.900 ns) + CELL(2.700 ns) = 23.500 ns; Loc. = LC7_A49; Fanout = 15; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Equal0~0 Equal0~1 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 32.800 ns LessThan0~0 4 COMB LC6_I42 1 " "Info: 4: + IC(6.600 ns) + CELL(2.700 ns) = 32.800 ns; Loc. = LC6_I42; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { Equal0~1 LessThan0~0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(5.000 ns) 41.400 ns hw_datasource 5 PIN PIN_127 0 " "Info: 5: + IC(3.600 ns) + CELL(5.000 ns) = 41.400 ns; Loc. = PIN_127; Fanout = 0; PIN Node = 'hw_datasource'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { LessThan0~0 hw_datasource } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.400 ns ( 56.52 % ) " "Info: Total cell delay = 23.400 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.000 ns ( 43.48 % ) " "Info: Total interconnect delay = 18.000 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.400 ns" { ram_addr[2] Equal0~0 Equal0~1 LessThan0~0 hw_datasource } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.400 ns" { ram_addr[2] {} ram_addr[2]~out {} Equal0~0 {} Equal0~1 {} LessThan0~0 {} hw_datasource {} } { 0.000ns 0.000ns 4.900ns 2.900ns 6.600ns 3.600ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_addr\[0\]~reg0 w_e in_clk -0.400 ns register " "Info: th for register \"display_addr\[0\]~reg0\" (data pin = \"w_e\", clock pin = \"in_clk\") is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"in_clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns in_clk 1 CLK PIN_91 38 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 38; CLK Node = 'in_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_clk } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns display_addr\[0\]~reg0 2 REG LC7_C47 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_C47; Fanout = 1; REG Node = 'display_addr\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { in_clk display_addr[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk display_addr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} display_addr[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns w_e 1 PIN PIN_212 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 18; PIN Node = 'w_e'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_e } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(1.200 ns) 10.500 ns display_addr\[0\]~reg0 2 REG LC7_C47 1 " "Info: 2: + IC(6.400 ns) + CELL(1.200 ns) = 10.500 ns; Loc. = LC7_C47; Fanout = 1; REG Node = 'display_addr\[0\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { w_e display_addr[0]~reg0 } "NODE_NAME" } } { "display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 39.05 % ) " "Info: Total cell delay = 4.100 ns ( 39.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 60.95 % ) " "Info: Total interconnect delay = 6.400 ns ( 60.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { w_e display_addr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { w_e {} w_e~out {} display_addr[0]~reg0 {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { in_clk display_addr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { in_clk {} in_clk~out {} display_addr[0]~reg0 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { w_e display_addr[0]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { w_e {} w_e~out {} display_addr[0]~reg0 {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 05:47:09 2013 " "Info: Processing ended: Thu Dec 19 05:47:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
