{"vcs1":{"timestamp_begin":1737627868.917724759, "rt":0.22, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1737627869.223721223, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737627869.468066967, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737627868.674694006}
{"VCS_COMP_START_TIME": 1737627868.674694006}
{"VCS_COMP_END_TIME": 1737627869.736750002}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261556}}
{"vcselab": {"peak_mem": 133956}}
