{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751385710480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751385710480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  1 13:01:50 2025 " "Processing started: Tue Jul  1 13:01:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751385710480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385710480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDRDecoding_Prog -c ADDRDecoding_Prog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDRDecoding_Prog -c ADDRDecoding_Prog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385710480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751385710629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751385710629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDRDecoding_Prog.v 1 1 " "Found 1 design units, including 1 entities, in source file ADDRDecoding_Prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding_Prog " "Found entity 1: ADDRDecoding_Prog" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751385717059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDRDecoding_Prog_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file ADDRDecoding_Prog_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding_Prog_TB " "Found entity 1: ADDRDecoding_Prog_TB" {  } { { "ADDRDecoding_Prog_TB.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751385717059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDRDecoding_Prog " "Elaborating entity \"ADDRDecoding_Prog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751385717085 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "iAddressInst ADDRDecoding_Prog.v(10) " "Verilog HDL warning at ADDRDecoding_Prog.v(10): initial value for variable iAddressInst should be constant" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iAddressInst ADDRDecoding_Prog.v(16) " "Verilog HDL Always Construct warning at ADDRDecoding_Prog.v(16): inferring latch(es) for variable \"iAddressInst\", which holds its previous value in one or more paths through the always construct" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[0\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[0\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[1\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[1\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[2\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[2\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[3\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[3\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[4\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[4\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[5\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[5\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[6\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[6\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[7\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[7\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[8\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[8\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[9\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[9\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[10\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[10\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[11\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[11\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[12\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[12\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[13\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[13\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[14\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[14\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[15\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[15\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[16\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[16\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[17\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[17\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[18\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[18\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[19\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[19\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[20\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[20\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[21\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[21\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[22\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[22\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[23\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[23\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[24\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[24\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[25\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[25\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[26\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[26\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[27\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[27\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[28\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[28\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[29\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[29\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[30\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[30\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iAddressInst\[31\] ADDRDecoding_Prog.v(21) " "Inferred latch for \"iAddressInst\[31\]\" at ADDRDecoding_Prog.v(21)" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717086 "|ADDRDecoding_Prog"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[6\]\$latch " "Latch iAddressInst\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[6\] " "Ports D and ENA on the latch are fed by the same signal address\[6\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[7\]\$latch " "Latch iAddressInst\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[7\] " "Ports D and ENA on the latch are fed by the same signal address\[7\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[8\]\$latch " "Latch iAddressInst\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[8\] " "Ports D and ENA on the latch are fed by the same signal address\[8\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[9\]\$latch " "Latch iAddressInst\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[9\] " "Ports D and ENA on the latch are fed by the same signal address\[9\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[10\]\$latch " "Latch iAddressInst\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[10\] " "Ports D and ENA on the latch are fed by the same signal address\[10\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[11\]\$latch " "Latch iAddressInst\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[11\] " "Ports D and ENA on the latch are fed by the same signal address\[11\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[12\]\$latch " "Latch iAddressInst\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[12\] " "Ports D and ENA on the latch are fed by the same signal address\[12\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[13\]\$latch " "Latch iAddressInst\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[13\] " "Ports D and ENA on the latch are fed by the same signal address\[13\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[14\]\$latch " "Latch iAddressInst\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[14\] " "Ports D and ENA on the latch are fed by the same signal address\[14\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[15\]\$latch " "Latch iAddressInst\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[15\] " "Ports D and ENA on the latch are fed by the same signal address\[15\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717396 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[16\]\$latch " "Latch iAddressInst\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[16\] " "Ports D and ENA on the latch are fed by the same signal address\[16\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[17\]\$latch " "Latch iAddressInst\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[17\] " "Ports D and ENA on the latch are fed by the same signal address\[17\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[18\]\$latch " "Latch iAddressInst\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[18\] " "Ports D and ENA on the latch are fed by the same signal address\[18\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[19\]\$latch " "Latch iAddressInst\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[19\] " "Ports D and ENA on the latch are fed by the same signal address\[19\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[20\]\$latch " "Latch iAddressInst\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[20\] " "Ports D and ENA on the latch are fed by the same signal address\[20\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[21\]\$latch " "Latch iAddressInst\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[21\] " "Ports D and ENA on the latch are fed by the same signal address\[21\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[22\]\$latch " "Latch iAddressInst\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[22\] " "Ports D and ENA on the latch are fed by the same signal address\[22\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[23\]\$latch " "Latch iAddressInst\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[23\] " "Ports D and ENA on the latch are fed by the same signal address\[23\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[24\]\$latch " "Latch iAddressInst\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[24\] " "Ports D and ENA on the latch are fed by the same signal address\[24\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[25\]\$latch " "Latch iAddressInst\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[25\] " "Ports D and ENA on the latch are fed by the same signal address\[25\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[26\]\$latch " "Latch iAddressInst\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[26\] " "Ports D and ENA on the latch are fed by the same signal address\[26\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iAddressInst\[27\]\$latch " "Latch iAddressInst\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[27\] " "Ports D and ENA on the latch are fed by the same signal address\[27\]" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1751385717397 ""}  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1751385717397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "iAddressInst\[28\] GND " "Pin \"iAddressInst\[28\]\" is stuck at GND" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751385717403 "|ADDRDecoding_Prog|iAddressInst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iAddressInst\[29\] GND " "Pin \"iAddressInst\[29\]\" is stuck at GND" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751385717403 "|ADDRDecoding_Prog|iAddressInst[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iAddressInst\[30\] GND " "Pin \"iAddressInst\[30\]\" is stuck at GND" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751385717403 "|ADDRDecoding_Prog|iAddressInst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iAddressInst\[31\] GND " "Pin \"iAddressInst\[31\]\" is stuck at GND" {  } { { "ADDRDecoding_Prog.v" "" { Text "/home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751385717403 "|ADDRDecoding_Prog|iAddressInst[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751385717403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751385717474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751385717838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751385717838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751385717858 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751385717858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751385717858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751385717858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751385717864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  1 13:01:57 2025 " "Processing ended: Tue Jul  1 13:01:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751385717864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751385717864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751385717864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751385717864 ""}
