;redcode
;assert 1
	SPL 0, <-2
	CMP -257, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB <-61, <-120
	ADD 210, 64
	SUB <97, @2
	DJN 701, 11
	ADD 216, 30
	JMP 12, <10
	SUB @1, 3
	SUB @121, 106
	DJN 0, #2
	SUB @127, 106
	MOV -7, <-20
	SUB @121, 103
	SUB @127, 106
	SUB @127, 106
	SPL 0, <-2
	SUB 500, 0
	SUB <496, @2
	DJN 1, 20
	JMP 12, <10
	SUB #32, @5
	ADD 210, 30
	SLT #721, 60
	ADD 130, 9
	MOV -7, <-20
	SUB <0, @2
	SUB #32, @5
	SUB #32, @5
	SPL 0, #2
	SLT 10, 30
	SUB <490, @2
	SUB 500, 0
	SLT 721, -202
	SLT 721, -202
	CMP -257, <-122
	SLT 721, -202
	SLT 721, -202
	SUB @1, 3
	SUB <490, @2
	ADD 217, 30
	ADD 217, 30
	CMP #520, @110
	SPL 0, <-2
	DJN -1, @-20
	SUB <0, @2
	CMP -257, <-122
