-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun Jul  7 03:44:03 2019
-- Host        : DESKTOP-544KMV7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_mipi_dphy_0_1 -prefix
--               design_1_mipi_dphy_0_1_ design_1_mipi_dphy_0_1_sim_netlist.vhdl
-- Design      : design_1_mipi_dphy_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_delay_val_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    data_in_to_device : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_12_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    not_rx_lckd_intd4 : in STD_LOGIC;
    \m_delay_val_int_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_22_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_23_out : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_29_out : in STD_LOGIC
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal action : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \action[0]_i_2_n_0\ : STD_LOGIC;
  signal \action[0]_i_3_n_0\ : STD_LOGIC;
  signal \action[1]_i_2_n_0\ : STD_LOGIC;
  signal \action[1]_i_3_n_0\ : STD_LOGIC;
  signal \action_reg_n_0_[0]\ : STD_LOGIC;
  signal data_mux_i_1_n_0 : STD_LOGIC;
  signal data_mux_i_2_n_0 : STD_LOGIC;
  signal data_mux_i_3_n_0 : STD_LOGIC;
  signal data_mux_reg_n_0 : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal dec_run : STD_LOGIC;
  signal dec_run_i_1_n_0 : STD_LOGIC;
  signal dec_run_i_3_n_0 : STD_LOGIC;
  signal dec_run_reg_n_0 : STD_LOGIC;
  signal delay_change_i_1_n_0 : STD_LOGIC;
  signal delay_change_reg_n_0 : STD_LOGIC;
  signal inc_run_i_1_n_0 : STD_LOGIC;
  signal inc_run_reg_n_0 : STD_LOGIC;
  signal \m_delay_mux[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_mux[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_mux[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_mux[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_mux__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_delay_val_int146_out__0\ : STD_LOGIC;
  signal \m_delay_val_int1__0\ : STD_LOGIC;
  signal \m_delay_val_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_8_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_9_n_0\ : STD_LOGIC;
  signal \m_delay_val_int__19\ : STD_LOGIC;
  signal \mdataouta_reg_n_0_[0]\ : STD_LOGIC;
  signal mdataoutb : STD_LOGIC;
  signal mdataoutc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mdataoutc[0]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[1]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[2]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[3]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[4]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[5]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[6]_i_1_n_0\ : STD_LOGIC;
  signal \mdataoutc[7]_i_1_n_0\ : STD_LOGIC;
  signal meq_max : STD_LOGIC;
  signal meq_max0 : STD_LOGIC;
  signal meq_min_i_1_n_0 : STD_LOGIC;
  signal meq_min_i_2_n_0 : STD_LOGIC;
  signal meq_min_reg_n_0 : STD_LOGIC;
  signal msxor_ctd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctd[0]_i_1_n_0\ : STD_LOGIC;
  signal \msxor_ctd[1]_i_1_n_0\ : STD_LOGIC;
  signal msxor_ctdx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctdx[0]_i_1_n_0\ : STD_LOGIC;
  signal \msxor_ctdx[1]_i_1_n_0\ : STD_LOGIC;
  signal msxor_cti : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_cti[0]_i_1_n_0\ : STD_LOGIC;
  signal \msxor_cti[1]_i_1_n_0\ : STD_LOGIC;
  signal msxor_ctix : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctix[0]_i_1_n_0\ : STD_LOGIC;
  signal \msxor_ctix[1]_i_1_n_0\ : STD_LOGIC;
  signal \msxorda016_out__8\ : STD_LOGIC;
  signal \msxorda025_out__8\ : STD_LOGIC;
  signal \msxorda034_out__8\ : STD_LOGIC;
  signal \msxorda043_out__8\ : STD_LOGIC;
  signal \msxorda052_out__8\ : STD_LOGIC;
  signal \msxorda061_out__8\ : STD_LOGIC;
  signal \msxorda070_out__8\ : STD_LOGIC;
  signal \msxorda0__8\ : STD_LOGIC;
  signal \msxoria0102_out__8\ : STD_LOGIC;
  signal \msxoria0111_out__8\ : STD_LOGIC;
  signal \msxoria0120_out__8\ : STD_LOGIC;
  signal \msxoria0129_out__8\ : STD_LOGIC;
  signal \msxoria0138_out__8\ : STD_LOGIC;
  signal \msxoria084_out__8\ : STD_LOGIC;
  signal \msxoria093_out__8\ : STD_LOGIC;
  signal \msxoria0__8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in104_in : STD_LOGIC;
  signal p_0_in116_in : STD_LOGIC;
  signal p_0_in128_in : STD_LOGIC;
  signal p_0_in140_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in29_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in47_in : STD_LOGIC;
  signal p_0_in68_in : STD_LOGIC;
  signal p_0_in80_in : STD_LOGIC;
  signal p_0_in92_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \pd_hold[1]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[2]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[3]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[4]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[5]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[6]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[7]_i_1_n_0\ : STD_LOGIC;
  signal \pd_hold[7]_i_2_n_0\ : STD_LOGIC;
  signal pd_max : STD_LOGIC;
  signal pd_max0 : STD_LOGIC;
  signal pd_max242_in : STD_LOGIC;
  signal pd_min : STD_LOGIC;
  signal pd_min0 : STD_LOGIC;
  signal pd_min241_in : STD_LOGIC;
  signal pdcount1 : STD_LOGIC;
  signal \pdcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_1_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_2_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_3_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_4_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_5_n_0\ : STD_LOGIC;
  signal pdcount_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \s_delay_mux[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_delay_mux__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_delay_val_int0 : STD_LOGIC;
  signal \s_delay_val_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_4_n_0\ : STD_LOGIC;
  signal s_ovflw1 : STD_LOGIC;
  signal s_ovflw12_out : STD_LOGIC;
  signal s_ovflw_i_1_n_0 : STD_LOGIC;
  signal s_ovflw_reg_n_0 : STD_LOGIC;
  signal s_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_state0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_state[3]_i_1_n_0\ : STD_LOGIC;
  signal sdataout_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sdataouta_reg_n_0_[0]\ : STD_LOGIC;
  signal sdataoutb : STD_LOGIC;
  signal sdataoutc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sdataoutc[0]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[1]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[2]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[3]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[4]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[5]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[6]_i_1_n_0\ : STD_LOGIC;
  signal \sdataoutc[7]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \action[0]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \action[0]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \action[1]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \action[1]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of data_mux_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of data_mux_i_3 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_out[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_out[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \data_out[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \data_out[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \data_out[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \data_out[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \data_out[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \data_out[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of dec_run_i_2 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of dec_run_i_3 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of delay_change_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_delay_mux[0]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of meq_max_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of meq_min_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \msxor_ctd[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \msxor_ctdx[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \msxor_cti[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \msxor_ctix[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pd_hold[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pd_hold[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pd_hold[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pd_hold[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pd_hold[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pd_hold[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pd_hold[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pd_hold[7]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of pd_max_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of pd_min_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pdcount[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pdcount[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pdcount[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pdcount[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \s_delay_mux[1]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s_delay_val_int[2]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \s_delay_val_int[3]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \s_delay_val_int[4]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_state[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_state[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_state[3]_i_2\ : label is "soft_lutpair173";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\action[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEF088E8EEF0008"
    )
        port map (
      I0 => msxor_cti(1),
      I1 => msxor_ctix(1),
      I2 => msxor_ctd(1),
      I3 => msxor_ctdx(1),
      I4 => \action[0]_i_2_n_0\,
      I5 => \action[0]_i_3_n_0\,
      O => action(0)
    );
\action[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088E"
    )
        port map (
      I0 => msxor_cti(0),
      I1 => msxor_ctix(0),
      I2 => msxor_ctd(0),
      I3 => msxor_ctdx(0),
      O => \action[0]_i_2_n_0\
    );
\action[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => msxor_ctix(0),
      I1 => msxor_cti(0),
      I2 => msxor_ctdx(0),
      I3 => msxor_ctd(0),
      O => \action[0]_i_3_n_0\
    );
\action[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEF0CCE0CCE000C"
    )
        port map (
      I0 => \action[1]_i_2_n_0\,
      I1 => \action[1]_i_3_n_0\,
      I2 => msxor_ctix(1),
      I3 => msxor_cti(1),
      I4 => msxor_ctdx(1),
      I5 => msxor_ctd(1),
      O => action(1)
    );
\action[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => msxor_ctix(0),
      I1 => msxor_cti(0),
      I2 => msxor_ctdx(0),
      I3 => msxor_ctd(0),
      O => \action[1]_i_2_n_0\
    );
\action[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088E"
    )
        port map (
      I0 => msxor_ctd(0),
      I1 => msxor_ctdx(0),
      I2 => msxor_cti(0),
      I3 => msxor_ctix(0),
      O => \action[1]_i_3_n_0\
    );
\action_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => action(0),
      Q => \action_reg_n_0_[0]\,
      R => '0'
    );
\action_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => action(1),
      Q => p_0_in47_in,
      R => '0'
    );
data_mux_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DFFFFF15100000"
    )
        port map (
      I0 => s_state(3),
      I1 => \m_delay_val_int146_out__0\,
      I2 => s_ovflw12_out,
      I3 => data_mux_i_2_n_0,
      I4 => data_mux_i_3_n_0,
      I5 => data_mux_reg_n_0,
      O => data_mux_i_1_n_0
    );
data_mux_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => pd_min,
      I1 => delay_change_reg_n_0,
      I2 => dec_run_reg_n_0,
      I3 => meq_min_reg_n_0,
      O => data_mux_i_2_n_0
    );
data_mux_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_state(1),
      I1 => s_state(2),
      I2 => s_state(0),
      O => data_mux_i_3_n_0
    );
data_mux_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => data_mux_i_1_n_0,
      Q => data_mux_reg_n_0,
      R => not_rx_lckd_intd4
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(0),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(1),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(1),
      O => \data_out[1]_i_1_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(2),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(2),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(3),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(3),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(4),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(4),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(5),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(5),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(6),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(6),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(7),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(7),
      O => \data_out[7]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => data_in_to_device(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => data_in_to_device(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => data_in_to_device(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => data_in_to_device(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => data_in_to_device(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => data_in_to_device(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => data_in_to_device(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => data_in_to_device(7),
      R => '0'
    );
dec_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0A8F0F0F0F0F0"
    )
        port map (
      I0 => dec_run,
      I1 => meq_min_reg_n_0,
      I2 => dec_run_reg_n_0,
      I3 => s_ovflw1,
      I4 => s_ovflw12_out,
      I5 => dec_run_i_3_n_0,
      O => dec_run_i_1_n_0
    );
dec_run_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(1),
      I2 => s_state(3),
      O => dec_run
    );
dec_run_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3DF"
    )
        port map (
      I0 => s_state(3),
      I1 => s_state(2),
      I2 => s_state(0),
      I3 => s_state(1),
      O => dec_run_i_3_n_0
    );
dec_run_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dec_run_i_1_n_0,
      Q => dec_run_reg_n_0,
      R => not_rx_lckd_intd4
    );
delay_change_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCFE"
    )
        port map (
      I0 => pd_min,
      I1 => dec_run_reg_n_0,
      I2 => pd_max,
      I3 => delay_change_reg_n_0,
      I4 => inc_run_reg_n_0,
      O => delay_change_i_1_n_0
    );
delay_change_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => delay_change_i_1_n_0,
      Q => delay_change_reg_n_0,
      R => not_rx_lckd_intd4
    );
inc_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0800BBBB0000"
    )
        port map (
      I0 => dec_run,
      I1 => dec_run_i_3_n_0,
      I2 => delay_change_reg_n_0,
      I3 => pd_max,
      I4 => inc_run_reg_n_0,
      I5 => meq_max,
      O => inc_run_i_1_n_0
    );
inc_run_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => inc_run_i_1_n_0,
      Q => inc_run_reg_n_0,
      R => not_rx_lckd_intd4
    );
\m_delay_mux[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF55DF0020AA20"
    )
        port map (
      I0 => \m_delay_mux[0]_i_2_n_0\,
      I1 => \m_delay_val_int1__0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int146_out__0\,
      I5 => \m_delay_mux__0\(0),
      O => \m_delay_mux[0]_i_1_n_0\
    );
\m_delay_mux[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(1),
      I2 => s_state(3),
      I3 => s_state(0),
      O => \m_delay_mux[0]_i_2_n_0\
    );
\m_delay_mux[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99FFFF65660000"
    )
        port map (
      I0 => \m_delay_mux__0\(0),
      I1 => inc_run_reg_n_0,
      I2 => delay_change_reg_n_0,
      I3 => pd_max,
      I4 => \m_delay_mux[1]_i_2_n_0\,
      I5 => \m_delay_mux__0\(1),
      O => \m_delay_mux[1]_i_1_n_0\
    );
\m_delay_mux[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474744400000000"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => s_ovflw1,
      I3 => meq_min_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => \m_delay_mux[0]_i_2_n_0\,
      O => \m_delay_mux[1]_i_2_n_0\
    );
\m_delay_mux_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \m_delay_mux[0]_i_1_n_0\,
      Q => \m_delay_mux__0\(0),
      S => not_rx_lckd_intd4
    );
\m_delay_mux_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \m_delay_mux[1]_i_1_n_0\,
      Q => \m_delay_mux__0\(1),
      R => not_rx_lckd_intd4
    );
\m_delay_val_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888BBB8BBB8BB"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(0),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int1__0\,
      I5 => \^q\(0),
      O => \m_delay_val_int[0]_i_1_n_0\
    );
\m_delay_val_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BB88BB88BB"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(1),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int1__0\,
      I5 => \m_delay_val_int[1]_i_2_n_0\,
      O => \m_delay_val_int[1]_i_1_n_0\
    );
\m_delay_val_int[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \m_delay_val_int[1]_i_2_n_0\
    );
\m_delay_val_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(2),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[2]_i_2_n_0\,
      O => \m_delay_val_int[2]_i_1_n_0\
    );
\m_delay_val_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"338BBB03BB038B33"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => \m_delay_val_int1__0\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \m_delay_val_int[2]_i_2_n_0\
    );
\m_delay_val_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(3),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[3]_i_2_n_0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int[3]_i_3_n_0\,
      O => \m_delay_val_int[3]_i_1_n_0\
    );
\m_delay_val_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101010101010"
    )
        port map (
      I0 => inc_run_reg_n_0,
      I1 => meq_max,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \m_delay_val_int[3]_i_2_n_0\
    );
\m_delay_val_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEF"
    )
        port map (
      I0 => dec_run_reg_n_0,
      I1 => meq_min_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \m_delay_val_int[3]_i_3_n_0\
    );
\m_delay_val_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAFAFEAA"
    )
        port map (
      I0 => not_rx_lckd_intd4,
      I1 => \m_delay_val_int1__0\,
      I2 => \m_delay_val_int__19\,
      I3 => s_ovflw1,
      I4 => s_ovflw12_out,
      I5 => \m_delay_val_int146_out__0\,
      O => \m_delay_val_int[4]_i_1_n_0\
    );
\m_delay_val_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(4),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[4]_i_8_n_0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int[4]_i_9_n_0\,
      O => \m_delay_val_int[4]_i_2_n_0\
    );
\m_delay_val_int[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => meq_min_reg_n_0,
      I1 => dec_run_reg_n_0,
      O => \m_delay_val_int1__0\
    );
\m_delay_val_int[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => s_state(3),
      I1 => s_state(0),
      I2 => s_state(2),
      I3 => s_state(1),
      O => \m_delay_val_int__19\
    );
\m_delay_val_int[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => dec_run_reg_n_0,
      I1 => delay_change_reg_n_0,
      I2 => pd_min,
      O => s_ovflw1
    );
\m_delay_val_int[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => inc_run_reg_n_0,
      I1 => delay_change_reg_n_0,
      I2 => pd_max,
      O => s_ovflw12_out
    );
\m_delay_val_int[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => meq_max,
      I1 => inc_run_reg_n_0,
      O => \m_delay_val_int146_out__0\
    );
\m_delay_val_int[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \m_delay_val_int[4]_i_8_n_0\
    );
\m_delay_val_int[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \m_delay_val_int1__0\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \m_delay_val_int[4]_i_9_n_0\
    );
\m_delay_val_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1_n_0\,
      D => \m_delay_val_int[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\m_delay_val_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1_n_0\,
      D => \m_delay_val_int[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\m_delay_val_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1_n_0\,
      D => \m_delay_val_int[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\m_delay_val_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1_n_0\,
      D => \m_delay_val_int[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\m_delay_val_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1_n_0\,
      D => \m_delay_val_int[4]_i_2_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\mdataouta_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \mdataouta_reg_n_0_[0]\,
      R => '0'
    );
\mdataouta_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => p_0_in14_in,
      R => '0'
    );
\mdataouta_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => p_0_in17_in,
      R => '0'
    );
\mdataouta_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => p_0_in21_in,
      R => '0'
    );
\mdataouta_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => p_0_in25_in,
      R => '0'
    );
\mdataouta_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => p_0_in29_in,
      R => '0'
    );
\mdataouta_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => p_0_in33_in,
      R => '0'
    );
\mdataouta_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => p_0_in37_in,
      R => '0'
    );
mdataoutb_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in37_in,
      Q => mdataoutb,
      R => '0'
    );
\mdataoutc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => mdataoutb,
      I1 => \mdataouta_reg_n_0_[0]\,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in14_in,
      O => \mdataoutc[0]_i_1_n_0\
    );
\mdataoutc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => \mdataouta_reg_n_0_[0]\,
      I1 => p_0_in14_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in17_in,
      O => \mdataoutc[1]_i_1_n_0\
    );
\mdataoutc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => p_0_in17_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in21_in,
      O => \mdataoutc[2]_i_1_n_0\
    );
\mdataoutc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => p_0_in21_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in25_in,
      O => \mdataoutc[3]_i_1_n_0\
    );
\mdataoutc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => p_0_in25_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in29_in,
      O => \mdataoutc[4]_i_1_n_0\
    );
\mdataoutc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => p_0_in29_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in33_in,
      O => \mdataoutc[5]_i_1_n_0\
    );
\mdataoutc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in29_in,
      I1 => p_0_in33_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in37_in,
      O => \mdataoutc[6]_i_1_n_0\
    );
\mdataoutc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in33_in,
      I1 => p_0_in37_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => D(0),
      O => \mdataoutc[7]_i_1_n_0\
    );
\mdataoutc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[0]_i_1_n_0\,
      Q => mdataoutc(0),
      R => '0'
    );
\mdataoutc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[1]_i_1_n_0\,
      Q => mdataoutc(1),
      R => '0'
    );
\mdataoutc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[2]_i_1_n_0\,
      Q => mdataoutc(2),
      R => '0'
    );
\mdataoutc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[3]_i_1_n_0\,
      Q => mdataoutc(3),
      R => '0'
    );
\mdataoutc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[4]_i_1_n_0\,
      Q => mdataoutc(4),
      R => '0'
    );
\mdataoutc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[5]_i_1_n_0\,
      Q => mdataoutc(5),
      R => '0'
    );
\mdataoutc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[6]_i_1_n_0\,
      Q => mdataoutc(6),
      R => '0'
    );
\mdataoutc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \mdataoutc[7]_i_1_n_0\,
      Q => mdataoutc(7),
      R => '0'
    );
meq_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => meq_max0
    );
meq_max_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => meq_max0,
      Q => meq_max,
      R => '0'
    );
meq_min_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => meq_min_reg_n_0,
      I1 => not_rx_lckd_intd4,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => meq_min_i_2_n_0,
      O => meq_min_i_1_n_0
    );
meq_min_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => meq_min_i_2_n_0
    );
meq_min_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => meq_min_i_1_n_0,
      Q => meq_min_reg_n_0,
      R => '0'
    );
\msxor_ctd[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxorda0__8\,
      I1 => \msxorda016_out__8\,
      I2 => \msxorda034_out__8\,
      I3 => \msxorda025_out__8\,
      O => \msxor_ctd[0]_i_1_n_0\
    );
\msxor_ctd[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxorda025_out__8\,
      I1 => \msxorda034_out__8\,
      I2 => \msxorda016_out__8\,
      I3 => \msxorda0__8\,
      O => \msxor_ctd[1]_i_1_n_0\
    );
\msxor_ctd[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in14_in,
      I3 => p_0_in17_in,
      I4 => p_0_in68_in,
      O => \msxorda025_out__8\
    );
\msxor_ctd[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in17_in,
      I3 => p_0_in21_in,
      I4 => p_0_in80_in,
      O => \msxorda034_out__8\
    );
\msxor_ctd[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => s_ovflw_reg_n_0,
      I2 => \sdataouta_reg_n_0_[0]\,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => p_0_in14_in,
      O => \msxorda016_out__8\
    );
\msxor_ctd[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => s_ovflw_reg_n_0,
      I2 => mdataoutb,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => sdataoutb,
      O => \msxorda0__8\
    );
\msxor_ctd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctd[0]_i_1_n_0\,
      Q => msxor_ctd(0),
      R => '0'
    );
\msxor_ctd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctd[1]_i_1_n_0\,
      Q => msxor_ctd(1),
      R => '0'
    );
\msxor_ctdx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxorda043_out__8\,
      I1 => \msxorda052_out__8\,
      I2 => \msxorda070_out__8\,
      I3 => \msxorda061_out__8\,
      O => \msxor_ctdx[0]_i_1_n_0\
    );
\msxor_ctdx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxorda061_out__8\,
      I1 => \msxorda070_out__8\,
      I2 => \msxorda052_out__8\,
      I3 => \msxorda043_out__8\,
      O => \msxor_ctdx[1]_i_1_n_0\
    );
\msxor_ctdx[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in116_in,
      I3 => p_0_in29_in,
      I4 => p_0_in33_in,
      O => \msxorda061_out__8\
    );
\msxor_ctdx[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in140_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in128_in,
      I3 => p_0_in33_in,
      I4 => p_0_in37_in,
      O => \msxorda070_out__8\
    );
\msxor_ctdx[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in104_in,
      I3 => p_0_in25_in,
      I4 => p_0_in29_in,
      O => \msxorda052_out__8\
    );
\msxor_ctdx[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in21_in,
      I3 => p_0_in25_in,
      I4 => p_0_in92_in,
      O => \msxorda043_out__8\
    );
\msxor_ctdx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctdx[0]_i_1_n_0\,
      Q => msxor_ctdx(0),
      R => '0'
    );
\msxor_ctdx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctdx[1]_i_1_n_0\,
      Q => msxor_ctdx(1),
      R => '0'
    );
\msxor_cti[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxoria0__8\,
      I1 => \msxoria084_out__8\,
      I2 => \msxoria0102_out__8\,
      I3 => \msxoria093_out__8\,
      O => \msxor_cti[0]_i_1_n_0\
    );
\msxor_cti[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxoria093_out__8\,
      I1 => \msxoria0102_out__8\,
      I2 => \msxoria084_out__8\,
      I3 => \msxoria0__8\,
      O => \msxor_cti[1]_i_1_n_0\
    );
\msxor_cti[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in68_in,
      I3 => p_0_in14_in,
      I4 => p_0_in17_in,
      O => \msxoria093_out__8\
    );
\msxor_cti[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in80_in,
      I3 => p_0_in17_in,
      I4 => p_0_in21_in,
      O => \msxoria0102_out__8\
    );
\msxor_cti[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => s_ovflw_reg_n_0,
      I2 => \sdataouta_reg_n_0_[0]\,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => p_0_in14_in,
      O => \msxoria084_out__8\
    );
\msxor_cti[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => s_ovflw_reg_n_0,
      I2 => sdataoutb,
      I3 => mdataoutb,
      I4 => \mdataouta_reg_n_0_[0]\,
      O => \msxoria0__8\
    );
\msxor_cti_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_cti[0]_i_1_n_0\,
      Q => msxor_cti(0),
      R => '0'
    );
\msxor_cti_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_cti[1]_i_1_n_0\,
      Q => msxor_cti(1),
      R => '0'
    );
\msxor_ctix[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxoria0111_out__8\,
      I1 => \msxoria0120_out__8\,
      I2 => \msxoria0138_out__8\,
      I3 => \msxoria0129_out__8\,
      O => \msxor_ctix[0]_i_1_n_0\
    );
\msxor_ctix[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxoria0129_out__8\,
      I1 => \msxoria0138_out__8\,
      I2 => \msxoria0120_out__8\,
      I3 => \msxoria0111_out__8\,
      O => \msxor_ctix[1]_i_1_n_0\
    );
\msxor_ctix[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in116_in,
      I3 => p_0_in29_in,
      I4 => p_0_in33_in,
      O => \msxoria0129_out__8\
    );
\msxor_ctix[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in140_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in128_in,
      I3 => p_0_in33_in,
      I4 => p_0_in37_in,
      O => \msxoria0138_out__8\
    );
\msxor_ctix[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in104_in,
      I3 => p_0_in25_in,
      I4 => p_0_in29_in,
      O => \msxoria0120_out__8\
    );
\msxor_ctix[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in92_in,
      I3 => p_0_in21_in,
      I4 => p_0_in25_in,
      O => \msxoria0111_out__8\
    );
\msxor_ctix_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctix[0]_i_1_n_0\,
      Q => msxor_ctix(0),
      R => '0'
    );
\msxor_ctix_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctix[1]_i_1_n_0\,
      Q => msxor_ctix(1),
      R => '0'
    );
\pd_hold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => inc_run_reg_n_0,
      I2 => dec_run_reg_n_0,
      O => pdcount1
    );
\pd_hold[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[1]_i_1_n_0\
    );
\pd_hold[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[2]_i_1_n_0\
    );
\pd_hold[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[3]_i_1_n_0\
    );
\pd_hold[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[4]_i_1_n_0\
    );
\pd_hold[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[5]_i_1_n_0\
    );
\pd_hold[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[6]_i_1_n_0\
    );
\pd_hold[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in,
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[7]_i_1_n_0\
    );
\pd_hold[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[7]_i_2_n_0\
    );
\pd_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => pdcount1,
      Q => p_0_in1_in(1),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[1]_i_1_n_0\,
      Q => p_0_in1_in(2),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[2]_i_1_n_0\,
      Q => p_0_in1_in(3),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[3]_i_1_n_0\,
      Q => p_0_in1_in(4),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[4]_i_1_n_0\,
      Q => p_0_in1_in(5),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[5]_i_1_n_0\,
      Q => p_0_in1_in(6),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[6]_i_1_n_0\,
      Q => p_0_in1_in(7),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1_n_0\,
      D => \pd_hold[7]_i_2_n_0\,
      Q => p_0_in,
      R => not_rx_lckd_intd4
    );
pd_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => pd_max242_in,
      I2 => pd_max,
      O => pd_max0
    );
pd_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pdcount_reg(5),
      I1 => pdcount_reg(4),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(0),
      I4 => pdcount_reg(3),
      I5 => pdcount_reg(2),
      O => pd_max242_in
    );
pd_max_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => pd_max0,
      Q => pd_max,
      R => '0'
    );
pd_min_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => pd_min241_in,
      I2 => pd_min,
      O => pd_min0
    );
pd_min_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pdcount_reg(5),
      I1 => pdcount_reg(4),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(0),
      I4 => pdcount_reg(3),
      I5 => pdcount_reg(2),
      O => pd_min241_in
    );
pd_min_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => pd_min0,
      Q => pd_min,
      R => '0'
    );
\pdcount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pdcount_reg(0),
      O => \pdcount[0]_i_1_n_0\
    );
\pdcount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => pdcount_reg(0),
      I1 => \pdcount[5]_i_4_n_0\,
      I2 => pdcount_reg(1),
      O => \pdcount[1]_i_1_n_0\
    );
\pdcount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => pdcount_reg(0),
      I1 => \pdcount[5]_i_4_n_0\,
      I2 => pdcount_reg(2),
      I3 => pdcount_reg(1),
      O => \pdcount[2]_i_1_n_0\
    );
\pdcount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pdcount[5]_i_4_n_0\,
      I1 => pdcount_reg(0),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(3),
      I4 => pdcount_reg(2),
      O => \pdcount[3]_i_1_n_0\
    );
\pdcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => pdcount_reg(1),
      I1 => pdcount_reg(0),
      I2 => \pdcount[5]_i_4_n_0\,
      I3 => pdcount_reg(2),
      I4 => pdcount_reg(4),
      I5 => pdcount_reg(3),
      O => \pdcount[4]_i_1_n_0\
    );
\pdcount[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => not_rx_lckd_intd4,
      I1 => p_0_in,
      I2 => delay_change_reg_n_0,
      I3 => inc_run_reg_n_0,
      I4 => dec_run_reg_n_0,
      O => \pdcount[5]_i_1_n_0\
    );
\pdcount[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \pdcount[5]_i_4_n_0\,
      I1 => pd_min241_in,
      I2 => p_0_in47_in,
      O => \pdcount[5]_i_2_n_0\
    );
\pdcount[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pdcount[5]_i_5_n_0\,
      I1 => pdcount_reg(3),
      I2 => pdcount_reg(5),
      I3 => pdcount_reg(4),
      O => \pdcount[5]_i_3_n_0\
    );
\pdcount[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \action_reg_n_0_[0]\,
      I1 => pd_max242_in,
      O => \pdcount[5]_i_4_n_0\
    );
\pdcount[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55555555554544"
    )
        port map (
      I0 => pdcount_reg(3),
      I1 => pdcount_reg(2),
      I2 => pd_max242_in,
      I3 => \action_reg_n_0_[0]\,
      I4 => pdcount_reg(0),
      I5 => pdcount_reg(1),
      O => \pdcount[5]_i_5_n_0\
    );
\pdcount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[0]_i_1_n_0\,
      Q => pdcount_reg(0),
      R => \pdcount[5]_i_1_n_0\
    );
\pdcount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[1]_i_1_n_0\,
      Q => pdcount_reg(1),
      R => \pdcount[5]_i_1_n_0\
    );
\pdcount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[2]_i_1_n_0\,
      Q => pdcount_reg(2),
      R => \pdcount[5]_i_1_n_0\
    );
\pdcount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[3]_i_1_n_0\,
      Q => pdcount_reg(3),
      R => \pdcount[5]_i_1_n_0\
    );
\pdcount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[4]_i_1_n_0\,
      Q => pdcount_reg(4),
      R => \pdcount[5]_i_1_n_0\
    );
\pdcount_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2_n_0\,
      D => \pdcount[5]_i_3_n_0\,
      Q => pdcount_reg(5),
      S => \pdcount[5]_i_1_n_0\
    );
\s_delay_mux[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_mux__0\(0),
      I1 => \s_delay_mux[1]_i_2_n_0\,
      I2 => \s_delay_mux__0\(0),
      O => \s_delay_mux[0]_i_1_n_0\
    );
\s_delay_mux[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_mux__0\(1),
      I1 => \s_delay_mux[1]_i_2_n_0\,
      I2 => \s_delay_mux__0\(1),
      O => \s_delay_mux[1]_i_1_n_0\
    );
\s_delay_mux[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474744400000000"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => s_ovflw1,
      I3 => meq_min_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => \s_delay_mux[1]_i_3_n_0\,
      O => \s_delay_mux[1]_i_2_n_0\
    );
\s_delay_mux[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      I2 => s_state(2),
      I3 => s_state(3),
      O => \s_delay_mux[1]_i_3_n_0\
    );
\s_delay_mux_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \s_delay_mux[0]_i_1_n_0\,
      Q => \s_delay_mux__0\(0),
      S => not_rx_lckd_intd4
    );
\s_delay_mux_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_delay_mux[1]_i_1_n_0\,
      Q => \s_delay_mux__0\(1),
      R => not_rx_lckd_intd4
    );
\s_delay_val_int[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_ovflw1,
      I2 => s_ovflw12_out,
      I3 => not_rx_lckd_intd4,
      I4 => \m_delay_val_int_reg[4]_0\(0),
      O => \s_delay_val_int[0]_i_1__0_n_0\
    );
\s_delay_val_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF090000FF09"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(1),
      O => \s_delay_val_int[1]_i_1_n_0\
    );
\s_delay_val_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF090000FF09"
    )
        port map (
      I0 => \^q\(2),
      I1 => \s_delay_val_int[2]_i_2_n_0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(2),
      O => \s_delay_val_int[2]_i_1__0_n_0\
    );
\s_delay_val_int[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \s_delay_val_int[2]_i_2_n_0\
    );
\s_delay_val_int[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF060000FF06"
    )
        port map (
      I0 => \^q\(3),
      I1 => \s_delay_val_int[3]_i_2_n_0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(3),
      O => \s_delay_val_int[3]_i_1__0_n_0\
    );
\s_delay_val_int[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \s_delay_val_int[3]_i_2_n_0\
    );
\s_delay_val_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C440CFF"
    )
        port map (
      I0 => \m_delay_val_int1__0\,
      I1 => \s_delay_val_int[4]_i_3_n_0\,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => s_ovflw1,
      I5 => not_rx_lckd_intd4,
      O => s_delay_val_int0
    );
\s_delay_val_int[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A2000000A2"
    )
        port map (
      I0 => \s_delay_val_int[4]_i_4_n_0\,
      I1 => pd_max,
      I2 => delay_change_reg_n_0,
      I3 => inc_run_reg_n_0,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(4),
      O => \s_delay_val_int[4]_i_2__0_n_0\
    );
\s_delay_val_int[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(3),
      I2 => s_state(1),
      I3 => s_state(0),
      O => \s_delay_val_int[4]_i_3_n_0\
    );
\s_delay_val_int[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006666666A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => s_ovflw1,
      O => \s_delay_val_int[4]_i_4_n_0\
    );
\s_delay_val_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[0]_i_1__0_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(0),
      R => '0'
    );
\s_delay_val_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[1]_i_1_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(1),
      R => '0'
    );
\s_delay_val_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[2]_i_1__0_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(2),
      R => '0'
    );
\s_delay_val_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[3]_i_1__0_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(3),
      R => '0'
    );
\s_delay_val_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[4]_i_2__0_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(4),
      R => '0'
    );
s_ovflw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003301"
    )
        port map (
      I0 => pd_min,
      I1 => dec_run_reg_n_0,
      I2 => pd_max,
      I3 => delay_change_reg_n_0,
      I4 => inc_run_reg_n_0,
      I5 => s_ovflw_reg_n_0,
      O => s_ovflw_i_1_n_0
    );
s_ovflw_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_ovflw_i_1_n_0,
      Q => s_ovflw_reg_n_0,
      R => not_rx_lckd_intd4
    );
\s_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_state(0),
      O => s_state0(0)
    );
\s_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      O => p_1_in(1)
    );
\s_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      I2 => s_state(2),
      O => p_1_in(2)
    );
\s_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777447477774444"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => pd_min,
      I3 => delay_change_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => meq_min_reg_n_0,
      O => \s_state[3]_i_1_n_0\
    );
\s_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_state(1),
      I1 => s_state(0),
      I2 => s_state(2),
      I3 => s_state(3),
      O => p_1_in(3)
    );
\s_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1_n_0\,
      D => s_state0(0),
      Q => s_state(0),
      R => not_rx_lckd_intd4
    );
\s_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1_n_0\,
      D => p_1_in(1),
      Q => s_state(1),
      R => not_rx_lckd_intd4
    );
\s_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1_n_0\,
      D => p_1_in(2),
      Q => s_state(2),
      R => not_rx_lckd_intd4
    );
\s_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1_n_0\,
      D => p_1_in(3),
      Q => s_state(3),
      R => not_rx_lckd_intd4
    );
\sdataouta[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_22_out,
      O => sdataout_0(0)
    );
\sdataouta[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_23_out,
      O => sdataout_0(1)
    );
\sdataouta[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_24_out,
      O => sdataout_0(2)
    );
\sdataouta[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      O => sdataout_0(3)
    );
\sdataouta[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_26_out,
      O => sdataout_0(4)
    );
\sdataouta[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_27_out,
      O => sdataout_0(5)
    );
\sdataouta[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_28_out,
      O => sdataout_0(6)
    );
\sdataouta[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_29_out,
      O => sdataout_0(7)
    );
\sdataouta_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(0),
      Q => \sdataouta_reg_n_0_[0]\,
      R => '0'
    );
\sdataouta_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(1),
      Q => p_0_in68_in,
      R => '0'
    );
\sdataouta_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(2),
      Q => p_0_in80_in,
      R => '0'
    );
\sdataouta_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(3),
      Q => p_0_in92_in,
      R => '0'
    );
\sdataouta_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(4),
      Q => p_0_in104_in,
      R => '0'
    );
\sdataouta_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(5),
      Q => p_0_in116_in,
      R => '0'
    );
\sdataouta_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(6),
      Q => p_0_in128_in,
      R => '0'
    );
\sdataouta_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_0(7),
      Q => p_0_in140_in,
      R => '0'
    );
sdataoutb_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in140_in,
      Q => sdataoutb,
      R => '0'
    );
\sdataoutc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => sdataoutb,
      I1 => \sdataouta_reg_n_0_[0]\,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in68_in,
      O => \sdataoutc[0]_i_1_n_0\
    );
\sdataoutc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => p_0_in68_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in80_in,
      O => \sdataoutc[1]_i_1_n_0\
    );
\sdataoutc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => p_0_in80_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in92_in,
      O => \sdataoutc[2]_i_1_n_0\
    );
\sdataoutc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => p_0_in92_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in104_in,
      O => \sdataoutc[3]_i_1_n_0\
    );
\sdataoutc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => p_0_in104_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in116_in,
      O => \sdataoutc[4]_i_1_n_0\
    );
\sdataoutc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => p_0_in116_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in128_in,
      O => \sdataoutc[5]_i_1_n_0\
    );
\sdataoutc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => p_0_in128_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in140_in,
      O => \sdataoutc[6]_i_1_n_0\
    );
\sdataoutc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0ACCFA"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => p_0_in140_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_22_out,
      O => \sdataoutc[7]_i_1_n_0\
    );
\sdataoutc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[0]_i_1_n_0\,
      Q => sdataoutc(0),
      R => '0'
    );
\sdataoutc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[1]_i_1_n_0\,
      Q => sdataoutc(1),
      R => '0'
    );
\sdataoutc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[2]_i_1_n_0\,
      Q => sdataoutc(2),
      R => '0'
    );
\sdataoutc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[3]_i_1_n_0\,
      Q => sdataoutc(3),
      R => '0'
    );
\sdataoutc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[4]_i_1_n_0\,
      Q => sdataoutc(4),
      R => '0'
    );
\sdataoutc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[5]_i_1_n_0\,
      Q => sdataoutc(5),
      R => '0'
    );
\sdataoutc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[6]_i_1_n_0\,
      Q => sdataoutc(6),
      R => '0'
    );
\sdataoutc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => p_12_in,
      D => \sdataoutc[7]_i_1_n_0\,
      Q => sdataoutc(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap_0 is
  port (
    p_12_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_delay_val_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    data_in_to_device : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    not_rx_lckd_intd4 : in STD_LOGIC;
    \m_delay_val_int_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sdataoutc_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_5_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \sdataouta_reg[4]_0\ : in STD_LOGIC;
    \sdataouta_reg[5]_0\ : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap_0 : entity is "mipi_dphy_v4_1_3_dly_ctrl_wrap";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap_0;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal action : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \action[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \action[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \action[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \action[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \action_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_mux_i_1__0_n_0\ : STD_LOGIC;
  signal \data_mux_i_2__0_n_0\ : STD_LOGIC;
  signal \data_mux_i_3__0_n_0\ : STD_LOGIC;
  signal data_mux_reg_n_0 : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal dec_run : STD_LOGIC;
  signal \dec_run_i_1__0_n_0\ : STD_LOGIC;
  signal \dec_run_i_3__0_n_0\ : STD_LOGIC;
  signal dec_run_reg_n_0 : STD_LOGIC;
  signal \delay_change_i_1__0_n_0\ : STD_LOGIC;
  signal delay_change_reg_n_0 : STD_LOGIC;
  signal \inc_run_i_1__0_n_0\ : STD_LOGIC;
  signal inc_run_reg_n_0 : STD_LOGIC;
  signal \m_delay_mux[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_mux[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_mux[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_mux[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_mux__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_delay_val_int146_out__0\ : STD_LOGIC;
  signal \m_delay_val_int1__0\ : STD_LOGIC;
  signal \m_delay_val_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \m_delay_val_int__19\ : STD_LOGIC;
  signal \mdataouta_reg_n_0_[0]\ : STD_LOGIC;
  signal mdataoutb : STD_LOGIC;
  signal mdataoutc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mdataoutc[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mdataoutc[7]_i_1__0_n_0\ : STD_LOGIC;
  signal meq_max : STD_LOGIC;
  signal meq_max0 : STD_LOGIC;
  signal \meq_min_i_1__0_n_0\ : STD_LOGIC;
  signal \meq_min_i_2__0_n_0\ : STD_LOGIC;
  signal meq_min_reg_n_0 : STD_LOGIC;
  signal msxor_ctd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctd[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \msxor_ctd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal msxor_ctdx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctdx[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \msxor_ctdx[1]_i_1__0_n_0\ : STD_LOGIC;
  signal msxor_cti : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_cti[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \msxor_cti[1]_i_1__0_n_0\ : STD_LOGIC;
  signal msxor_ctix : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \msxor_ctix[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \msxor_ctix[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \msxorda016_out__8\ : STD_LOGIC;
  signal \msxorda025_out__8\ : STD_LOGIC;
  signal \msxorda034_out__8\ : STD_LOGIC;
  signal \msxorda043_out__8\ : STD_LOGIC;
  signal \msxorda052_out__8\ : STD_LOGIC;
  signal \msxorda061_out__8\ : STD_LOGIC;
  signal \msxorda070_out__8\ : STD_LOGIC;
  signal \msxorda0__8\ : STD_LOGIC;
  signal \msxoria0102_out__8\ : STD_LOGIC;
  signal \msxoria0111_out__8\ : STD_LOGIC;
  signal \msxoria0120_out__8\ : STD_LOGIC;
  signal \msxoria0129_out__8\ : STD_LOGIC;
  signal \msxoria0138_out__8\ : STD_LOGIC;
  signal \msxoria084_out__8\ : STD_LOGIC;
  signal \msxoria093_out__8\ : STD_LOGIC;
  signal \msxoria0__8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in104_in : STD_LOGIC;
  signal p_0_in116_in : STD_LOGIC;
  signal p_0_in128_in : STD_LOGIC;
  signal p_0_in140_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in21_in : STD_LOGIC;
  signal p_0_in25_in : STD_LOGIC;
  signal p_0_in29_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in47_in : STD_LOGIC;
  signal p_0_in68_in : STD_LOGIC;
  signal p_0_in80_in : STD_LOGIC;
  signal p_0_in92_in : STD_LOGIC;
  signal \^p_12_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \pd_hold[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pd_hold[7]_i_2__0_n_0\ : STD_LOGIC;
  signal pd_max : STD_LOGIC;
  signal pd_max0 : STD_LOGIC;
  signal \pd_max242_in__0\ : STD_LOGIC;
  signal pd_min : STD_LOGIC;
  signal pd_min0 : STD_LOGIC;
  signal \pd_min241_in__0\ : STD_LOGIC;
  signal pdcount1 : STD_LOGIC;
  signal \pdcount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \pdcount[5]_i_5__0_n_0\ : STD_LOGIC;
  signal pdcount_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \s_delay_mux[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_delay_mux[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_delay_mux__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_delay_val_int0 : STD_LOGIC;
  signal \s_delay_val_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_delay_val_int[4]_i_4__0_n_0\ : STD_LOGIC;
  signal s_ovflw1 : STD_LOGIC;
  signal s_ovflw12_out : STD_LOGIC;
  signal \s_ovflw_i_1__0_n_0\ : STD_LOGIC;
  signal s_ovflw_reg_n_0 : STD_LOGIC;
  signal s_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_state0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal sdataout_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sdataouta_reg_n_0_[0]\ : STD_LOGIC;
  signal sdataoutb : STD_LOGIC;
  signal sdataoutc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sdataoutc[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sdataoutc[7]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \action[0]_i_2__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \action[0]_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \action[1]_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \action[1]_i_3__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_mux_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_mux_i_3__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data_out[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_out[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_out[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_out[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_out[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data_out[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \data_out[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data_out[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dec_run_i_2__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dec_run_i_3__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \delay_change_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_delay_mux[0]_i_2__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_4__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_5__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_delay_val_int[4]_i_6__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \meq_max_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \meq_min_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \msxor_ctd[0]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_2__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_3__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \msxor_ctd[1]_i_5__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \msxor_ctdx[0]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_3__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_4__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \msxor_ctdx[1]_i_5__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \msxor_cti[0]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_2__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_3__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \msxor_cti[1]_i_5__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \msxor_ctix[0]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_3__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_4__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \msxor_ctix[1]_i_5__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pd_hold[0]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pd_hold[1]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pd_hold[2]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \pd_hold[3]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \pd_hold[4]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \pd_hold[5]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \pd_hold[6]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \pd_hold[7]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \pd_max_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \pd_min_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \pdcount[0]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pdcount[1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \pdcount[2]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \pdcount[3]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_delay_mux[1]_i_3__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_delay_val_int[2]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_delay_val_int[3]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_delay_val_int[4]_i_3__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_state[1]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_state[2]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_state[3]_i_2__0\ : label is "soft_lutpair207";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  p_12_in <= \^p_12_in\;
\action[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEF088E8EEF0008"
    )
        port map (
      I0 => msxor_cti(1),
      I1 => msxor_ctix(1),
      I2 => msxor_ctd(1),
      I3 => msxor_ctdx(1),
      I4 => \action[0]_i_2__0_n_0\,
      I5 => \action[0]_i_3__0_n_0\,
      O => action(0)
    );
\action[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088E"
    )
        port map (
      I0 => msxor_cti(0),
      I1 => msxor_ctix(0),
      I2 => msxor_ctd(0),
      I3 => msxor_ctdx(0),
      O => \action[0]_i_2__0_n_0\
    );
\action[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => msxor_ctix(0),
      I1 => msxor_cti(0),
      I2 => msxor_ctdx(0),
      I3 => msxor_ctd(0),
      O => \action[0]_i_3__0_n_0\
    );
\action[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEF0CCE0CCE000C"
    )
        port map (
      I0 => \action[1]_i_2__0_n_0\,
      I1 => \action[1]_i_3__0_n_0\,
      I2 => msxor_ctix(1),
      I3 => msxor_cti(1),
      I4 => msxor_ctdx(1),
      I5 => msxor_ctd(1),
      O => action(1)
    );
\action[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => msxor_ctix(0),
      I1 => msxor_cti(0),
      I2 => msxor_ctdx(0),
      I3 => msxor_ctd(0),
      O => \action[1]_i_2__0_n_0\
    );
\action[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088E"
    )
        port map (
      I0 => msxor_ctd(0),
      I1 => msxor_ctdx(0),
      I2 => msxor_cti(0),
      I3 => msxor_ctix(0),
      O => \action[1]_i_3__0_n_0\
    );
\action_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => action(0),
      Q => \action_reg_n_0_[0]\,
      R => '0'
    );
\action_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => action(1),
      Q => p_0_in47_in,
      R => '0'
    );
\data_mux_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DFFFFF15100000"
    )
        port map (
      I0 => s_state(3),
      I1 => \m_delay_val_int146_out__0\,
      I2 => s_ovflw12_out,
      I3 => \data_mux_i_2__0_n_0\,
      I4 => \data_mux_i_3__0_n_0\,
      I5 => data_mux_reg_n_0,
      O => \data_mux_i_1__0_n_0\
    );
\data_mux_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => pd_min,
      I1 => delay_change_reg_n_0,
      I2 => dec_run_reg_n_0,
      I3 => meq_min_reg_n_0,
      O => \data_mux_i_2__0_n_0\
    );
\data_mux_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_state(1),
      I1 => s_state(2),
      I2 => s_state(0),
      O => \data_mux_i_3__0_n_0\
    );
data_mux_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_mux_i_1__0_n_0\,
      Q => data_mux_reg_n_0,
      R => not_rx_lckd_intd4
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(0),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(1),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(1),
      O => \data_out[1]_i_1_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(2),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(2),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(3),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(3),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(4),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(4),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(5),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(5),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(6),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(6),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdataoutc(7),
      I1 => data_mux_reg_n_0,
      I2 => mdataoutc(7),
      O => \data_out[7]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => data_in_to_device(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => data_in_to_device(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => data_in_to_device(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => data_in_to_device(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => data_in_to_device(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => data_in_to_device(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => data_in_to_device(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => data_in_to_device(7),
      R => '0'
    );
\dec_run_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0A8F0F0F0F0F0"
    )
        port map (
      I0 => dec_run,
      I1 => meq_min_reg_n_0,
      I2 => dec_run_reg_n_0,
      I3 => s_ovflw1,
      I4 => s_ovflw12_out,
      I5 => \dec_run_i_3__0_n_0\,
      O => \dec_run_i_1__0_n_0\
    );
\dec_run_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(1),
      I2 => s_state(3),
      O => dec_run
    );
\dec_run_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3DF"
    )
        port map (
      I0 => s_state(3),
      I1 => s_state(2),
      I2 => s_state(0),
      I3 => s_state(1),
      O => \dec_run_i_3__0_n_0\
    );
dec_run_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \dec_run_i_1__0_n_0\,
      Q => dec_run_reg_n_0,
      R => not_rx_lckd_intd4
    );
\delay_change_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCFE"
    )
        port map (
      I0 => pd_min,
      I1 => dec_run_reg_n_0,
      I2 => pd_max,
      I3 => delay_change_reg_n_0,
      I4 => inc_run_reg_n_0,
      O => \delay_change_i_1__0_n_0\
    );
delay_change_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \delay_change_i_1__0_n_0\,
      Q => delay_change_reg_n_0,
      R => not_rx_lckd_intd4
    );
\inc_run_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0800BBBB0000"
    )
        port map (
      I0 => dec_run,
      I1 => \dec_run_i_3__0_n_0\,
      I2 => delay_change_reg_n_0,
      I3 => pd_max,
      I4 => inc_run_reg_n_0,
      I5 => meq_max,
      O => \inc_run_i_1__0_n_0\
    );
inc_run_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \inc_run_i_1__0_n_0\,
      Q => inc_run_reg_n_0,
      R => not_rx_lckd_intd4
    );
\m_delay_mux[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF55DF0020AA20"
    )
        port map (
      I0 => \m_delay_mux[0]_i_2__0_n_0\,
      I1 => \m_delay_val_int1__0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int146_out__0\,
      I5 => \m_delay_mux__0\(0),
      O => \m_delay_mux[0]_i_1__0_n_0\
    );
\m_delay_mux[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(1),
      I2 => s_state(3),
      I3 => s_state(0),
      O => \m_delay_mux[0]_i_2__0_n_0\
    );
\m_delay_mux[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99FFFF65660000"
    )
        port map (
      I0 => \m_delay_mux__0\(0),
      I1 => inc_run_reg_n_0,
      I2 => delay_change_reg_n_0,
      I3 => pd_max,
      I4 => \m_delay_mux[1]_i_2__0_n_0\,
      I5 => \m_delay_mux__0\(1),
      O => \m_delay_mux[1]_i_1__0_n_0\
    );
\m_delay_mux[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474744400000000"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => s_ovflw1,
      I3 => meq_min_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => \m_delay_mux[0]_i_2__0_n_0\,
      O => \m_delay_mux[1]_i_2__0_n_0\
    );
\m_delay_mux_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \m_delay_mux[0]_i_1__0_n_0\,
      Q => \m_delay_mux__0\(0),
      S => not_rx_lckd_intd4
    );
\m_delay_mux_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \m_delay_mux[1]_i_1__0_n_0\,
      Q => \m_delay_mux__0\(1),
      R => not_rx_lckd_intd4
    );
\m_delay_val_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888BBB8BBB8BB"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(0),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int1__0\,
      I5 => \^q\(0),
      O => \m_delay_val_int[0]_i_1__0_n_0\
    );
\m_delay_val_int[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BB88BB88BB"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(1),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int1__0\,
      I5 => \m_delay_val_int[1]_i_2__0_n_0\,
      O => \m_delay_val_int[1]_i_1__0_n_0\
    );
\m_delay_val_int[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \m_delay_val_int[1]_i_2__0_n_0\
    );
\m_delay_val_int[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(2),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[2]_i_2__0_n_0\,
      O => \m_delay_val_int[2]_i_1__0_n_0\
    );
\m_delay_val_int[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"338BBB03BB038B33"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => \m_delay_val_int1__0\,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \m_delay_val_int[2]_i_2__0_n_0\
    );
\m_delay_val_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(3),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[3]_i_2__0_n_0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int[3]_i_3__0_n_0\,
      O => \m_delay_val_int[3]_i_1__0_n_0\
    );
\m_delay_val_int[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101010101010"
    )
        port map (
      I0 => inc_run_reg_n_0,
      I1 => meq_max,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \m_delay_val_int[3]_i_2__0_n_0\
    );
\m_delay_val_int[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEF"
    )
        port map (
      I0 => dec_run_reg_n_0,
      I1 => meq_min_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \m_delay_val_int[3]_i_3__0_n_0\
    );
\m_delay_val_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFAFAFEAA"
    )
        port map (
      I0 => not_rx_lckd_intd4,
      I1 => \m_delay_val_int1__0\,
      I2 => \m_delay_val_int__19\,
      I3 => s_ovflw1,
      I4 => s_ovflw12_out,
      I5 => \m_delay_val_int146_out__0\,
      O => \m_delay_val_int[4]_i_1__0_n_0\
    );
\m_delay_val_int[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \m_delay_val_int_reg[4]_0\(4),
      I1 => not_rx_lckd_intd4,
      I2 => \m_delay_val_int[4]_i_8__0_n_0\,
      I3 => s_ovflw12_out,
      I4 => \m_delay_val_int[4]_i_9__0_n_0\,
      O => \m_delay_val_int[4]_i_2__0_n_0\
    );
\m_delay_val_int[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => meq_min_reg_n_0,
      I1 => dec_run_reg_n_0,
      O => \m_delay_val_int1__0\
    );
\m_delay_val_int[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => s_state(3),
      I1 => s_state(0),
      I2 => s_state(2),
      I3 => s_state(1),
      O => \m_delay_val_int__19\
    );
\m_delay_val_int[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => dec_run_reg_n_0,
      I1 => delay_change_reg_n_0,
      I2 => pd_min,
      O => s_ovflw1
    );
\m_delay_val_int[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => inc_run_reg_n_0,
      I1 => delay_change_reg_n_0,
      I2 => pd_max,
      O => s_ovflw12_out
    );
\m_delay_val_int[4]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => meq_max,
      I1 => inc_run_reg_n_0,
      O => \m_delay_val_int146_out__0\
    );
\m_delay_val_int[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \m_delay_val_int[4]_i_8__0_n_0\
    );
\m_delay_val_int[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => \m_delay_val_int1__0\,
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \m_delay_val_int[4]_i_9__0_n_0\
    );
\m_delay_val_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1__0_n_0\,
      D => \m_delay_val_int[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\m_delay_val_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1__0_n_0\,
      D => \m_delay_val_int[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\m_delay_val_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1__0_n_0\,
      D => \m_delay_val_int[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\m_delay_val_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1__0_n_0\,
      D => \m_delay_val_int[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\m_delay_val_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_delay_val_int[4]_i_1__0_n_0\,
      D => \m_delay_val_int[4]_i_2__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\mdataouta_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \mdataouta_reg_n_0_[0]\,
      R => '0'
    );
\mdataouta_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => p_0_in14_in,
      R => '0'
    );
\mdataouta_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => p_0_in17_in,
      R => '0'
    );
\mdataouta_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => p_0_in21_in,
      R => '0'
    );
\mdataouta_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => p_0_in25_in,
      R => '0'
    );
\mdataouta_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => p_0_in29_in,
      R => '0'
    );
\mdataouta_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => p_0_in33_in,
      R => '0'
    );
\mdataouta_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => p_0_in37_in,
      R => '0'
    );
mdataoutb_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in37_in,
      Q => mdataoutb,
      R => '0'
    );
\mdataoutc[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => mdataoutb,
      I1 => \mdataouta_reg_n_0_[0]\,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in14_in,
      O => \mdataoutc[0]_i_1__0_n_0\
    );
\mdataoutc[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => \mdataouta_reg_n_0_[0]\,
      I1 => p_0_in14_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in17_in,
      O => \mdataoutc[1]_i_1__0_n_0\
    );
\mdataoutc[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => p_0_in17_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in21_in,
      O => \mdataoutc[2]_i_1__0_n_0\
    );
\mdataoutc[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => p_0_in21_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in25_in,
      O => \mdataoutc[3]_i_1__0_n_0\
    );
\mdataoutc[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in21_in,
      I1 => p_0_in25_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in29_in,
      O => \mdataoutc[4]_i_1__0_n_0\
    );
\mdataoutc[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in25_in,
      I1 => p_0_in29_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in33_in,
      O => \mdataoutc[5]_i_1__0_n_0\
    );
\mdataoutc[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in29_in,
      I1 => p_0_in33_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => p_0_in37_in,
      O => \mdataoutc[6]_i_1__0_n_0\
    );
\mdataoutc[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in33_in,
      I1 => p_0_in37_in,
      I2 => \m_delay_mux__0\(1),
      I3 => \m_delay_mux__0\(0),
      I4 => D(0),
      O => \mdataoutc[7]_i_1__0_n_0\
    );
\mdataoutc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[0]_i_1__0_n_0\,
      Q => mdataoutc(0),
      R => '0'
    );
\mdataoutc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[1]_i_1__0_n_0\,
      Q => mdataoutc(1),
      R => '0'
    );
\mdataoutc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[2]_i_1__0_n_0\,
      Q => mdataoutc(2),
      R => '0'
    );
\mdataoutc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[3]_i_1__0_n_0\,
      Q => mdataoutc(3),
      R => '0'
    );
\mdataoutc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[4]_i_1__0_n_0\,
      Q => mdataoutc(4),
      R => '0'
    );
\mdataoutc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[5]_i_1__0_n_0\,
      Q => mdataoutc(5),
      R => '0'
    );
\mdataoutc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[6]_i_1__0_n_0\,
      Q => mdataoutc(6),
      R => '0'
    );
\mdataoutc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \mdataoutc[7]_i_1__0_n_0\,
      Q => mdataoutc(7),
      R => '0'
    );
\meq_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => meq_max0
    );
meq_max_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => meq_max0,
      Q => meq_max,
      R => '0'
    );
\meq_min_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => meq_min_reg_n_0,
      I1 => not_rx_lckd_intd4,
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \meq_min_i_2__0_n_0\,
      O => \meq_min_i_1__0_n_0\
    );
\meq_min_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \meq_min_i_2__0_n_0\
    );
meq_min_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \meq_min_i_1__0_n_0\,
      Q => meq_min_reg_n_0,
      R => '0'
    );
\msxor_ctd[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxorda0__8\,
      I1 => \msxorda016_out__8\,
      I2 => \msxorda034_out__8\,
      I3 => \msxorda025_out__8\,
      O => \msxor_ctd[0]_i_1__0_n_0\
    );
\msxor_ctd[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxorda025_out__8\,
      I1 => \msxorda034_out__8\,
      I2 => \msxorda016_out__8\,
      I3 => \msxorda0__8\,
      O => \msxor_ctd[1]_i_1__0_n_0\
    );
\msxor_ctd[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in14_in,
      I3 => p_0_in17_in,
      I4 => p_0_in68_in,
      O => \msxorda025_out__8\
    );
\msxor_ctd[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in17_in,
      I3 => p_0_in21_in,
      I4 => p_0_in80_in,
      O => \msxorda034_out__8\
    );
\msxor_ctd[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => s_ovflw_reg_n_0,
      I2 => \sdataouta_reg_n_0_[0]\,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => p_0_in14_in,
      O => \msxorda016_out__8\
    );
\msxor_ctd[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => s_ovflw_reg_n_0,
      I2 => mdataoutb,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => sdataoutb,
      O => \msxorda0__8\
    );
\msxor_ctd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctd[0]_i_1__0_n_0\,
      Q => msxor_ctd(0),
      R => '0'
    );
\msxor_ctd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctd[1]_i_1__0_n_0\,
      Q => msxor_ctd(1),
      R => '0'
    );
\msxor_ctdx[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxorda043_out__8\,
      I1 => \msxorda052_out__8\,
      I2 => \msxorda070_out__8\,
      I3 => \msxorda061_out__8\,
      O => \msxor_ctdx[0]_i_1__0_n_0\
    );
\msxor_ctdx[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxorda061_out__8\,
      I1 => \msxorda070_out__8\,
      I2 => \msxorda052_out__8\,
      I3 => \msxorda043_out__8\,
      O => \msxor_ctdx[1]_i_1__0_n_0\
    );
\msxor_ctdx[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in116_in,
      I3 => p_0_in29_in,
      I4 => p_0_in33_in,
      O => \msxorda061_out__8\
    );
\msxor_ctdx[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in140_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in128_in,
      I3 => p_0_in33_in,
      I4 => p_0_in37_in,
      O => \msxorda070_out__8\
    );
\msxor_ctdx[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047B800"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in104_in,
      I3 => p_0_in25_in,
      I4 => p_0_in29_in,
      O => \msxorda052_out__8\
    );
\msxor_ctdx[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04B00780"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in21_in,
      I3 => p_0_in25_in,
      I4 => p_0_in92_in,
      O => \msxorda043_out__8\
    );
\msxor_ctdx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctdx[0]_i_1__0_n_0\,
      Q => msxor_ctdx(0),
      R => '0'
    );
\msxor_ctdx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctdx[1]_i_1__0_n_0\,
      Q => msxor_ctdx(1),
      R => '0'
    );
\msxor_cti[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxoria0__8\,
      I1 => \msxoria084_out__8\,
      I2 => \msxoria0102_out__8\,
      I3 => \msxoria093_out__8\,
      O => \msxor_cti[0]_i_1__0_n_0\
    );
\msxor_cti[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxoria093_out__8\,
      I1 => \msxoria0102_out__8\,
      I2 => \msxoria084_out__8\,
      I3 => \msxoria0__8\,
      O => \msxor_cti[1]_i_1__0_n_0\
    );
\msxor_cti[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in68_in,
      I3 => p_0_in14_in,
      I4 => p_0_in17_in,
      O => \msxoria093_out__8\
    );
\msxor_cti[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in80_in,
      I3 => p_0_in17_in,
      I4 => p_0_in21_in,
      O => \msxoria0102_out__8\
    );
\msxor_cti[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => s_ovflw_reg_n_0,
      I2 => \sdataouta_reg_n_0_[0]\,
      I3 => \mdataouta_reg_n_0_[0]\,
      I4 => p_0_in14_in,
      O => \msxoria084_out__8\
    );
\msxor_cti[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => s_ovflw_reg_n_0,
      I2 => sdataoutb,
      I3 => mdataoutb,
      I4 => \mdataouta_reg_n_0_[0]\,
      O => \msxoria0__8\
    );
\msxor_cti_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_cti[0]_i_1__0_n_0\,
      Q => msxor_cti(0),
      R => '0'
    );
\msxor_cti_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_cti[1]_i_1__0_n_0\,
      Q => msxor_cti(1),
      R => '0'
    );
\msxor_ctix[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E996"
    )
        port map (
      I0 => \msxoria0111_out__8\,
      I1 => \msxoria0120_out__8\,
      I2 => \msxoria0138_out__8\,
      I3 => \msxoria0129_out__8\,
      O => \msxor_ctix[0]_i_1__0_n_0\
    );
\msxor_ctix[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \msxoria0129_out__8\,
      I1 => \msxoria0138_out__8\,
      I2 => \msxoria0120_out__8\,
      I3 => \msxoria0111_out__8\,
      O => \msxor_ctix[1]_i_1__0_n_0\
    );
\msxor_ctix[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in116_in,
      I3 => p_0_in29_in,
      I4 => p_0_in33_in,
      O => \msxoria0129_out__8\
    );
\msxor_ctix[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in140_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in128_in,
      I3 => p_0_in33_in,
      I4 => p_0_in37_in,
      O => \msxoria0138_out__8\
    );
\msxor_ctix[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in104_in,
      I3 => p_0_in25_in,
      I4 => p_0_in29_in,
      O => \msxoria0120_out__8\
    );
\msxor_ctix[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B84700"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => s_ovflw_reg_n_0,
      I2 => p_0_in92_in,
      I3 => p_0_in21_in,
      I4 => p_0_in25_in,
      O => \msxoria0111_out__8\
    );
\msxor_ctix_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctix[0]_i_1__0_n_0\,
      Q => msxor_ctix(0),
      R => '0'
    );
\msxor_ctix_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \msxor_ctix[1]_i_1__0_n_0\,
      Q => msxor_ctix(1),
      R => '0'
    );
\pd_hold[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => inc_run_reg_n_0,
      I2 => dec_run_reg_n_0,
      O => pdcount1
    );
\pd_hold[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[1]_i_1__0_n_0\
    );
\pd_hold[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[2]_i_1__0_n_0\
    );
\pd_hold[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[3]_i_1__0_n_0\
    );
\pd_hold[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[4]_i_1__0_n_0\
    );
\pd_hold[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[5]_i_1__0_n_0\
    );
\pd_hold[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[6]_i_1__0_n_0\
    );
\pd_hold[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in,
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[7]_i_1__0_n_0\
    );
\pd_hold[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => dec_run_reg_n_0,
      I2 => inc_run_reg_n_0,
      I3 => delay_change_reg_n_0,
      O => \pd_hold[7]_i_2__0_n_0\
    );
\pd_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => pdcount1,
      Q => p_0_in1_in(1),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[1]_i_1__0_n_0\,
      Q => p_0_in1_in(2),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[2]_i_1__0_n_0\,
      Q => p_0_in1_in(3),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[3]_i_1__0_n_0\,
      Q => p_0_in1_in(4),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[4]_i_1__0_n_0\,
      Q => p_0_in1_in(5),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[5]_i_1__0_n_0\,
      Q => p_0_in1_in(6),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[6]_i_1__0_n_0\,
      Q => p_0_in1_in(7),
      R => not_rx_lckd_intd4
    );
\pd_hold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pd_hold[7]_i_1__0_n_0\,
      D => \pd_hold[7]_i_2__0_n_0\,
      Q => p_0_in,
      R => not_rx_lckd_intd4
    );
\pd_max_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => \pd_max242_in__0\,
      I2 => pd_max,
      O => pd_max0
    );
\pd_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pdcount_reg(5),
      I1 => pdcount_reg(4),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(0),
      I4 => pdcount_reg(3),
      I5 => pdcount_reg(2),
      O => \pd_max242_in__0\
    );
pd_max_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => pd_max0,
      Q => pd_max,
      R => '0'
    );
pd_min_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => not_rx_lckd_intd4,
      O => \^p_12_in\
    );
\pd_min_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => delay_change_reg_n_0,
      I1 => \pd_min241_in__0\,
      I2 => pd_min,
      O => pd_min0
    );
\pd_min_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => pdcount_reg(5),
      I1 => pdcount_reg(4),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(0),
      I4 => pdcount_reg(3),
      I5 => pdcount_reg(2),
      O => \pd_min241_in__0\
    );
pd_min_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => pd_min0,
      Q => pd_min,
      R => '0'
    );
\pdcount[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pdcount_reg(0),
      O => \pdcount[0]_i_1__0_n_0\
    );
\pdcount[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => pdcount_reg(0),
      I1 => \pdcount[5]_i_4__0_n_0\,
      I2 => pdcount_reg(1),
      O => \pdcount[1]_i_1__0_n_0\
    );
\pdcount[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => pdcount_reg(0),
      I1 => \pdcount[5]_i_4__0_n_0\,
      I2 => pdcount_reg(2),
      I3 => pdcount_reg(1),
      O => \pdcount[2]_i_1__0_n_0\
    );
\pdcount[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pdcount[5]_i_4__0_n_0\,
      I1 => pdcount_reg(0),
      I2 => pdcount_reg(1),
      I3 => pdcount_reg(3),
      I4 => pdcount_reg(2),
      O => \pdcount[3]_i_1__0_n_0\
    );
\pdcount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => pdcount_reg(1),
      I1 => pdcount_reg(0),
      I2 => \pdcount[5]_i_4__0_n_0\,
      I3 => pdcount_reg(2),
      I4 => pdcount_reg(4),
      I5 => pdcount_reg(3),
      O => \pdcount[4]_i_1__0_n_0\
    );
\pdcount[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => not_rx_lckd_intd4,
      I1 => p_0_in,
      I2 => delay_change_reg_n_0,
      I3 => inc_run_reg_n_0,
      I4 => dec_run_reg_n_0,
      O => \pdcount[5]_i_1__0_n_0\
    );
\pdcount[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \pdcount[5]_i_4__0_n_0\,
      I1 => \pd_min241_in__0\,
      I2 => p_0_in47_in,
      O => \pdcount[5]_i_2__0_n_0\
    );
\pdcount[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pdcount[5]_i_5__0_n_0\,
      I1 => pdcount_reg(3),
      I2 => pdcount_reg(5),
      I3 => pdcount_reg(4),
      O => \pdcount[5]_i_3__0_n_0\
    );
\pdcount[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \action_reg_n_0_[0]\,
      I1 => \pd_max242_in__0\,
      O => \pdcount[5]_i_4__0_n_0\
    );
\pdcount[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55555555554544"
    )
        port map (
      I0 => pdcount_reg(3),
      I1 => pdcount_reg(2),
      I2 => \pd_max242_in__0\,
      I3 => \action_reg_n_0_[0]\,
      I4 => pdcount_reg(0),
      I5 => pdcount_reg(1),
      O => \pdcount[5]_i_5__0_n_0\
    );
\pdcount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[0]_i_1__0_n_0\,
      Q => pdcount_reg(0),
      R => \pdcount[5]_i_1__0_n_0\
    );
\pdcount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[1]_i_1__0_n_0\,
      Q => pdcount_reg(1),
      R => \pdcount[5]_i_1__0_n_0\
    );
\pdcount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[2]_i_1__0_n_0\,
      Q => pdcount_reg(2),
      R => \pdcount[5]_i_1__0_n_0\
    );
\pdcount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[3]_i_1__0_n_0\,
      Q => pdcount_reg(3),
      R => \pdcount[5]_i_1__0_n_0\
    );
\pdcount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[4]_i_1__0_n_0\,
      Q => pdcount_reg(4),
      R => \pdcount[5]_i_1__0_n_0\
    );
\pdcount_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \pdcount[5]_i_2__0_n_0\,
      D => \pdcount[5]_i_3__0_n_0\,
      Q => pdcount_reg(5),
      S => \pdcount[5]_i_1__0_n_0\
    );
\s_delay_mux[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_mux__0\(0),
      I1 => \s_delay_mux[1]_i_2__0_n_0\,
      I2 => \s_delay_mux__0\(0),
      O => \s_delay_mux[0]_i_1__0_n_0\
    );
\s_delay_mux[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_delay_mux__0\(1),
      I1 => \s_delay_mux[1]_i_2__0_n_0\,
      I2 => \s_delay_mux__0\(1),
      O => \s_delay_mux[1]_i_1__0_n_0\
    );
\s_delay_mux[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474744400000000"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => s_ovflw1,
      I3 => meq_min_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => \s_delay_mux[1]_i_3__0_n_0\,
      O => \s_delay_mux[1]_i_2__0_n_0\
    );
\s_delay_mux[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      I2 => s_state(2),
      I3 => s_state(3),
      O => \s_delay_mux[1]_i_3__0_n_0\
    );
\s_delay_mux_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \s_delay_mux[0]_i_1__0_n_0\,
      Q => \s_delay_mux__0\(0),
      S => not_rx_lckd_intd4
    );
\s_delay_mux_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_delay_mux[1]_i_1__0_n_0\,
      Q => \s_delay_mux__0\(1),
      R => not_rx_lckd_intd4
    );
\s_delay_val_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF100F1"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_ovflw1,
      I2 => s_ovflw12_out,
      I3 => not_rx_lckd_intd4,
      I4 => \m_delay_val_int_reg[4]_0\(0),
      O => \s_delay_val_int[0]_i_1_n_0\
    );
\s_delay_val_int[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF090000FF09"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(1),
      O => \s_delay_val_int[1]_i_1__0_n_0\
    );
\s_delay_val_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF090000FF09"
    )
        port map (
      I0 => \^q\(2),
      I1 => \s_delay_val_int[2]_i_2__0_n_0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(2),
      O => \s_delay_val_int[2]_i_1_n_0\
    );
\s_delay_val_int[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \s_delay_val_int[2]_i_2__0_n_0\
    );
\s_delay_val_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF060000FF06"
    )
        port map (
      I0 => \^q\(3),
      I1 => \s_delay_val_int[3]_i_2__0_n_0\,
      I2 => s_ovflw1,
      I3 => s_ovflw12_out,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(3),
      O => \s_delay_val_int[3]_i_1_n_0\
    );
\s_delay_val_int[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \s_delay_val_int[3]_i_2__0_n_0\
    );
\s_delay_val_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C440CFF"
    )
        port map (
      I0 => \m_delay_val_int1__0\,
      I1 => \s_delay_val_int[4]_i_3__0_n_0\,
      I2 => \m_delay_val_int146_out__0\,
      I3 => s_ovflw12_out,
      I4 => s_ovflw1,
      I5 => not_rx_lckd_intd4,
      O => s_delay_val_int0
    );
\s_delay_val_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00A2000000A2"
    )
        port map (
      I0 => \s_delay_val_int[4]_i_4__0_n_0\,
      I1 => pd_max,
      I2 => delay_change_reg_n_0,
      I3 => inc_run_reg_n_0,
      I4 => not_rx_lckd_intd4,
      I5 => \m_delay_val_int_reg[4]_0\(4),
      O => \s_delay_val_int[4]_i_2_n_0\
    );
\s_delay_val_int[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_state(2),
      I1 => s_state(3),
      I2 => s_state(1),
      I3 => s_state(0),
      O => \s_delay_val_int[4]_i_3__0_n_0\
    );
\s_delay_val_int[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006666666A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => s_ovflw1,
      O => \s_delay_val_int[4]_i_4__0_n_0\
    );
\s_delay_val_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[0]_i_1_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(0),
      R => '0'
    );
\s_delay_val_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[1]_i_1__0_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(1),
      R => '0'
    );
\s_delay_val_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[2]_i_1_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(2),
      R => '0'
    );
\s_delay_val_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[3]_i_1_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(3),
      R => '0'
    );
\s_delay_val_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_delay_val_int0,
      D => \s_delay_val_int[4]_i_2_n_0\,
      Q => \s_delay_val_int_reg[4]_0\(4),
      R => '0'
    );
\s_ovflw_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003301"
    )
        port map (
      I0 => pd_min,
      I1 => dec_run_reg_n_0,
      I2 => pd_max,
      I3 => delay_change_reg_n_0,
      I4 => inc_run_reg_n_0,
      I5 => s_ovflw_reg_n_0,
      O => \s_ovflw_i_1__0_n_0\
    );
s_ovflw_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_ovflw_i_1__0_n_0\,
      Q => s_ovflw_reg_n_0,
      R => not_rx_lckd_intd4
    );
\s_state[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_state(0),
      O => s_state0(0)
    );
\s_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      O => p_1_in(1)
    );
\s_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_state(0),
      I1 => s_state(1),
      I2 => s_state(2),
      O => p_1_in(2)
    );
\s_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777447477774444"
    )
        port map (
      I0 => \m_delay_val_int146_out__0\,
      I1 => s_ovflw12_out,
      I2 => pd_min,
      I3 => delay_change_reg_n_0,
      I4 => dec_run_reg_n_0,
      I5 => meq_min_reg_n_0,
      O => \s_state[3]_i_1__0_n_0\
    );
\s_state[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_state(1),
      I1 => s_state(0),
      I2 => s_state(2),
      I3 => s_state(3),
      O => p_1_in(3)
    );
\s_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1__0_n_0\,
      D => s_state0(0),
      Q => s_state(0),
      R => not_rx_lckd_intd4
    );
\s_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => s_state(1),
      R => not_rx_lckd_intd4
    );
\s_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => s_state(2),
      R => not_rx_lckd_intd4
    );
\s_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_state[3]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => s_state(3),
      R => not_rx_lckd_intd4
    );
\sdataouta[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sdataoutc_reg[7]_0\,
      O => sdataout_8(0)
    );
\sdataouta[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_out,
      O => sdataout_8(1)
    );
\sdataouta[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_6_out,
      O => sdataout_8(2)
    );
\sdataouta[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_7_out,
      O => sdataout_8(3)
    );
\sdataouta[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sdataouta_reg[4]_0\,
      O => sdataout_8(4)
    );
\sdataouta[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sdataouta_reg[5]_0\,
      O => sdataout_8(5)
    );
\sdataouta[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_10_out,
      O => sdataout_8(6)
    );
\sdataouta[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      O => sdataout_8(7)
    );
\sdataouta_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(0),
      Q => \sdataouta_reg_n_0_[0]\,
      R => '0'
    );
\sdataouta_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(1),
      Q => p_0_in68_in,
      R => '0'
    );
\sdataouta_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(2),
      Q => p_0_in80_in,
      R => '0'
    );
\sdataouta_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(3),
      Q => p_0_in92_in,
      R => '0'
    );
\sdataouta_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(4),
      Q => p_0_in104_in,
      R => '0'
    );
\sdataouta_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(5),
      Q => p_0_in116_in,
      R => '0'
    );
\sdataouta_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(6),
      Q => p_0_in128_in,
      R => '0'
    );
\sdataouta_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sdataout_8(7),
      Q => p_0_in140_in,
      R => '0'
    );
sdataoutb_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in140_in,
      Q => sdataoutb,
      R => '0'
    );
\sdataoutc[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => sdataoutb,
      I1 => \sdataouta_reg_n_0_[0]\,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in68_in,
      O => \sdataoutc[0]_i_1__0_n_0\
    );
\sdataoutc[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => \sdataouta_reg_n_0_[0]\,
      I1 => p_0_in68_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in80_in,
      O => \sdataoutc[1]_i_1__0_n_0\
    );
\sdataoutc[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in68_in,
      I1 => p_0_in80_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in92_in,
      O => \sdataoutc[2]_i_1__0_n_0\
    );
\sdataoutc[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in80_in,
      I1 => p_0_in92_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in104_in,
      O => \sdataoutc[3]_i_1__0_n_0\
    );
\sdataoutc[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in92_in,
      I1 => p_0_in104_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in116_in,
      O => \sdataoutc[4]_i_1__0_n_0\
    );
\sdataoutc[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in104_in,
      I1 => p_0_in116_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in128_in,
      O => \sdataoutc[5]_i_1__0_n_0\
    );
\sdataoutc[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => p_0_in116_in,
      I1 => p_0_in128_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => p_0_in140_in,
      O => \sdataoutc[6]_i_1__0_n_0\
    );
\sdataoutc[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0ACCFA"
    )
        port map (
      I0 => p_0_in128_in,
      I1 => p_0_in140_in,
      I2 => \s_delay_mux__0\(1),
      I3 => \s_delay_mux__0\(0),
      I4 => \sdataoutc_reg[7]_0\,
      O => \sdataoutc[7]_i_1__0_n_0\
    );
\sdataoutc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[0]_i_1__0_n_0\,
      Q => sdataoutc(0),
      R => '0'
    );
\sdataoutc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[1]_i_1__0_n_0\,
      Q => sdataoutc(1),
      R => '0'
    );
\sdataoutc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[2]_i_1__0_n_0\,
      Q => sdataoutc(2),
      R => '0'
    );
\sdataoutc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[3]_i_1__0_n_0\,
      Q => sdataoutc(3),
      R => '0'
    );
\sdataoutc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[4]_i_1__0_n_0\,
      Q => sdataoutc(4),
      R => '0'
    );
\sdataoutc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[5]_i_1__0_n_0\,
      Q => sdataoutc(5),
      R => '0'
    );
\sdataoutc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[6]_i_1__0_n_0\,
      Q => sdataoutc(6),
      R => '0'
    );
\sdataoutc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^p_12_in\,
      D => \sdataoutc[7]_i_1__0_n_0\,
      Q => sdataoutc(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync is
  port (
    prmry_in : in STD_LOGIC;
    scndry_aclk : in STD_LOGIC;
    scndry_out : out STD_LOGIC
  );
  attribute c_init_val : string;
  attribute c_init_val of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync : entity is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync : entity is "5'b00010";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync is
  signal \<const0>\ : STD_LOGIC;
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  scndry_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\ is
  port (
    prmry_in : in STD_LOGIC;
    scndry_aclk : in STD_LOGIC;
    scndry_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\ : entity is "mipi_dphy_v4_1_3_rx_rst_sync";
  attribute c_init_val : string;
  attribute c_init_val of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\ : entity is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\ : entity is "5'b00010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\ is
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  scndry_out <= stg3;
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\ is
  port (
    prmry_in : in STD_LOGIC;
    scndry_aclk : in STD_LOGIC;
    scndry_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\ : entity is "mipi_dphy_v4_1_3_rx_rst_sync";
  attribute c_init_val : string;
  attribute c_init_val of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\ : entity is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\ : entity is "5'b00010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  scndry_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dlyctrl_rdy : in STD_LOGIC;
    system_reset : in STD_LOGIC;
    div4_clk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0\ : entity is "mipi_dphy_v4_1_3_rx_rst_sync";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0\ is
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
\m_count[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stg3,
      I1 => dlyctrl_rdy,
      O => AR(0)
    );
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => div4_clk_out,
      CE => '1',
      D => system_reset,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => div4_clk_out,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => div4_clk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0_2\ is
  port (
    fifo_rd_reset : out STD_LOGIC;
    system_rst_byteclk : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0_2\ : entity is "mipi_dphy_v4_1_3_rx_rst_sync";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0_2\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0_2\ is
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  fifo_rd_reset <= stg3;
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => system_rst_byteclk,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell : entity is "8'b00000010";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= \<const0>\;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scndry_rst_n,
      O => p_0_in
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scndry_rst_n,
      O => p_0_in
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scndry_rst_n,
      O => p_0_in
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ : entity is "8'b00000010";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0\ is
  port (
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_enable,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_1\ is
  port (
    clk_active_r : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_1\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_1\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_1\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => clk_active_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_10\ is
  port (
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_10\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_10\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_10\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_13\ is
  port (
    \out\ : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ : out STD_LOGIC;
    dl_en_hs_lpn_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\ : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    dl_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_13\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_13\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_13\ is
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880F00"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\,
      I2 => rxactivehs_coreclk_sync_r,
      I3 => s_level_out_d2,
      I4 => dl_state(0),
      I5 => dl_state(1),
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DF0080F3DF0080"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\,
      I1 => dl_en_hs_lpn_i,
      I2 => dl_state(1),
      I3 => dl_state(0),
      I4 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\,
      O => dl_en_hs_lpn_reg
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_coreclk_sync_r,
      I1 => s_level_out_d2,
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14\ is
  port (
    \out\ : out STD_LOGIC;
    \bit_cnt_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_level_out_d2_reg_0 : out STD_LOGIC;
    s_level_out_d2_reg_1 : out STD_LOGIC;
    dl_status_reg_bit_626_out : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_dl_rx_state_reg[0]\ : out STD_LOGIC;
    rxwaitesc_r : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl_erresc_reg : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lpdt_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_rx_state_reg[2]\ : out STD_LOGIC;
    \lpdt_data_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \byte_cnt_reg[1]\ : out STD_LOGIC;
    \byte_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_clk_reg : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    dl_status_reg_bit_1_reg : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg\ : out STD_LOGIC;
    cl_rxclkactivehs_reg : out STD_LOGIC;
    dl_ulpsactivenot_reg : out STD_LOGIC;
    lp_clk_reg_0 : out STD_LOGIC;
    dl_errcontrol_reg : out STD_LOGIC;
    errsyncesc_r_reg : out STD_LOGIC;
    dl_en_hs_lpn_reg : out STD_LOGIC;
    \bit_cnt_reg[1]\ : out STD_LOGIC;
    \bit_cnt_reg[2]\ : out STD_LOGIC;
    \bit_cnt_reg[3]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    p_2_in66_in : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]\ : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_1\ : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    dl_status_reg_bit_1_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_4_reg : in STD_LOGIC;
    dl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    dl_status_reg_bit_1_i_2_0 : in STD_LOGIC;
    dl_status_reg_bit_6_reg : in STD_LOGIC;
    dl_status_reg_bit_6_reg_0 : in STD_LOGIC;
    dl_ulpsactivenot_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : in STD_LOGIC;
    \byte_cnt_reg[0]\ : in STD_LOGIC;
    lp_clk_reg_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    dl_errcontrol_i_2_0 : in STD_LOGIC;
    dl_ulpsactivenot_reg_1 : in STD_LOGIC;
    dl_status_reg_bit_1_i_2_1 : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    \lpdt_data_r_reg[0]_0\ : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    dl_stopstate_reg_3 : in STD_LOGIC;
    dl_stopstate_reg_4 : in STD_LOGIC;
    dl_stopstate_reg_5 : in STD_LOGIC;
    dl_stopstate_reg_6 : in STD_LOGIC;
    dl_status_reg_bit_6_i_5 : in STD_LOGIC;
    dl_status_reg_bit_6_i_5_0 : in STD_LOGIC;
    dl_status_reg_bit_6_i_5_1 : in STD_LOGIC;
    \bit_cnt_reg[1]_0\ : in STD_LOGIC;
    dl_stopstate : in STD_LOGIC;
    dl_forcerxmode_ris_edge : in STD_LOGIC;
    dl_status_reg_bit_6_reg_1 : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_status_reg_bit_6_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_1\ : in STD_LOGIC;
    dl_erresc_reg_0 : in STD_LOGIC;
    dl_erresc_reg_1 : in STD_LOGIC;
    dl_erresc_reg_2 : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl_erresc_reg_3 : in STD_LOGIC;
    \dl_rxtriggeresc_reg[0]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dl_rxtriggeresc_reg[2]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[1]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[2]_0\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[1]_0\ : in STD_LOGIC;
    lp_clk_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_4_reg_1 : in STD_LOGIC;
    byte_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_rxvalidesc_reg : in STD_LOGIC;
    lp_clk_reg_3 : in STD_LOGIC;
    dl_stopstate_reg_7 : in STD_LOGIC;
    dl_stopstate_reg_8 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_1 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_3 : in STD_LOGIC;
    dl_ulpsactivenot_reg_2 : in STD_LOGIC;
    dl_ulpsactivenot_reg_3 : in STD_LOGIC;
    dl0_ulpsactivenot : in STD_LOGIC;
    lp_clk_reg_4 : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    dl_errcontrol_reg_2 : in STD_LOGIC;
    dl_errcontrol_reg_3 : in STD_LOGIC;
    dl_errcontrol_reg_4 : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    errsyncesc_r_reg_0 : in STD_LOGIC;
    errsyncesc_r_reg_1 : in STD_LOGIC;
    errsyncesc_r_reg_2 : in STD_LOGIC;
    errsyncesc_r_reg_3 : in STD_LOGIC;
    dl_en_hs_lpn1_out : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    dl_en_hs_lpn_reg_1 : in STD_LOGIC;
    dl_en_hs_lpn_reg_2 : in STD_LOGIC;
    \bit_cnt_reg[1]_1\ : in STD_LOGIC;
    \bit_cnt_reg[2]_0\ : in STD_LOGIC;
    bit_cnt : in STD_LOGIC;
    dl_status_reg_bit_1_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14\ is
  signal \FSM_sequential_dl_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_10_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_rx_state_reg[4]\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal dl_errcontrol7_out : STD_LOGIC;
  signal dl_errcontrol_i_7_n_0 : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_4_n_0\ : STD_LOGIC;
  signal dl_status_reg_bit_135_out : STD_LOGIC;
  signal dl_status_reg_bit_1_i_12_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_7_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_8_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_9_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_4_i_3_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_2_n_0 : STD_LOGIC;
  signal dl_stopstate_i_2_n_0 : STD_LOGIC;
  signal dl_stopstate_i_4_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_6_n_0 : STD_LOGIC;
  signal \^en_cl_init_to_blk.cl_init_done_coreclk_reg\ : STD_LOGIC;
  signal lp_clk_i_2_n_0 : STD_LOGIC;
  signal lp_clk_i_4_n_0 : STD_LOGIC;
  signal lp_clk_i_6_n_0 : STD_LOGIC;
  signal lp_clk_i_8_n_0 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rxwaitesc_r\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d2_reg_1\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dl_rxdataesc[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dl_rxvalidesc_i_1 : label is "soft_lutpair83";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_rx_state_reg[4]\ <= \^fsm_sequential_dl_rx_state_reg[4]\;
  \en_cl_init_to_blk.cl_init_done_coreclk_reg\ <= \^en_cl_init_to_blk.cl_init_done_coreclk_reg\;
  \out\ <= s_level_out_d2;
  p_1_in(7 downto 0) <= \^p_1_in\(7 downto 0);
  rxwaitesc_r <= \^rxwaitesc_r\;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
  s_level_out_d2_reg_1 <= \^s_level_out_d2_reg_1\;
\FSM_sequential_dl_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I3 => \FSM_sequential_dl_rx_state[0]_i_5_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020500020205000"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_10_r,
      I2 => \^p_1_in\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => lp_01_r,
      O => \FSM_sequential_dl_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_10_n_0\,
      I1 => Q(2),
      I2 => lp_10_r,
      I3 => \FSM_sequential_dl_rx_state[0]_i_8_n_0\,
      I4 => \byte_cnt_reg[0]\,
      I5 => dl_ulpsactivenot_reg_0,
      O => \FSM_sequential_dl_rx_state[0]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      O => \FSM_sequential_dl_rx_state[0]_i_8_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => dl_ulpsactivenot_reg_0,
      I2 => \FSM_sequential_dl_rx_state[1]_i_2_n_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[1]\,
      I4 => \FSM_sequential_dl_rx_state[1]_i_4_n_0\,
      I5 => \FSM_sequential_dl_rx_state[1]_i_5_n_0\,
      O => D(1)
    );
\FSM_sequential_dl_rx_state[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(1),
      O => \FSM_sequential_dl_rx_state[1]_i_10_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_1\,
      I2 => Q(3),
      I3 => \^p_1_in\(0),
      I4 => lp_clk_reg_1,
      I5 => lp_01_r,
      O => \FSM_sequential_dl_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202FF020202"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6_n_0\,
      I1 => dl_stopstate_reg_0,
      I2 => Q(2),
      I3 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I4 => \^p_1_in\(0),
      I5 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[1]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001111F000"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_1,
      I1 => \lpdt_data_r_reg[0]_0\,
      I2 => \FSM_sequential_dl_rx_state[1]_i_10_n_0\,
      I3 => \byte_cnt_reg[0]\,
      I4 => Q(0),
      I5 => dl_status_reg_bit_4_reg_0,
      O => \FSM_sequential_dl_rx_state[1]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F0000000000"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state[1]_i_6_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => lp_00_r,
      I3 => Q(0),
      I4 => lp_10_r,
      I5 => \^s_level_out_d2_reg_0\,
      O => \FSM_sequential_dl_rx_state_reg[2]\
    );
\FSM_sequential_dl_rx_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[3]\,
      I1 => dl_stopstate_reg_0,
      I2 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      I3 => \^s_level_out_d2_reg_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_dl_rx_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_rx_state[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^s_level_out_d2_reg_1\,
      O => \FSM_sequential_dl_rx_state[4]_i_10_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_0,
      I1 => lp_01_r,
      I2 => Q(1),
      I3 => \^s_level_out_d2_reg_1\,
      I4 => \FSM_sequential_dl_rx_state[4]_i_10_n_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[4]_0\,
      O => D(3)
    );
\FSM_sequential_dl_rx_state[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      O => \^s_level_out_d2_reg_1\
    );
\bit_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B9AAAAAA"
    )
        port map (
      I0 => \bit_cnt_reg[0]_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => p_2_in66_in,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => dl_ulpsactivenot_i_6_n_0,
      O => \bit_cnt_reg[0]\
    );
\bit_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A060A0A0A0A"
    )
        port map (
      I0 => \bit_cnt_reg[1]_1\,
      I1 => \bit_cnt_reg[0]_0\,
      I2 => dl_ulpsactivenot_i_6_n_0,
      I3 => \bit_cnt_reg[0]_1\,
      I4 => p_2_in66_in,
      I5 => \bit_cnt_reg[1]_0\,
      O => \bit_cnt_reg[1]\
    );
\bit_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \bit_cnt_reg[2]_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => \bit_cnt_reg[1]_0\,
      I3 => \bit_cnt_reg[0]_0\,
      I4 => \bit_cnt_reg[1]_1\,
      I5 => \bit_cnt[3]_i_3_n_0\,
      O => \bit_cnt_reg[2]\
    );
\bit_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => p_2_in66_in,
      I1 => bit_cnt,
      I2 => \bit_cnt_reg[1]_1\,
      I3 => \bit_cnt_reg[0]_0\,
      I4 => \bit_cnt_reg[2]_0\,
      I5 => \bit_cnt[3]_i_3_n_0\,
      O => \bit_cnt_reg[3]\
    );
\bit_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF08FF"
    )
        port map (
      I0 => \bit_cnt_reg[1]_0\,
      I1 => p_2_in66_in,
      I2 => \bit_cnt_reg[0]_1\,
      I3 => s_level_out_d2,
      I4 => dl_stopstate,
      I5 => dl_forcerxmode_ris_edge,
      O => \bit_cnt[3]_i_3_n_0\
    );
\byte_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC840"
    )
        port map (
      I0 => Q(0),
      I1 => \byte_cnt_reg[0]\,
      I2 => lp_clk_reg_1,
      I3 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I4 => \^rxwaitesc_r\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_rx_state_reg[0]\
    );
dl_en_hs_lpn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => dl_en_hs_lpn1_out,
      I1 => \^fsm_sequential_dl_rx_state_reg[4]\,
      I2 => dl_en_hs_lpn_reg_0,
      I3 => dl_en_hs_lpn_reg_1,
      I4 => dl_en_hs_lpn_reg_2,
      O => dl_en_hs_lpn_reg
    );
dl_en_hs_lpn_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => dl_status_reg_bit_1_reg_0,
      I1 => Q(4),
      I2 => Q(1),
      I3 => dl_status_reg_bit_4_reg_1,
      I4 => \^s_level_out_d2_reg_0\,
      O => \^fsm_sequential_dl_rx_state_reg[4]\
    );
dl_errcontrol_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dl_errcontrol7_out,
      I1 => dl_errcontrol_reg_1,
      I2 => dl_errcontrol_reg_2,
      I3 => dl_errcontrol_reg_3,
      I4 => dl_errcontrol_reg_4,
      I5 => dl0_errcontrol,
      O => dl_errcontrol_reg
    );
dl_errcontrol_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAAAFFEAAAAA"
    )
        port map (
      I0 => dl_errcontrol_i_7_n_0,
      I1 => lp_00_r,
      I2 => dl_status_reg_bit_1_reg_0,
      I3 => lp_10_r,
      I4 => dl_status_reg_bit_4_reg,
      I5 => dl_errcontrol_reg_0,
      O => dl_errcontrol7_out
    );
dl_errcontrol_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000A8"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => dl_stopstate_reg_0,
      I2 => lp_10_r,
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl_errcontrol_i_2_0,
      O => dl_errcontrol_i_7_n_0
    );
dl_erresc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => dl_erresc_reg_0,
      I1 => dl_erresc_reg_1,
      I2 => dl_erresc_reg_2,
      I3 => dl0_erresc,
      I4 => dl_erresc_reg_3,
      I5 => \^rxwaitesc_r\,
      O => dl_erresc_reg
    );
\dl_rxdataesc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(7),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(0)
    );
\dl_rxdataesc[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(6),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(1)
    );
\dl_rxdataesc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(5),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(2)
    );
\dl_rxdataesc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(4),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(3)
    );
\dl_rxdataesc[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(3),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(4)
    );
\dl_rxdataesc[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(2),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(5)
    );
\dl_rxdataesc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(1),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(6)
    );
\dl_rxdataesc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => dl_rxvalidesc_reg,
      I3 => p_2_in66_in,
      I4 => dl_ulpsactivenot_i_6_n_0,
      O => \byte_cnt_reg[1]_0\(0)
    );
\dl_rxdataesc[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(0),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(7)
    );
dl_rxescclk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lp_clk_reg_3,
      I1 => s_level_out_d2,
      I2 => dl_forcerxmode_ris_edge,
      O => lp_clk_reg
    );
dl_rxlpdtesc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => core_rst,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => dl_forcerxmode_ris_edge,
      I4 => dl_stopstate,
      O => \^rxwaitesc_r\
    );
\dl_rxtriggeresc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[3]\(0),
      I2 => \dl_rxtriggeresc_reg[3]\(1),
      I3 => \dl_rxtriggeresc_reg[3]\(2),
      I4 => \dl_rxtriggeresc_reg[1]_0\,
      I5 => \^rxwaitesc_r\,
      O => \lpdt_data_r_reg[7]\(0)
    );
\dl_rxtriggeresc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^rxwaitesc_r\,
      I1 => \dl_rxtriggeresc_reg[3]\(2),
      I2 => \dl_rxtriggeresc_reg[3]\(0),
      I3 => \dl_rxtriggeresc_reg[1]_0\,
      I4 => \dl_rxtriggeresc_reg[3]\(1),
      I5 => \dl_rxtriggeresc_reg[1]\,
      O => \lpdt_data_r_reg[7]\(1)
    );
\dl_rxtriggeresc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[2]_0\,
      I2 => \dl_rxtriggeresc_reg[3]\(0),
      I3 => \dl_rxtriggeresc_reg[3]\(7),
      I4 => \dl_rxtriggeresc_reg[3]\(6),
      I5 => \^rxwaitesc_r\,
      O => \lpdt_data_r_reg[7]\(2)
    );
\dl_rxtriggeresc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[0]\,
      I1 => dl_stopstate,
      I2 => dl_forcerxmode_ris_edge,
      I3 => s_level_out_d2,
      I4 => system_rst,
      I5 => core_rst,
      O => dl_stopstate_reg(0)
    );
\dl_rxtriggeresc[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAEAEAF"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_4_n_0\,
      I1 => \dl_rxtriggeresc_reg[3]\(7),
      I2 => \^rxwaitesc_r\,
      I3 => \dl_rxtriggeresc_reg[3]\(0),
      I4 => \dl_rxtriggeresc_reg[3]\(1),
      O => \lpdt_data_r_reg[7]\(3)
    );
\dl_rxtriggeresc[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFCFAFFA"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[1]\,
      I2 => \dl_rxtriggeresc_reg[3]\(6),
      I3 => \dl_rxtriggeresc_reg[3]\(1),
      I4 => \dl_rxtriggeresc_reg[3]\(2),
      I5 => \^rxwaitesc_r\,
      O => \dl_rxtriggeresc[3]_i_4_n_0\
    );
dl_rxvalidesc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => dl_rxvalidesc_reg,
      I3 => p_2_in66_in,
      I4 => dl_ulpsactivenot_i_6_n_0,
      O => \byte_cnt_reg[1]\
    );
dl_status_reg_bit_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dl_status_reg_bit_135_out,
      I1 => dl_status_reg_bit_1_reg_1,
      I2 => \^en_cl_init_to_blk.cl_init_done_coreclk_reg\,
      I3 => dl_status_reg_bit_1_reg_2,
      I4 => dl_status_reg_bit_1_reg_3,
      I5 => dl_status_reg(0),
      O => dl_status_reg_bit_1_reg
    );
dl_status_reg_bit_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      I4 => Q(1),
      O => dl_status_reg_bit_1_i_12_n_0
    );
dl_status_reg_bit_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => dl_status_reg_bit_1_i_7_n_0,
      I1 => lp_10_r,
      I2 => dl_status_reg_bit_1_reg_0,
      I3 => dl_status_reg_bit_4_reg,
      I4 => dl_status_reg_bit_1_i_8_n_0,
      I5 => dl_status_reg_bit_1_i_9_n_0,
      O => dl_status_reg_bit_135_out
    );
dl_status_reg_bit_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8A8A8A"
    )
        port map (
      I0 => \lpdt_data_r_reg[0]_0\,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => dl_status_reg_bit_1_reg_4,
      O => \^en_cl_init_to_blk.cl_init_done_coreclk_reg\
    );
dl_status_reg_bit_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => lp_00_r,
      I2 => dl_status_reg_bit_4_reg_0,
      I3 => lp_clk_i_6_n_0,
      I4 => lp_01_r,
      I5 => dl_status_reg_bit_1_i_2_0,
      O => dl_status_reg_bit_1_i_7_n_0
    );
dl_status_reg_bit_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088F088008800"
    )
        port map (
      I0 => dl_status_reg_bit_1_i_12_n_0,
      I1 => lp_00_r,
      I2 => \^p_1_in\(0),
      I3 => Q(2),
      I4 => dl_ulpsactivenot_reg_1,
      I5 => dl_status_reg_bit_1_i_2_1,
      O => dl_status_reg_bit_1_i_8_n_0
    );
dl_status_reg_bit_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888800000000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6_n_0\,
      I1 => lp_01_r,
      I2 => \FSM_sequential_dl_rx_state[0]_i_8_n_0\,
      I3 => Q(0),
      I4 => lp_10_r,
      I5 => Q(2),
      O => dl_status_reg_bit_1_i_9_n_0
    );
dl_status_reg_bit_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_1,
      I1 => dl_status_reg_bit_4_reg_0,
      I2 => Q(1),
      I3 => dl_status_reg_bit_4_reg,
      I4 => dl_status_reg_bit_4_i_3_n_0,
      I5 => dl_status_reg(1),
      O => cl_rxclkactivehs_reg
    );
dl_status_reg_bit_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEECCCCCCCCCCCC"
    )
        port map (
      I0 => dl_stopstate_reg_0,
      I1 => \^s_level_out_d2_reg_0\,
      I2 => dl_status_reg_bit_4_reg_1,
      I3 => Q(1),
      I4 => Q(4),
      I5 => dl_status_reg_bit_1_reg_0,
      O => dl_status_reg_bit_4_i_3_n_0
    );
dl_status_reg_bit_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
        port map (
      I0 => dl_status_reg_bit_6_i_2_n_0,
      I1 => \FSM_sequential_dl_rx_state[4]_i_10_n_0\,
      I2 => dl_status_reg_bit_6_reg,
      I3 => dl_status_reg_bit_4_reg,
      I4 => lp_10_r,
      I5 => dl_status_reg_bit_6_reg_0,
      O => dl_status_reg_bit_626_out
    );
dl_status_reg_bit_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0808080808080"
    )
        port map (
      I0 => dl_status_reg_bit_6_reg_1,
      I1 => dl_status_reg(2),
      I2 => \FSM_sequential_dl_rx_state[0]_i_8_n_0\,
      I3 => dl_status_reg_bit_6_reg_2,
      I4 => dl_stopstate_reg_0,
      I5 => dl_status_reg_bit_6_reg_3,
      O => dl_status_reg_bit_6_i_2_n_0
    );
dl_status_reg_bit_6_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F800000000"
    )
        port map (
      I0 => dl_status_reg_bit_6_i_5,
      I1 => dl_status_reg_bit_6_i_5_0,
      I2 => dl_status_reg_bit_6_i_5_1,
      I3 => lp_00_r,
      I4 => lp_01_r,
      I5 => \^p_1_in\(0),
      O => lp_00_r_reg
    );
dl_stopstate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEA00"
    )
        port map (
      I0 => dl_stopstate_i_2_n_0,
      I1 => dl_stopstate_reg_0,
      I2 => dl_stopstate_reg_7,
      I3 => dl_stopstate_i_4_n_0,
      I4 => dl_stopstate_reg_8,
      I5 => dl_stopstate,
      O => lp_11_r_reg
    );
dl_stopstate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => dl_stopstate_reg_1,
      I1 => Q(3),
      I2 => dl_stopstate_reg_0,
      I3 => Q(4),
      I4 => \^p_1_in\(0),
      I5 => \FSM_sequential_dl_rx_state[4]_i_10_n_0\,
      O => dl_stopstate_i_2_n_0
    );
dl_stopstate_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dl_stopstate_reg_2,
      I1 => \^fsm_sequential_dl_rx_state_reg[4]\,
      I2 => dl_stopstate_reg_3,
      I3 => dl_stopstate_reg_4,
      I4 => dl_stopstate_reg_5,
      I5 => dl_stopstate_reg_6,
      O => dl_stopstate_i_4_n_0
    );
dl_ulpsactivenot_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFFFFFE00"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_1,
      I1 => dl_ulpsactivenot_reg_0,
      I2 => dl_ulpsactivenot_reg_2,
      I3 => dl_ulpsactivenot_reg_3,
      I4 => dl_ulpsactivenot_i_6_n_0,
      I5 => dl0_ulpsactivenot,
      O => dl_ulpsactivenot_reg
    );
dl_ulpsactivenot_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dl_forcerxmode_ris_edge,
      I1 => dl_stopstate,
      I2 => s_level_out_d2,
      O => dl_ulpsactivenot_i_6_n_0
    );
errsyncesc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700040004000400"
    )
        port map (
      I0 => errsyncesc_r_reg_0,
      I1 => errsyncesc_r_reg_1,
      I2 => dl_forcerxmode_ris_edge,
      I3 => s_level_out_d2,
      I4 => errsyncesc_r_reg_2,
      I5 => errsyncesc_r_reg_3,
      O => errsyncesc_r_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
lp_clk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => lp_clk_i_2_n_0,
      I1 => lp_clk_reg_1,
      I2 => \^p_1_in\(0),
      I3 => lp_clk_i_4_n_0,
      I4 => lp_clk_reg_4,
      I5 => lp_clk_reg_3,
      O => lp_clk_reg_0
    );
lp_clk_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B00000"
    )
        port map (
      I0 => Q(1),
      I1 => lp_01_r,
      I2 => dl_stopstate_reg_0,
      I3 => Q(4),
      I4 => lp_clk_i_6_n_0,
      I5 => lp_clk_reg_2,
      O => lp_clk_i_2_n_0
    );
lp_clk_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F2F0F0F0F0F0"
    )
        port map (
      I0 => Q(4),
      I1 => dl_ulpsactivenot_reg_0,
      I2 => lp_clk_i_8_n_0,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => dl_status_reg_bit_4_reg,
      O => lp_clk_i_4_n_0
    );
lp_clk_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15110000"
    )
        port map (
      I0 => Q(0),
      I1 => \lpdt_data_r_reg[0]_0\,
      I2 => system_rst,
      I3 => s_level_out_d2,
      I4 => Q(2),
      O => lp_clk_i_6_n_0
    );
lp_clk_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => dl_status_reg_bit_1_i_12_n_0,
      I1 => dl_stopstate_reg_0,
      I2 => Q(2),
      I3 => lp_00_r,
      I4 => Q(0),
      I5 => lp_10_r,
      O => lp_clk_i_8_n_0
    );
\lpdt_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(0),
      O => \^p_1_in\(0)
    );
\lpdt_data_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(0),
      O => \^p_1_in\(1)
    );
\lpdt_data_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(1),
      O => \^p_1_in\(2)
    );
\lpdt_data_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(2),
      O => \^p_1_in\(3)
    );
\lpdt_data_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(3),
      O => \^p_1_in\(4)
    );
\lpdt_data_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(4),
      O => \^p_1_in\(5)
    );
\lpdt_data_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(5),
      O => \^p_1_in\(6)
    );
\lpdt_data_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \lpdt_data_r_reg[0]_0\,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      O => E(0)
    );
\lpdt_data_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(6),
      O => \^p_1_in\(7)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_15\ is
  port (
    \out\ : out STD_LOGIC;
    dl_forcerxmode_ris_edge0 : out STD_LOGIC;
    dl_forcerxmode_t0 : out STD_LOGIC;
    \lp_st_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    core_rst : in STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_forcerxmode_sync_r : in STD_LOGIC;
    dl_forcerxmode_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dl_lp_st_t_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_15\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_15\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_15\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\dl_forcerxmode_ris_edge_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => dl_forcerxmode_sync_r,
      O => dl_forcerxmode_ris_edge0
    );
dl_forcerxmode_t_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => dl_forcerxmode_out,
      O => dl_forcerxmode_t0
    );
\dl_lp_st_t[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => Q(0),
      I1 => \dl_lp_st_t_reg[1]\(0),
      I2 => s_level_out_d2,
      I3 => dl_forcerxmode_out,
      O => \lp_st_out_reg[1]\(0)
    );
\dl_lp_st_t[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => Q(1),
      I1 => \dl_lp_st_t_reg[1]\(1),
      I2 => s_level_out_d2,
      I3 => dl_forcerxmode_out,
      O => \lp_st_out_reg[1]\(1)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_forcerxmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_19\ is
  port (
    \out\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[1]\ : out STD_LOGIC;
    \cl_rx_state_reg[3]\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    cl_rxclkactivehs1_out : out STD_LOGIC;
    \cl_rx_state_reg[3]_0\ : out STD_LOGIC;
    dl_forcerxmode_ris_edge_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_ulpsactivenot_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst : in STD_LOGIC;
    \cl_rx_state_reg[1]\ : in STD_LOGIC;
    dl_forcerxmode_ris_edge : in STD_LOGIC;
    \cl_rx_state_reg[3]_1\ : in STD_LOGIC;
    \cl_rx_state_reg[3]_2\ : in STD_LOGIC;
    \cl_rx_state_reg[3]_3\ : in STD_LOGIC;
    cl_rxclkactivehs_reg : in STD_LOGIC;
    cl_rxclkactivehs_reg_0 : in STD_LOGIC;
    \cl_rx_state_reg[0]\ : in STD_LOGIC;
    \cl_rx_state_reg[0]_0\ : in STD_LOGIC;
    cl_rx_state : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_19\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_19\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_19\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
\cl_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^s_level_out_d2_reg_0\,
      I1 => \cl_rx_state_reg[0]\,
      I2 => \cl_rx_state_reg[3]_2\,
      I3 => \cl_rx_state_reg[0]_0\,
      I4 => dl_forcerxmode_ris_edge,
      O => \cl_rx_state_reg[3]_0\
    );
\cl_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => dl_forcerxmode_ris_edge,
      I1 => s_level_out_d2,
      I2 => system_rst,
      I3 => \cl_rx_state_reg[1]\,
      I4 => cl_rx_state(0),
      O => dl_forcerxmode_ris_edge_reg
    );
\cl_rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^s_level_out_d2_reg_0\,
      I1 => \cl_rx_state_reg[3]_1\,
      I2 => \cl_rx_state_reg[3]_2\,
      I3 => \cl_rx_state_reg[3]_3\,
      I4 => dl_forcerxmode_ris_edge,
      O => \cl_rx_state_reg[3]\
    );
\cl_rx_state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \cl_rx_state_reg[1]\,
      O => \^s_level_out_d2_reg_0\
    );
cl_rxclkactivehs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cl_rxclkactivehs_reg,
      I1 => s_level_out_d2,
      I2 => cl_rxclkactivehs_reg_0,
      O => cl_rxclkactivehs1_out
    );
cl_stopstate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFDDDD"
    )
        port map (
      I0 => cl_ulpsactivenot_reg(0),
      I1 => core_rst,
      I2 => s_level_out_d2,
      I3 => system_rst,
      I4 => \cl_rx_state_reg[1]\,
      I5 => dl_forcerxmode_ris_edge,
      O => \s_level_out_bus_d3_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_4\ is
  port (
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_4\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_4\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_4\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ : out STD_LOGIC;
    dl_en_hs_lpn_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\ : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    dl_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_5\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_5\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_5\ is
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880F00"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\,
      I2 => rxactivehs_coreclk_sync_r,
      I3 => s_level_out_d2,
      I4 => dl_state(0),
      I5 => dl_state(1),
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DF0080F3DF0080"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\,
      I1 => dl_en_hs_lpn_i,
      I2 => dl_state(1),
      I3 => dl_state(0),
      I4 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\,
      O => dl_en_hs_lpn_reg
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_coreclk_sync_r,
      I1 => s_level_out_d2,
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    \bit_cnt_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_level_out_d2_reg_0 : out STD_LOGIC;
    s_level_out_d2_reg_1 : out STD_LOGIC;
    dl_status_reg_bit_626_out : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_dl_rx_state_reg[0]\ : out STD_LOGIC;
    rxwaitesc_r : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl_erresc_reg : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lpdt_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_rx_state_reg[2]\ : out STD_LOGIC;
    \lpdt_data_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \byte_cnt_reg[1]\ : out STD_LOGIC;
    \byte_cnt_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_clk_reg : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    dl_status_reg_bit_1_reg : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg\ : out STD_LOGIC;
    cl_rxclkactivehs_reg : out STD_LOGIC;
    dl_ulpsactivenot_reg : out STD_LOGIC;
    lp_clk_reg_0 : out STD_LOGIC;
    dl_errcontrol_reg : out STD_LOGIC;
    errsyncesc_r_reg : out STD_LOGIC;
    dl_en_hs_lpn_reg : out STD_LOGIC;
    \bit_cnt_reg[1]\ : out STD_LOGIC;
    \bit_cnt_reg[2]\ : out STD_LOGIC;
    \bit_cnt_reg[3]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    p_2_in66_in : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]\ : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_1\ : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    dl_status_reg_bit_1_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_4_reg : in STD_LOGIC;
    dl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    \dl_status_reg_bit_1_i_2__0_0\ : in STD_LOGIC;
    dl_status_reg_bit_6_reg : in STD_LOGIC;
    dl_status_reg_bit_6_reg_0 : in STD_LOGIC;
    dl_ulpsactivenot_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : in STD_LOGIC;
    \byte_cnt_reg[0]\ : in STD_LOGIC;
    lp_clk_reg_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    \dl_errcontrol_i_2__0_0\ : in STD_LOGIC;
    dl_ulpsactivenot_reg_1 : in STD_LOGIC;
    \dl_status_reg_bit_1_i_2__0_1\ : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    \lpdt_data_r_reg[0]_0\ : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    dl_stopstate_reg_3 : in STD_LOGIC;
    dl_stopstate_reg_4 : in STD_LOGIC;
    dl_stopstate_reg_5 : in STD_LOGIC;
    dl_stopstate_reg_6 : in STD_LOGIC;
    \dl_status_reg_bit_6_i_5__0\ : in STD_LOGIC;
    \dl_status_reg_bit_6_i_5__0_0\ : in STD_LOGIC;
    \dl_status_reg_bit_6_i_5__0_1\ : in STD_LOGIC;
    \bit_cnt_reg[1]_0\ : in STD_LOGIC;
    dl_stopstate : in STD_LOGIC;
    dl_forcerxmode_ris_edge : in STD_LOGIC;
    dl_status_reg_bit_6_reg_1 : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_status_reg_bit_6_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_1\ : in STD_LOGIC;
    dl_erresc_reg_0 : in STD_LOGIC;
    dl_erresc_reg_1 : in STD_LOGIC;
    dl_erresc_reg_2 : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl_erresc_reg_3 : in STD_LOGIC;
    \dl_rxtriggeresc_reg[0]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dl_rxtriggeresc_reg[2]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[1]\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[2]_0\ : in STD_LOGIC;
    \dl_rxtriggeresc_reg[1]_0\ : in STD_LOGIC;
    lp_clk_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_4_reg_1 : in STD_LOGIC;
    byte_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_rxvalidesc_reg : in STD_LOGIC;
    lp_clk_reg_3 : in STD_LOGIC;
    dl_stopstate_reg_7 : in STD_LOGIC;
    dl_stopstate_reg_8 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_1 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_2 : in STD_LOGIC;
    dl_status_reg_bit_1_reg_3 : in STD_LOGIC;
    dl_ulpsactivenot_reg_2 : in STD_LOGIC;
    dl_ulpsactivenot_reg_3 : in STD_LOGIC;
    dl1_ulpsactivenot : in STD_LOGIC;
    lp_clk_reg_4 : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    dl_errcontrol_reg_2 : in STD_LOGIC;
    dl_errcontrol_reg_3 : in STD_LOGIC;
    dl_errcontrol_reg_4 : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    errsyncesc_r_reg_0 : in STD_LOGIC;
    errsyncesc_r_reg_1 : in STD_LOGIC;
    errsyncesc_r_reg_2 : in STD_LOGIC;
    errsyncesc_r_reg_3 : in STD_LOGIC;
    dl_en_hs_lpn1_out : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    dl_en_hs_lpn_reg_1 : in STD_LOGIC;
    dl_en_hs_lpn_reg_2 : in STD_LOGIC;
    \bit_cnt_reg[1]_1\ : in STD_LOGIC;
    \bit_cnt_reg[2]_0\ : in STD_LOGIC;
    bit_cnt : in STD_LOGIC;
    dl_status_reg_bit_1_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_6\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_6\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_6\ is
  signal \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_rx_state_reg[4]\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal dl_errcontrol7_out : STD_LOGIC;
  signal \dl_errcontrol_i_7__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_4__0_n_0\ : STD_LOGIC;
  signal dl_status_reg_bit_135_out : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_12__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_7__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_8__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_9__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_4_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_6__0_n_0\ : STD_LOGIC;
  signal \^en_cl_init_to_blk.cl_init_done_coreclk_reg\ : STD_LOGIC;
  signal \lp_clk_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_clk_i_4__0_n_0\ : STD_LOGIC;
  signal \lp_clk_i_6__0_n_0\ : STD_LOGIC;
  signal \lp_clk_i_8__0_n_0\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rxwaitesc_r\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d2_reg_1\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dl_rxdataesc[7]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dl_rxvalidesc_i_1__0\ : label is "soft_lutpair125";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_rx_state_reg[4]\ <= \^fsm_sequential_dl_rx_state_reg[4]\;
  \en_cl_init_to_blk.cl_init_done_coreclk_reg\ <= \^en_cl_init_to_blk.cl_init_done_coreclk_reg\;
  \out\ <= s_level_out_d2;
  p_1_in(7 downto 0) <= \^p_1_in\(7 downto 0);
  rxwaitesc_r <= \^rxwaitesc_r\;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
  s_level_out_d2_reg_1 <= \^s_level_out_d2_reg_1\;
\FSM_sequential_dl_rx_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I3 => \FSM_sequential_dl_rx_state[0]_i_5__0_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020500020205000"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_10_r,
      I2 => \^p_1_in\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => lp_01_r,
      O => \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_10__0_n_0\,
      I1 => Q(2),
      I2 => lp_10_r,
      I3 => \FSM_sequential_dl_rx_state[0]_i_8__0_n_0\,
      I4 => \byte_cnt_reg[0]\,
      I5 => dl_ulpsactivenot_reg_0,
      O => \FSM_sequential_dl_rx_state[0]_i_5__0_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      O => \FSM_sequential_dl_rx_state[0]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(1),
      O => \FSM_sequential_dl_rx_state[1]_i_10__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => dl_ulpsactivenot_reg_0,
      I2 => \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[1]\,
      I4 => \FSM_sequential_dl_rx_state[1]_i_4__0_n_0\,
      I5 => \FSM_sequential_dl_rx_state[1]_i_5__0_n_0\,
      O => D(1)
    );
\FSM_sequential_dl_rx_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_1\,
      I2 => Q(3),
      I3 => \^p_1_in\(0),
      I4 => lp_clk_reg_1,
      I5 => lp_01_r,
      O => \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202FF020202"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6__0_n_0\,
      I1 => dl_stopstate_reg_0,
      I2 => Q(2),
      I3 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I4 => \^p_1_in\(0),
      I5 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[1]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001111F000"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_1,
      I1 => \lpdt_data_r_reg[0]_0\,
      I2 => \FSM_sequential_dl_rx_state[1]_i_10__0_n_0\,
      I3 => \byte_cnt_reg[0]\,
      I4 => Q(0),
      I5 => dl_status_reg_bit_4_reg_0,
      O => \FSM_sequential_dl_rx_state[1]_i_5__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F0000000000"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state[1]_i_6__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => lp_00_r,
      I3 => Q(0),
      I4 => lp_10_r,
      I5 => \^s_level_out_d2_reg_0\,
      O => \FSM_sequential_dl_rx_state_reg[2]\
    );
\FSM_sequential_dl_rx_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[3]\,
      I1 => dl_stopstate_reg_0,
      I2 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      I3 => \^s_level_out_d2_reg_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_dl_rx_state[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_rx_state[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^s_level_out_d2_reg_1\,
      O => \FSM_sequential_dl_rx_state[4]_i_10__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0400"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_0,
      I1 => lp_01_r,
      I2 => Q(1),
      I3 => \^s_level_out_d2_reg_1\,
      I4 => \FSM_sequential_dl_rx_state[4]_i_10__0_n_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[4]_0\,
      O => D(3)
    );
\FSM_sequential_dl_rx_state[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      O => \^s_level_out_d2_reg_1\
    );
\bit_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B9AAAAAA"
    )
        port map (
      I0 => \bit_cnt_reg[0]_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => p_2_in66_in,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => \dl_ulpsactivenot_i_6__0_n_0\,
      O => \bit_cnt_reg[0]\
    );
\bit_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A060A0A0A0A"
    )
        port map (
      I0 => \bit_cnt_reg[1]_1\,
      I1 => \bit_cnt_reg[0]_0\,
      I2 => \dl_ulpsactivenot_i_6__0_n_0\,
      I3 => \bit_cnt_reg[0]_1\,
      I4 => p_2_in66_in,
      I5 => \bit_cnt_reg[1]_0\,
      O => \bit_cnt_reg[1]\
    );
\bit_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \bit_cnt_reg[2]_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => \bit_cnt_reg[1]_0\,
      I3 => \bit_cnt_reg[0]_0\,
      I4 => \bit_cnt_reg[1]_1\,
      I5 => \bit_cnt[3]_i_3__0_n_0\,
      O => \bit_cnt_reg[2]\
    );
\bit_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => p_2_in66_in,
      I1 => bit_cnt,
      I2 => \bit_cnt_reg[1]_1\,
      I3 => \bit_cnt_reg[0]_0\,
      I4 => \bit_cnt_reg[2]_0\,
      I5 => \bit_cnt[3]_i_3__0_n_0\,
      O => \bit_cnt_reg[3]\
    );
\bit_cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF08FF"
    )
        port map (
      I0 => \bit_cnt_reg[1]_0\,
      I1 => p_2_in66_in,
      I2 => \bit_cnt_reg[0]_1\,
      I3 => s_level_out_d2,
      I4 => dl_stopstate,
      I5 => dl_forcerxmode_ris_edge,
      O => \bit_cnt[3]_i_3__0_n_0\
    );
\byte_cnt[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC840"
    )
        port map (
      I0 => Q(0),
      I1 => \byte_cnt_reg[0]\,
      I2 => lp_clk_reg_1,
      I3 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I4 => \^rxwaitesc_r\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_rx_state_reg[0]\
    );
\dl_en_hs_lpn_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => dl_en_hs_lpn1_out,
      I1 => \^fsm_sequential_dl_rx_state_reg[4]\,
      I2 => dl_en_hs_lpn_reg_0,
      I3 => dl_en_hs_lpn_reg_1,
      I4 => dl_en_hs_lpn_reg_2,
      O => dl_en_hs_lpn_reg
    );
\dl_en_hs_lpn_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => dl_status_reg_bit_1_reg_0,
      I1 => Q(4),
      I2 => Q(1),
      I3 => dl_status_reg_bit_4_reg_1,
      I4 => \^s_level_out_d2_reg_0\,
      O => \^fsm_sequential_dl_rx_state_reg[4]\
    );
\dl_errcontrol_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dl_errcontrol7_out,
      I1 => dl_errcontrol_reg_1,
      I2 => dl_errcontrol_reg_2,
      I3 => dl_errcontrol_reg_3,
      I4 => dl_errcontrol_reg_4,
      I5 => dl1_errcontrol,
      O => dl_errcontrol_reg
    );
\dl_errcontrol_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAAAFFEAAAAA"
    )
        port map (
      I0 => \dl_errcontrol_i_7__0_n_0\,
      I1 => lp_00_r,
      I2 => dl_status_reg_bit_1_reg_0,
      I3 => lp_10_r,
      I4 => dl_status_reg_bit_4_reg,
      I5 => dl_errcontrol_reg_0,
      O => dl_errcontrol7_out
    );
\dl_errcontrol_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000A8"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => dl_stopstate_reg_0,
      I2 => lp_10_r,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \dl_errcontrol_i_2__0_0\,
      O => \dl_errcontrol_i_7__0_n_0\
    );
\dl_erresc_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => dl_erresc_reg_0,
      I1 => dl_erresc_reg_1,
      I2 => dl_erresc_reg_2,
      I3 => dl1_erresc,
      I4 => dl_erresc_reg_3,
      I5 => \^rxwaitesc_r\,
      O => dl_erresc_reg
    );
\dl_rxdataesc[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(7),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(0)
    );
\dl_rxdataesc[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(6),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(1)
    );
\dl_rxdataesc[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(5),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(2)
    );
\dl_rxdataesc[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(4),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(3)
    );
\dl_rxdataesc[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(3),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(4)
    );
\dl_rxdataesc[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(2),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(5)
    );
\dl_rxdataesc[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(1),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(6)
    );
\dl_rxdataesc[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => dl_rxvalidesc_reg,
      I3 => p_2_in66_in,
      I4 => \dl_ulpsactivenot_i_6__0_n_0\,
      O => \byte_cnt_reg[1]_0\(0)
    );
\dl_rxdataesc[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[3]\(0),
      I1 => s_level_out_d2,
      I2 => dl_stopstate,
      I3 => dl_forcerxmode_ris_edge,
      O => \lpdt_data_r_reg[0]\(7)
    );
\dl_rxescclk_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lp_clk_reg_3,
      I1 => s_level_out_d2,
      I2 => dl_forcerxmode_ris_edge,
      O => lp_clk_reg
    );
\dl_rxlpdtesc_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => core_rst,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => dl_forcerxmode_ris_edge,
      I4 => dl_stopstate,
      O => \^rxwaitesc_r\
    );
\dl_rxtriggeresc[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[3]\(0),
      I2 => \dl_rxtriggeresc_reg[3]\(1),
      I3 => \dl_rxtriggeresc_reg[3]\(2),
      I4 => \dl_rxtriggeresc_reg[1]_0\,
      I5 => \^rxwaitesc_r\,
      O => \lpdt_data_r_reg[7]\(0)
    );
\dl_rxtriggeresc[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^rxwaitesc_r\,
      I1 => \dl_rxtriggeresc_reg[3]\(2),
      I2 => \dl_rxtriggeresc_reg[3]\(0),
      I3 => \dl_rxtriggeresc_reg[1]_0\,
      I4 => \dl_rxtriggeresc_reg[3]\(1),
      I5 => \dl_rxtriggeresc_reg[1]\,
      O => \lpdt_data_r_reg[7]\(1)
    );
\dl_rxtriggeresc[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[2]_0\,
      I2 => \dl_rxtriggeresc_reg[3]\(0),
      I3 => \dl_rxtriggeresc_reg[3]\(7),
      I4 => \dl_rxtriggeresc_reg[3]\(6),
      I5 => \^rxwaitesc_r\,
      O => \lpdt_data_r_reg[7]\(2)
    );
\dl_rxtriggeresc[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[0]\,
      I1 => dl_stopstate,
      I2 => dl_forcerxmode_ris_edge,
      I3 => s_level_out_d2,
      I4 => system_rst,
      I5 => core_rst,
      O => dl_stopstate_reg(0)
    );
\dl_rxtriggeresc[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAEAEAF"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_4__0_n_0\,
      I1 => \dl_rxtriggeresc_reg[3]\(7),
      I2 => \^rxwaitesc_r\,
      I3 => \dl_rxtriggeresc_reg[3]\(0),
      I4 => \dl_rxtriggeresc_reg[3]\(1),
      O => \lpdt_data_r_reg[7]\(3)
    );
\dl_rxtriggeresc[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFCFAFFA"
    )
        port map (
      I0 => \dl_rxtriggeresc_reg[2]\,
      I1 => \dl_rxtriggeresc_reg[1]\,
      I2 => \dl_rxtriggeresc_reg[3]\(6),
      I3 => \dl_rxtriggeresc_reg[3]\(1),
      I4 => \dl_rxtriggeresc_reg[3]\(2),
      I5 => \^rxwaitesc_r\,
      O => \dl_rxtriggeresc[3]_i_4__0_n_0\
    );
\dl_rxvalidesc_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => dl_rxvalidesc_reg,
      I3 => p_2_in66_in,
      I4 => \dl_ulpsactivenot_i_6__0_n_0\,
      O => \byte_cnt_reg[1]\
    );
\dl_status_reg_bit_1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(4),
      I4 => Q(1),
      O => \dl_status_reg_bit_1_i_12__0_n_0\
    );
\dl_status_reg_bit_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dl_status_reg_bit_135_out,
      I1 => dl_status_reg_bit_1_reg_1,
      I2 => \^en_cl_init_to_blk.cl_init_done_coreclk_reg\,
      I3 => dl_status_reg_bit_1_reg_2,
      I4 => dl_status_reg_bit_1_reg_3,
      I5 => dl_status_reg(0),
      O => dl_status_reg_bit_1_reg
    );
\dl_status_reg_bit_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \dl_status_reg_bit_1_i_7__0_n_0\,
      I1 => lp_10_r,
      I2 => dl_status_reg_bit_1_reg_0,
      I3 => dl_status_reg_bit_4_reg,
      I4 => \dl_status_reg_bit_1_i_8__0_n_0\,
      I5 => \dl_status_reg_bit_1_i_9__0_n_0\,
      O => dl_status_reg_bit_135_out
    );
\dl_status_reg_bit_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8A8A8A"
    )
        port map (
      I0 => \lpdt_data_r_reg[0]_0\,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => dl_status_reg_bit_1_reg_4,
      O => \^en_cl_init_to_blk.cl_init_done_coreclk_reg\
    );
\dl_status_reg_bit_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^s_level_out_d2_reg_1\,
      I1 => lp_00_r,
      I2 => dl_status_reg_bit_4_reg_0,
      I3 => \lp_clk_i_6__0_n_0\,
      I4 => lp_01_r,
      I5 => \dl_status_reg_bit_1_i_2__0_0\,
      O => \dl_status_reg_bit_1_i_7__0_n_0\
    );
\dl_status_reg_bit_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088F088008800"
    )
        port map (
      I0 => \dl_status_reg_bit_1_i_12__0_n_0\,
      I1 => lp_00_r,
      I2 => \^p_1_in\(0),
      I3 => Q(2),
      I4 => dl_ulpsactivenot_reg_1,
      I5 => \dl_status_reg_bit_1_i_2__0_1\,
      O => \dl_status_reg_bit_1_i_8__0_n_0\
    );
\dl_status_reg_bit_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888800000000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[1]_i_6__0_n_0\,
      I1 => lp_01_r,
      I2 => \FSM_sequential_dl_rx_state[0]_i_8__0_n_0\,
      I3 => Q(0),
      I4 => lp_10_r,
      I5 => Q(2),
      O => \dl_status_reg_bit_1_i_9__0_n_0\
    );
\dl_status_reg_bit_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_1,
      I1 => dl_status_reg_bit_4_reg_0,
      I2 => Q(1),
      I3 => dl_status_reg_bit_4_reg,
      I4 => \dl_status_reg_bit_4_i_3__0_n_0\,
      I5 => dl_status_reg(1),
      O => cl_rxclkactivehs_reg
    );
\dl_status_reg_bit_4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEECCCCCCCCCCCC"
    )
        port map (
      I0 => dl_stopstate_reg_0,
      I1 => \^s_level_out_d2_reg_0\,
      I2 => dl_status_reg_bit_4_reg_1,
      I3 => Q(1),
      I4 => Q(4),
      I5 => dl_status_reg_bit_1_reg_0,
      O => \dl_status_reg_bit_4_i_3__0_n_0\
    );
\dl_status_reg_bit_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
        port map (
      I0 => \dl_status_reg_bit_6_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_10__0_n_0\,
      I2 => dl_status_reg_bit_6_reg,
      I3 => dl_status_reg_bit_4_reg,
      I4 => lp_10_r,
      I5 => dl_status_reg_bit_6_reg_0,
      O => dl_status_reg_bit_626_out
    );
\dl_status_reg_bit_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0808080808080"
    )
        port map (
      I0 => dl_status_reg_bit_6_reg_1,
      I1 => dl_status_reg(2),
      I2 => \FSM_sequential_dl_rx_state[0]_i_8__0_n_0\,
      I3 => dl_status_reg_bit_6_reg_2,
      I4 => dl_stopstate_reg_0,
      I5 => dl_status_reg_bit_6_reg_3,
      O => \dl_status_reg_bit_6_i_2__0_n_0\
    );
\dl_status_reg_bit_6_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F800000000"
    )
        port map (
      I0 => \dl_status_reg_bit_6_i_5__0\,
      I1 => \dl_status_reg_bit_6_i_5__0_0\,
      I2 => \dl_status_reg_bit_6_i_5__0_1\,
      I3 => lp_00_r,
      I4 => lp_01_r,
      I5 => \^p_1_in\(0),
      O => lp_00_r_reg
    );
\dl_stopstate_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEA00"
    )
        port map (
      I0 => \dl_stopstate_i_2__0_n_0\,
      I1 => dl_stopstate_reg_0,
      I2 => dl_stopstate_reg_7,
      I3 => \dl_stopstate_i_4__0_n_0\,
      I4 => dl_stopstate_reg_8,
      I5 => dl_stopstate,
      O => lp_11_r_reg
    );
\dl_stopstate_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => dl_stopstate_reg_1,
      I1 => Q(3),
      I2 => dl_stopstate_reg_0,
      I3 => Q(4),
      I4 => \^p_1_in\(0),
      I5 => \FSM_sequential_dl_rx_state[4]_i_10__0_n_0\,
      O => \dl_stopstate_i_2__0_n_0\
    );
\dl_stopstate_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dl_stopstate_reg_2,
      I1 => \^fsm_sequential_dl_rx_state_reg[4]\,
      I2 => dl_stopstate_reg_3,
      I3 => dl_stopstate_reg_4,
      I4 => dl_stopstate_reg_5,
      I5 => dl_stopstate_reg_6,
      O => \dl_stopstate_i_4__0_n_0\
    );
\dl_ulpsactivenot_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFFFFFE00"
    )
        port map (
      I0 => dl_ulpsactivenot_reg_1,
      I1 => dl_ulpsactivenot_reg_0,
      I2 => dl_ulpsactivenot_reg_2,
      I3 => dl_ulpsactivenot_reg_3,
      I4 => \dl_ulpsactivenot_i_6__0_n_0\,
      I5 => dl1_ulpsactivenot,
      O => dl_ulpsactivenot_reg
    );
\dl_ulpsactivenot_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dl_forcerxmode_ris_edge,
      I1 => dl_stopstate,
      I2 => s_level_out_d2,
      O => \dl_ulpsactivenot_i_6__0_n_0\
    );
\errsyncesc_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700040004000400"
    )
        port map (
      I0 => errsyncesc_r_reg_0,
      I1 => errsyncesc_r_reg_1,
      I2 => dl_forcerxmode_ris_edge,
      I3 => s_level_out_d2,
      I4 => errsyncesc_r_reg_2,
      I5 => errsyncesc_r_reg_3,
      O => errsyncesc_r_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_clk_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \lp_clk_i_2__0_n_0\,
      I1 => lp_clk_reg_1,
      I2 => \^p_1_in\(0),
      I3 => \lp_clk_i_4__0_n_0\,
      I4 => lp_clk_reg_4,
      I5 => lp_clk_reg_3,
      O => lp_clk_reg_0
    );
\lp_clk_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B00000"
    )
        port map (
      I0 => Q(1),
      I1 => lp_01_r,
      I2 => dl_stopstate_reg_0,
      I3 => Q(4),
      I4 => \lp_clk_i_6__0_n_0\,
      I5 => lp_clk_reg_2,
      O => \lp_clk_i_2__0_n_0\
    );
\lp_clk_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F2F0F0F0F0F0"
    )
        port map (
      I0 => Q(4),
      I1 => dl_ulpsactivenot_reg_0,
      I2 => \lp_clk_i_8__0_n_0\,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      I5 => dl_status_reg_bit_4_reg,
      O => \lp_clk_i_4__0_n_0\
    );
\lp_clk_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15110000"
    )
        port map (
      I0 => Q(0),
      I1 => \lpdt_data_r_reg[0]_0\,
      I2 => system_rst,
      I3 => s_level_out_d2,
      I4 => Q(2),
      O => \lp_clk_i_6__0_n_0\
    );
\lp_clk_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => \dl_status_reg_bit_1_i_12__0_n_0\,
      I1 => dl_stopstate_reg_0,
      I2 => Q(2),
      I3 => lp_00_r,
      I4 => Q(0),
      I5 => lp_10_r,
      O => \lp_clk_i_8__0_n_0\
    );
\lpdt_data_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => Q(0),
      O => \^p_1_in\(0)
    );
\lpdt_data_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(0),
      O => \^p_1_in\(1)
    );
\lpdt_data_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(1),
      O => \^p_1_in\(2)
    );
\lpdt_data_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(2),
      O => \^p_1_in\(3)
    );
\lpdt_data_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(3),
      O => \^p_1_in\(4)
    );
\lpdt_data_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(4),
      O => \^p_1_in\(5)
    );
\lpdt_data_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(5),
      O => \^p_1_in\(6)
    );
\lpdt_data_r[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \lpdt_data_r_reg[0]_0\,
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => lp_00_r,
      I4 => \bit_cnt_reg[0]_2\,
      O => E(0)
    );
\lpdt_data_r[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => system_rst,
      I2 => \lpdt_data_r_reg[0]_0\,
      I3 => \dl_rxtriggeresc_reg[3]\(6),
      O => \^p_1_in\(7)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7\ is
  port (
    \out\ : out STD_LOGIC;
    dl_forcerxmode_ris_edge0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_forcerxmode_sync_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\dl_forcerxmode_ris_edge_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => dl_forcerxmode_sync_r,
      O => dl_forcerxmode_ris_edge0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_forcerxmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : out STD_LOGIC;
    \lp_st_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_dl1_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_3\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_5\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dl_errcontrol_reg : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    \dl_stopstate_i_2__0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[3]_i_5__0_0\ : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    \lp_st_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lp_st_cnt_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[2]_i_2__0_0\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1\ is
  signal \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_20__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_rx_state_reg[4]_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_11__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_13__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1__1\ : label is "soft_lutpair126";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_rx_state_reg[4]_0\ <= \^fsm_sequential_dl_rx_state_reg[4]_0\;
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl1_lp_dn;
\FSM_sequential_dl_rx_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4000000C000000"
    )
        port map (
      I0 => \dl_errcontrol_i_11__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state_reg[0]_1\
    );
\FSM_sequential_dl_rx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[2]\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      I4 => \FSM_sequential_dl_rx_state_reg[2]_2\,
      I5 => \FSM_sequential_dl_rx_state_reg[2]_3\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C00AA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[2]_i_6__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[2]_4\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_5\,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_6\,
      I4 => Q(1),
      I5 => Q(4),
      O => \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      I2 => \FSM_sequential_dl_rx_state[2]_i_2__0_0\,
      O => \FSM_sequential_dl_rx_state[2]_i_6__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCFFCCCFCCEFCCE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_6\,
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state_reg[4]\
    );
\FSM_sequential_dl_rx_state[3]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      I2 => \FSM_sequential_dl_rx_state[2]_i_2__0_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800088808"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_dl_rx_state[3]_i_5__0_0\,
      I2 => lp_01_r,
      I3 => Q(0),
      I4 => \dl_errcontrol_i_11__0_n_0\,
      I5 => lp_10_r,
      O => \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_20__0_n_0\,
      I1 => Q(4),
      I2 => Q(1),
      O => \^fsm_sequential_dl_rx_state_reg[4]_0\
    );
\FSM_sequential_dl_rx_state[4]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000020042020202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[4]_0\,
      I5 => \FSM_sequential_dl_rx_state[2]_i_2__0_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_20__0_n_0\
    );
\dl_errcontrol_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      O => \dl_errcontrol_i_11__0_n_0\
    );
\dl_errcontrol_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => dl_errcontrol_reg,
      I1 => dl_errcontrol_reg_0,
      I2 => lp_00_r,
      I3 => dl_errcontrol_reg_1,
      I4 => \dl_errcontrol_i_11__0_n_0\,
      I5 => lp_10_r,
      O => lp_00_r_reg
    );
\dl_stopstate_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => lp_11_r_dly,
      I2 => Q(3),
      I3 => \lp_st_cnt_reg[4]_0\,
      O => \dl_stopstate_i_13__0_n_0\
    );
\dl_stopstate_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => dl_errcontrol_reg_1,
      I1 => dl_stopstate_reg,
      I2 => Q(0),
      I3 => \^fsm_sequential_dl_rx_state_reg[4]_0\,
      I4 => lp_10_r,
      I5 => dl_stopstate_reg_0,
      O => \FSM_sequential_dl_rx_state_reg[0]_0\
    );
\dl_stopstate_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0008800000088"
    )
        port map (
      I0 => \dl_stopstate_i_2__0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(1),
      I5 => \dl_stopstate_i_13__0_n_0\,
      O => \FSM_sequential_dl_rx_state_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282808"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(2),
      I4 => \lp_st_cnt_reg[1]\(3),
      I5 => \lp_st_cnt_reg[1]\(4),
      O => \lp_st_cnt_reg[2]\(0)
    );
\lp_st_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[1]\(1),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(2),
      O => \lp_st_cnt_reg[2]\(1)
    );
\lp_st_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[1]\(2),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(1),
      I4 => \lp_st_cnt_reg[1]\(3),
      O => \lp_st_cnt_reg[2]\(2)
    );
\lp_st_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st_cnt_reg[1]\(2),
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(3),
      I4 => \lp_st_cnt[4]_i_2__1_n_0\,
      I5 => \lp_st_cnt_reg[1]\(4),
      O => \lp_st_cnt_reg[2]\(3)
    );
\lp_st_cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBAAAAEB"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[4]\(0),
      I3 => \lp_st_cnt_reg[4]_0\,
      I4 => \lp_st_cnt_reg[4]\(1),
      I5 => dl_stopstate_reg,
      O => \lp_st_cnt[4]_i_2__1_n_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : out STD_LOGIC;
    \lp_st_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_dl0_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_3\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_5\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dl_errcontrol_reg : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    dl_stopstate_i_2 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[3]_i_5_0\ : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    \lp_st_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lp_st_cnt_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[2]_i_2_0\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16\ is
  signal \FSM_sequential_dl_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_20_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_rx_state_reg[4]_0\ : STD_LOGIC;
  signal dl_errcontrol_i_11_n_0 : STD_LOGIC;
  signal dl_stopstate_i_13_n_0 : STD_LOGIC;
  signal \lp_st_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1__0\ : label is "soft_lutpair84";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_rx_state_reg[4]_0\ <= \^fsm_sequential_dl_rx_state_reg[4]_0\;
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl0_lp_dn;
\FSM_sequential_dl_rx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4000000C000000"
    )
        port map (
      I0 => dl_errcontrol_i_11_n_0,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state_reg[0]_1\
    );
\FSM_sequential_dl_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[2]\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      I4 => \FSM_sequential_dl_rx_state_reg[2]_2\,
      I5 => \FSM_sequential_dl_rx_state_reg[2]_3\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C00AA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[2]_i_6_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[2]_4\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_5\,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_6\,
      I4 => Q(1),
      I5 => Q(4),
      O => \FSM_sequential_dl_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      I2 => \FSM_sequential_dl_rx_state[2]_i_2_0\,
      O => \FSM_sequential_dl_rx_state[2]_i_6_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCFFCCCFCCEFCCE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_dl_rx_state[3]_i_8_n_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[2]_6\,
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_rx_state_reg[4]\
    );
\FSM_sequential_dl_rx_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      I2 => \FSM_sequential_dl_rx_state[2]_i_2_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800088808"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_dl_rx_state[3]_i_5_0\,
      I2 => lp_01_r,
      I3 => Q(0),
      I4 => dl_errcontrol_i_11_n_0,
      I5 => lp_10_r,
      O => \FSM_sequential_dl_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_20_n_0\,
      I1 => Q(4),
      I2 => Q(1),
      O => \^fsm_sequential_dl_rx_state_reg[4]_0\
    );
\FSM_sequential_dl_rx_state[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000020042020202"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(2),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[4]_0\,
      I5 => \FSM_sequential_dl_rx_state[2]_i_2_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_20_n_0\
    );
dl_errcontrol_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      O => dl_errcontrol_i_11_n_0
    );
dl_errcontrol_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => dl_errcontrol_reg,
      I1 => dl_errcontrol_reg_0,
      I2 => lp_00_r,
      I3 => dl_errcontrol_reg_1,
      I4 => dl_errcontrol_i_11_n_0,
      I5 => lp_10_r,
      O => lp_00_r_reg
    );
dl_stopstate_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => lp_11_r_dly,
      I2 => Q(3),
      I3 => \lp_st_cnt_reg[4]_0\,
      O => dl_stopstate_i_13_n_0
    );
dl_stopstate_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => dl_errcontrol_reg_1,
      I1 => dl_stopstate_reg,
      I2 => Q(0),
      I3 => \^fsm_sequential_dl_rx_state_reg[4]_0\,
      I4 => lp_10_r,
      I5 => dl_stopstate_reg_0,
      O => \FSM_sequential_dl_rx_state_reg[0]_0\
    );
dl_stopstate_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0008800000088"
    )
        port map (
      I0 => dl_stopstate_i_2,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(1),
      I5 => dl_stopstate_i_13_n_0,
      O => \FSM_sequential_dl_rx_state_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282808"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(2),
      I4 => \lp_st_cnt_reg[1]\(3),
      I5 => \lp_st_cnt_reg[1]\(4),
      O => \lp_st_cnt_reg[2]\(0)
    );
\lp_st_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(1),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(2),
      O => \lp_st_cnt_reg[2]\(1)
    );
\lp_st_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(2),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(1),
      I4 => \lp_st_cnt_reg[1]\(3),
      O => \lp_st_cnt_reg[2]\(2)
    );
\lp_st_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st_cnt_reg[1]\(2),
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(3),
      I4 => \lp_st_cnt[4]_i_2__0_n_0\,
      I5 => \lp_st_cnt_reg[1]\(4),
      O => \lp_st_cnt_reg[2]\(3)
    );
\lp_st_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBAAAAEB"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[4]\(0),
      I3 => \lp_st_cnt_reg[4]_0\,
      I4 => \lp_st_cnt_reg[4]\(1),
      I5 => dl_stopstate_reg,
      O => \lp_st_cnt[4]_i_2__0_n_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17\ is
  port (
    \out\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_11_r_reg : out STD_LOGIC;
    lp_00_r_reg_0 : out STD_LOGIC;
    lp_10_r_reg : out STD_LOGIC;
    lp_00_r_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    \lp_st_dup_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_10_r_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : out STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_errcontrol_reg : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_3\ : in STD_LOGIC;
    dl_status_reg_bit_6_reg : in STD_LOGIC;
    dl_status_reg_bit_6_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_1 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_status_reg_bit_6_i_5_0 : in STD_LOGIC;
    dl_status_reg_bit_6_i_5_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_status_reg_bit_0_reg : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_6\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_7\ : in STD_LOGIC;
    lp_clk_reg : in STD_LOGIC;
    lp_clk_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    dl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_0_reg_1 : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[0]_i_6_0\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_0\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_1\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_status_reg_bit_0_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17\ is
  signal \FSM_sequential_dl_rx_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_3_n_0\ : STD_LOGIC;
  signal dl_errcontrol_i_15_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_0_i_3_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_10_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_8_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl0_lp_dp;
\FSM_sequential_dl_rx_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCCCCECCFCCCC"
    )
        port map (
      I0 => lp_00_r,
      I1 => \FSM_sequential_dl_rx_state[0]_i_9_n_0\,
      I2 => Q(1),
      I3 => Q(4),
      I4 => dl_status_reg_bit_0_reg,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_4\,
      O => lp_00_r_reg_0
    );
\FSM_sequential_dl_rx_state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_rx_state[0]_i_6_0\,
      I5 => dl_errcontrol_i_15_n_0,
      O => \FSM_sequential_dl_rx_state[0]_i_9_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAEAAAE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I1 => dl_errcontrol_reg,
      I2 => Q(4),
      I3 => \FSM_sequential_dl_rx_state_reg[1]\,
      I4 => lp_10_r,
      I5 => dl_errcontrol_i_15_n_0,
      O => \FSM_sequential_dl_rx_state_reg[4]\
    );
\FSM_sequential_dl_rx_state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => lp_10_r,
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[0]\,
      O => lp_10_r_reg_0
    );
\FSM_sequential_dl_rx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_3_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_dl_rx_state[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => s_level_out_d2,
      I3 => \lp_st_cnt_reg[0]\,
      I4 => lp_11_r_dly,
      I5 => dl_status_reg_bit_0_reg_0,
      O => \FSM_sequential_dl_rx_state[4]_i_14_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[0]_5\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_6\,
      I2 => Q(3),
      I3 => \FSM_sequential_dl_rx_state[4]_i_14_n_0\,
      I4 => dl_status_reg_bit_0_i_3_n_0,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_7\,
      O => \FSM_sequential_dl_rx_state[4]_i_3_n_0\
    );
dl_errcontrol_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[0]\,
      O => dl_errcontrol_i_15_n_0
    );
dl_errcontrol_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => dl_errcontrol_reg,
      I1 => dl_errcontrol_reg_0,
      I2 => lp_00_r,
      I3 => lp_10_r,
      I4 => dl_errcontrol_i_15_n_0,
      I5 => dl_errcontrol_reg_1,
      O => lp_00_r_reg
    );
dl_status_reg_bit_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => Q(4),
      I1 => dl_status_reg_bit_0_reg,
      I2 => Q(2),
      I3 => dl_status_reg_bit_0_reg_2,
      I4 => dl_status_reg_bit_0_i_3_n_0,
      I5 => dl_status_reg(0),
      O => \FSM_sequential_dl_rx_state_reg[4]_0\
    );
dl_status_reg_bit_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => dl_status_reg_bit_0_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[0]\,
      I5 => dl_status_reg_bit_0_reg_1,
      O => dl_status_reg_bit_0_i_3_n_0
    );
dl_status_reg_bit_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => s_level_out_d2,
      I3 => \lp_st_cnt_reg[0]\,
      I4 => dl_errcontrol_reg_0,
      I5 => D(0),
      O => dl_status_reg_bit_6_i_10_n_0
    );
dl_status_reg_bit_6_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_14_n_0\,
      I1 => dl_status_reg_bit_6_reg_3,
      I2 => lp_00_r,
      I3 => Q(0),
      I4 => dl_status_reg_bit_6_reg_0,
      O => lp_00_r_reg_1
    );
dl_status_reg_bit_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => dl_status_reg_bit_6_i_8_n_0,
      I1 => dl_status_reg_bit_6_reg,
      I2 => dl_status_reg_bit_6_i_10_n_0,
      I3 => dl_status_reg_bit_6_reg_0,
      I4 => dl_status_reg_bit_6_reg_1,
      I5 => dl_status_reg_bit_6_reg_2,
      O => lp_11_r_reg
    );
dl_status_reg_bit_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAA00000000"
    )
        port map (
      I0 => dl_status_reg_bit_6_i_5_0,
      I1 => dl_errcontrol_reg,
      I2 => dl_status_reg_bit_6_i_5_1,
      I3 => dl_errcontrol_i_15_n_0,
      I4 => \FSM_sequential_dl_rx_state_reg[1]\,
      I5 => dl_status_reg(1),
      O => dl_status_reg_bit_6_i_8_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
lp_clk_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => lp_clk_reg,
      I1 => dl_errcontrol_i_15_n_0,
      I2 => lp_10_r,
      I3 => Q(4),
      I4 => dl_errcontrol_reg,
      I5 => lp_clk_reg_0,
      O => lp_10_r_reg
    );
\lp_st_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEEEEEEEEAEEA"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]_0\,
      I1 => \lp_st_cnt_reg[0]_1\,
      I2 => \lp_st_cnt_reg[0]_2\(1),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[0]_2\(0),
      I5 => \lp_st_cnt_reg[0]\,
      O => \lp_st_dup_reg[1]\(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18\ is
  port (
    \out\ : out STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= dl_en_hs_lpn_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_20\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_rx_state_reg[0]\ : out STD_LOGIC;
    \cl_rx_state_reg[3]\ : out STD_LOGIC;
    \cl_rx_state_reg[3]_0\ : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[1]\ : out STD_LOGIC;
    \cl_rx_state_reg[2]\ : out STD_LOGIC;
    \en_cl_init_to_blk.init_to_cnt_level20\ : out STD_LOGIC;
    cl_init_done_coreclk0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d2_reg_0 : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    rx_cl_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_status_reg_bit_0_reg : in STD_LOGIC;
    cl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    cl_status_reg_bit_0_reg_1 : in STD_LOGIC;
    cl_mode : in STD_LOGIC_VECTOR ( 0 to 0 );
    cl_status_reg_bit_5_reg : in STD_LOGIC;
    cl_status_reg_bit_5_reg_0 : in STD_LOGIC;
    cl_errcontrol : in STD_LOGIC;
    cl_stopstate_reg : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_stopstate_reg_0 : in STD_LOGIC;
    \cl_rx_state_reg[2]_0\ : in STD_LOGIC;
    \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ : in STD_LOGIC;
    \cl_rx_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_rst : in STD_LOGIC;
    dl_forcerxmode_ris_edge : in STD_LOGIC;
    \cl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \cl_rx_state_reg[0]_2\ : in STD_LOGIC;
    cl_rx_state0 : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    cl_stopstate_reg_1 : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    \cl_rx_state_reg[3]_1\ : in STD_LOGIC;
    \en_cl_init_to_blk.init_to_cnt_level1_tc\ : in STD_LOGIC;
    \en_cl_init_to_blk.init_to_cnt_level1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cl_rx_state_reg[2]_1\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    \cl_rx_state[2]_i_2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_20\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_20\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_20\ is
  signal cl_rx_state : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \cl_rx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \cl_rx_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \cl_rx_state_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal cl_status_reg_bit_0_i_2_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_5_i_4_n_0 : STD_LOGIC;
  signal cl_stopstate_i_3_n_0 : STD_LOGIC;
  signal cl_stopstate_i_5_n_0 : STD_LOGIC;
  signal cl_stopstate_i_7_n_0 : STD_LOGIC;
  signal cl_stopstate_i_9_n_0 : STD_LOGIC;
  signal cl_stopstate_reg_i_4_n_0 : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1[7]_i_4_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cond_w\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.cl_init_done_coreclk_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.cl_init_done_div4clk_i_2\ : label is "soft_lutpair56";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_cl_lp_dn;
\cl_rx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8888333FFFFF"
    )
        port map (
      I0 => cl_stopstate_reg,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I2 => s_level_out_d2,
      I3 => cl_stopstate_reg_0,
      I4 => lp_10_r,
      I5 => cl_status_reg_bit_0_reg,
      O => lp_11_r_reg
    );
\cl_rx_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBAA"
    )
        port map (
      I0 => cl_rx_state(2),
      I1 => \cl_rx_state_reg[2]_1\,
      I2 => system_rst,
      I3 => \cl_rx_state_reg[2]_0\,
      I4 => dl_forcerxmode_ris_edge,
      O => s_level_out_d2_reg_0
    );
\cl_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D33FFFF0D330000"
    )
        port map (
      I0 => lp_00_r,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I2 => cl_status_reg_bit_0_reg_1,
      I3 => cl_status_reg_bit_0_reg,
      I4 => cl_status_reg_bit_0_reg_0,
      I5 => \cl_rx_state_reg[2]_i_3_n_0\,
      O => cl_rx_state(2)
    );
\cl_rx_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66664000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I1 => cl_status_reg_bit_0_reg,
      I2 => s_level_out_d2,
      I3 => cl_stopstate_reg_0,
      I4 => \cl_rx_state_reg[2]_0\,
      O => \cl_rx_state[2]_i_4_n_0\
    );
\cl_rx_state[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => cl_stopstate_reg_0,
      I2 => \cl_rx_state_reg[2]_0\,
      I3 => cl_status_reg_bit_0_reg,
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      O => \cl_rx_state[3]_i_11_n_0\
    );
\cl_rx_state[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0F0E0"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_10_r,
      I2 => cl_status_reg_bit_0_reg,
      I3 => s_level_out_d2,
      I4 => cl_stopstate_reg_0,
      O => \cl_rx_state[3]_i_14_n_0\
    );
\cl_rx_state[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEBFFAB"
    )
        port map (
      I0 => cl_status_reg_bit_0_reg,
      I1 => s_level_out_d2,
      I2 => cl_stopstate_reg_0,
      I3 => lp_10_r,
      I4 => lp_11_r_dly,
      O => \cl_rx_state[3]_i_15_n_0\
    );
\cl_rx_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \cl_rx_state_reg[0]_0\(0),
      I1 => core_rst,
      I2 => \cl_rx_state[3]_i_4_n_0\,
      I3 => dl_forcerxmode_ris_edge,
      O => \s_level_out_bus_d3_reg[1]\
    );
\cl_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \cl_rx_state_reg[0]_1\,
      I1 => \cl_rx_state[3]_i_8_n_0\,
      I2 => cl_status_reg_bit_0_reg_1,
      I3 => \cl_rx_state_reg[3]_i_9_n_0\,
      I4 => cl_status_reg_bit_0_reg_0,
      I5 => \cl_rx_state_reg[0]_2\,
      O => \cl_rx_state[3]_i_4_n_0\
    );
\cl_rx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FB77C877C877C8"
    )
        port map (
      I0 => cl_rx_state0,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I2 => \cl_rx_state_reg[2]_0\,
      I3 => cl_status_reg_bit_0_reg,
      I4 => s_level_out_d2,
      I5 => cl_stopstate_reg_0,
      O => \cl_rx_state[3]_i_8_n_0\
    );
\cl_rx_state_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_rx_state[2]_i_4_n_0\,
      I1 => \cl_rx_state[2]_i_2_0\,
      O => \cl_rx_state_reg[2]_i_3_n_0\,
      S => cl_status_reg_bit_0_reg_1
    );
\cl_rx_state_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_rx_state[3]_i_11_n_0\,
      I1 => \cl_rx_state_reg[3]_1\,
      O => \cl_rx_state_reg[2]\,
      S => cl_status_reg_bit_0_reg_1
    );
\cl_rx_state_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_rx_state[3]_i_14_n_0\,
      I1 => \cl_rx_state[3]_i_15_n_0\,
      O => \cl_rx_state_reg[3]_i_9_n_0\,
      S => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\
    );
cl_status_reg_bit_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D3FF1000"
    )
        port map (
      I0 => cl_status_reg_bit_0_reg,
      I1 => cl_status_reg_bit_0_reg_0,
      I2 => cl_status_reg_bit_0_reg_1,
      I3 => cl_status_reg_bit_0_i_2_n_0,
      I4 => cl_mode(0),
      O => \cl_rx_state_reg[0]\
    );
cl_status_reg_bit_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00010000550000"
    )
        port map (
      I0 => cl_status_reg_bit_0_reg,
      I1 => s_level_out_d2,
      I2 => cl_stopstate_reg_0,
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I4 => cl_stopstate_reg,
      I5 => cl_status_reg_bit_0_reg_1,
      O => cl_status_reg_bit_0_i_2_n_0
    );
cl_status_reg_bit_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBF8A808080"
    )
        port map (
      I0 => cl_status_reg_bit_5_reg,
      I1 => cl_status_reg_bit_5_reg_0,
      I2 => cl_status_reg_bit_0_reg_0,
      I3 => cl_status_reg_bit_0_reg_1,
      I4 => cl_status_reg_bit_5_i_4_n_0,
      I5 => cl_errcontrol,
      O => \cl_rx_state_reg[3]\
    );
cl_status_reg_bit_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222044040000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I1 => cl_status_reg_bit_0_reg,
      I2 => s_level_out_d2,
      I3 => cl_stopstate_reg_0,
      I4 => lp_00_r,
      I5 => lp_10_r,
      O => cl_status_reg_bit_5_i_4_n_0
    );
cl_stopstate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D88FFFF0D880000"
    )
        port map (
      I0 => cl_status_reg_bit_0_reg_0,
      I1 => cl_stopstate_reg,
      I2 => cl_stopstate_i_3_n_0,
      I3 => cl_status_reg_bit_0_reg_1,
      I4 => cl_stopstate_reg_i_4_n_0,
      I5 => cl_stopstate,
      O => \cl_rx_state_reg[3]_0\
    );
cl_stopstate_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C7C7C7C7C7C7C7C"
    )
        port map (
      I0 => cl_stopstate_reg,
      I1 => cl_status_reg_bit_0_reg,
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I3 => s_level_out_d2,
      I4 => cl_stopstate_reg_0,
      I5 => lp_11_r_dly,
      O => cl_stopstate_i_3_n_0
    );
cl_stopstate_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => cl_stopstate_i_7_n_0,
      I1 => cl_status_reg_bit_0_reg,
      I2 => cl_stopstate_reg,
      I3 => cl_status_reg_bit_0_reg_0,
      I4 => cl_status_reg_bit_0_reg_1,
      I5 => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_4_n_0\,
      O => cl_stopstate_i_5_n_0
    );
cl_stopstate_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00FE000F000E0"
    )
        port map (
      I0 => cl_stopstate_i_9_n_0,
      I1 => lp_10_r,
      I2 => cl_status_reg_bit_0_reg_1,
      I3 => cl_status_reg_bit_0_reg_0,
      I4 => lp_00_r,
      I5 => cl_stopstate_reg,
      O => cl_stopstate_i_7_n_0
    );
cl_stopstate_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => cl_stopstate_reg_0,
      O => cl_stopstate_i_9_n_0
    );
cl_stopstate_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => cl_stopstate_i_5_n_0,
      I1 => cl_stopstate_reg_1,
      O => cl_stopstate_reg_i_4_n_0,
      S => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \cl_rx_state_reg[2]_0\,
      I1 => \en_cl_init_to_blk.init_to_cond_w\,
      I2 => CO(0),
      I3 => \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      O => \en_cl_init_to_blk.cl_init_done_coreclk_reg\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00C0000000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]_0\,
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I5 => cl_status_reg_bit_0_reg,
      O => \en_cl_init_to_blk.init_to_cond_w\
    );
\en_cl_init_to_blk.cl_init_done_div4clk_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cond_w\,
      I1 => CO(0),
      O => cl_init_done_coreclk0
    );
\en_cl_init_to_blk.init_to_cnt_level1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDFDFDFBFFFFFFF"
    )
        port map (
      I0 => cl_status_reg_bit_0_reg,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\,
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg[0]_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_4_n_0\,
      O => SR(0)
    );
\en_cl_init_to_blk.init_to_cnt_level1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => cl_stopstate_reg_0,
      O => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_4_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cond_w\,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_tc\,
      O => \en_cl_init_to_blk.init_to_cnt_level20\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_21\ is
  port (
    \out\ : out STD_LOGIC;
    \lp_st_cnt_reg[0]\ : out STD_LOGIC;
    \cl_rx_state_reg[0]\ : out STD_LOGIC;
    \cl_status_reg_bit_4__0\ : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    lp_11_r_reg_0 : out STD_LOGIC;
    \cl_rx_state_reg[2]\ : out STD_LOGIC;
    cl_rx_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lp_st_cnt_reg[1]\ : out STD_LOGIC;
    \lp_st_cnt_reg[2]\ : out STD_LOGIC;
    \lp_st_cnt_reg[3]\ : out STD_LOGIC;
    \lp_st_cnt_reg[4]\ : out STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \lp_st_cnt_reg[4]_0\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    cl_status_reg_bit_4_reg : in STD_LOGIC;
    lp_st_cnt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    cl_status_reg_bit_4_reg_1 : in STD_LOGIC;
    cl_status_reg_bit_4_reg_2 : in STD_LOGIC;
    cl_status_reg_bit_4_reg_3 : in STD_LOGIC;
    cl_status_reg_bit_4_reg_4 : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    \cl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \cl_rx_state[1]_i_2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lp_st_cnt_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_21\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_21\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_21\ is
  signal \cl_rx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \cl_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal cl_status_reg_bit_4_i_2_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_4_i_3_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_4_i_4_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_4_i_5_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_4_i_6_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_4_i_7_n_0 : STD_LOGIC;
  signal cl_stopstate_i_8_n_0 : STD_LOGIC;
  signal lp_st_cnt1 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[0]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \lp_st_cnt[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1\ : label is "soft_lutpair57";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_cl_lp_dp;
\cl_rx_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10007777"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_4,
      I1 => \cl_rx_state[1]_i_2_0\,
      I2 => s_level_out_d2,
      I3 => \lp_st_cnt_reg[4]_0\,
      I4 => cl_status_reg_bit_4_reg_0,
      O => \cl_rx_state[0]_i_4_n_0\
    );
\cl_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0062FFFF00620000"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_4,
      I1 => cl_status_reg_bit_4_reg_0,
      I2 => lp_00_r,
      I3 => cl_status_reg_bit_4_reg_1,
      I4 => cl_status_reg_bit_4_reg,
      I5 => \cl_rx_state[1]_i_3_n_0\,
      O => cl_rx_state(0)
    );
\cl_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"405460644044484C"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_1,
      I1 => cl_status_reg_bit_4_reg_4,
      I2 => cl_status_reg_bit_4_reg_0,
      I3 => \cl_rx_state[1]_i_2_0\,
      I4 => s_level_out_d2,
      I5 => \lp_st_cnt_reg[4]_0\,
      O => \cl_rx_state[1]_i_3_n_0\
    );
\cl_rx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8B8BFFFFFFFF"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_2,
      I1 => cl_status_reg_bit_4_reg_4,
      I2 => lp_10_r,
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[4]_0\,
      I5 => cl_status_reg_bit_4_reg_0,
      O => lp_11_r_reg_0
    );
\cl_rx_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC050C05FC05F00"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_2,
      I1 => lp_10_r,
      I2 => cl_status_reg_bit_4_reg_4,
      I3 => cl_status_reg_bit_4_reg_0,
      I4 => s_level_out_d2,
      I5 => \lp_st_cnt_reg[4]_0\,
      O => lp_11_r_reg
    );
\cl_rx_state_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_rx_state[0]_i_4_n_0\,
      I1 => \cl_rx_state_reg[0]_0\,
      O => \cl_rx_state_reg[2]\,
      S => cl_status_reg_bit_4_reg_1
    );
cl_status_reg_bit_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_3,
      I1 => cl_status_reg_bit_4_reg,
      I2 => cl_status_reg_bit_4_i_4_n_0,
      I3 => cl_status_reg_bit_4_reg_4,
      I4 => cl_status_reg_bit_4_i_5_n_0,
      O => cl_status_reg_bit_4_i_2_n_0
    );
cl_status_reg_bit_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEF0F00E0E000"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_3,
      I1 => cl_status_reg_bit_4_reg_2,
      I2 => cl_status_reg_bit_4_reg_4,
      I3 => cl_status_reg_bit_4_reg,
      I4 => cl_status_reg_bit_4_reg_1,
      I5 => cl_status_reg_bit_4_i_6_n_0,
      O => cl_status_reg_bit_4_i_3_n_0
    );
cl_status_reg_bit_4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_1,
      I1 => cl_status_reg_bit_4_reg_3,
      I2 => lp_11_r_dly,
      I3 => lp_10_r,
      I4 => s_level_out_d2,
      I5 => \lp_st_cnt_reg[4]_0\,
      O => cl_status_reg_bit_4_i_4_n_0
    );
cl_status_reg_bit_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFC000"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_2,
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[4]_0\,
      I3 => cl_status_reg_bit_4_reg_1,
      I4 => cl_status_reg_bit_4_reg_3,
      I5 => cl_status_reg_bit_4_reg,
      O => cl_status_reg_bit_4_i_5_n_0
    );
cl_status_reg_bit_4_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888888"
    )
        port map (
      I0 => cl_status_reg_bit_4_i_7_n_0,
      I1 => cl_status_reg_bit_4_reg_1,
      I2 => lp_00_r,
      I3 => cl_status_reg_bit_4_reg_2,
      I4 => cl_status_reg_bit_4_reg,
      I5 => cl_status_reg_bit_4_reg_3,
      O => cl_status_reg_bit_4_i_6_n_0
    );
cl_status_reg_bit_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8888888B888B"
    )
        port map (
      I0 => cl_status_reg_bit_4_reg_3,
      I1 => cl_status_reg_bit_4_reg,
      I2 => lp_10_r,
      I3 => lp_00_r,
      I4 => s_level_out_d2,
      I5 => \lp_st_cnt_reg[4]_0\,
      O => cl_status_reg_bit_4_i_7_n_0
    );
cl_status_reg_bit_4_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => cl_status_reg_bit_4_i_2_n_0,
      I1 => cl_status_reg_bit_4_i_3_n_0,
      O => \cl_status_reg_bit_4__0\,
      S => cl_status_reg_bit_4_reg_0
    );
cl_stopstate_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EEF222F"
    )
        port map (
      I0 => cl_stopstate_i_8_n_0,
      I1 => cl_status_reg_bit_4_reg_0,
      I2 => cl_status_reg_bit_4_reg_1,
      I3 => cl_status_reg_bit_4_reg,
      I4 => cl_status_reg_bit_4_reg_2,
      O => \cl_rx_state_reg[0]\
    );
cl_stopstate_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[4]_0\,
      I2 => lp_11_r_dly,
      I3 => lp_10_r,
      I4 => cl_status_reg_bit_4_reg,
      O => cl_stopstate_i_8_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => lp_st_cnt1,
      I1 => lp_st_cnt(0),
      O => \lp_st_cnt_reg[0]\
    );
\lp_st_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => lp_st_cnt1,
      I1 => lp_st_cnt(1),
      I2 => lp_st_cnt(0),
      O => \lp_st_cnt_reg[1]\
    );
\lp_st_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => lp_st_cnt1,
      I1 => lp_st_cnt(2),
      I2 => lp_st_cnt(1),
      I3 => lp_st_cnt(0),
      O => \lp_st_cnt_reg[2]\
    );
\lp_st_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => lp_st_cnt1,
      I1 => lp_st_cnt(3),
      I2 => lp_st_cnt(2),
      I3 => lp_st_cnt(0),
      I4 => lp_st_cnt(1),
      O => \lp_st_cnt_reg[3]\
    );
\lp_st_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => lp_st_cnt1,
      I1 => lp_st_cnt(4),
      I2 => lp_st_cnt(3),
      I3 => lp_st_cnt(1),
      I4 => lp_st_cnt(0),
      I5 => lp_st_cnt(2),
      O => \lp_st_cnt_reg[4]\
    );
\lp_st_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9009"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => Q(1),
      I2 => \lp_st_cnt_reg[4]_0\,
      I3 => Q(0),
      I4 => \lp_st_cnt_reg[4]_1\,
      O => lp_st_cnt1
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_8\ is
  port (
    \out\ : out STD_LOGIC;
    lp_00_r_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_11_r_reg : out STD_LOGIC;
    lp_00_r_reg_0 : out STD_LOGIC;
    lp_10_r_reg : out STD_LOGIC;
    lp_00_r_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]\ : out STD_LOGIC;
    \lp_st_dup_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lp_10_r_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[4]_0\ : out STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_errcontrol_reg : in STD_LOGIC;
    dl_errcontrol_reg_0 : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    dl_errcontrol_reg_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_3\ : in STD_LOGIC;
    dl_status_reg_bit_6_reg : in STD_LOGIC;
    dl_status_reg_bit_6_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_1 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dl_status_reg_bit_6_i_5__0_0\ : in STD_LOGIC;
    \dl_status_reg_bit_6_i_5__0_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_status_reg_bit_0_reg : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_6\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_7\ : in STD_LOGIC;
    lp_clk_reg : in STD_LOGIC;
    lp_clk_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_6_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    dl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    dl_status_reg_bit_0_reg_1 : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[0]_i_6__0_0\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_0\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_1\ : in STD_LOGIC;
    \lp_st_cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_status_reg_bit_0_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_8\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_8\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_8\ is
  signal \FSM_sequential_dl_rx_state[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_15__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_0_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_10__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_8__0_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl1_lp_dp;
\FSM_sequential_dl_rx_state[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCCCCECCFCCCC"
    )
        port map (
      I0 => lp_00_r,
      I1 => \FSM_sequential_dl_rx_state[0]_i_9__0_n_0\,
      I2 => Q(1),
      I3 => Q(4),
      I4 => dl_status_reg_bit_0_reg,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_4\,
      O => lp_00_r_reg_0
    );
\FSM_sequential_dl_rx_state[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_rx_state[0]_i_6__0_0\,
      I5 => \dl_errcontrol_i_15__0_n_0\,
      O => \FSM_sequential_dl_rx_state[0]_i_9__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAEAAAE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I1 => dl_errcontrol_reg,
      I2 => Q(4),
      I3 => \FSM_sequential_dl_rx_state_reg[1]\,
      I4 => lp_10_r,
      I5 => \dl_errcontrol_i_15__0_n_0\,
      O => \FSM_sequential_dl_rx_state_reg[4]\
    );
\FSM_sequential_dl_rx_state[1]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => lp_10_r,
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[0]\,
      O => lp_10_r_reg_0
    );
\FSM_sequential_dl_rx_state[4]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => s_level_out_d2,
      I3 => \lp_st_cnt_reg[0]\,
      I4 => lp_11_r_dly,
      I5 => dl_status_reg_bit_0_reg_0,
      O => \FSM_sequential_dl_rx_state[4]_i_14__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_3__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I4 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_dl_rx_state[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[0]_5\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_6\,
      I2 => Q(3),
      I3 => \FSM_sequential_dl_rx_state[4]_i_14__0_n_0\,
      I4 => \dl_status_reg_bit_0_i_3__0_n_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_7\,
      O => \FSM_sequential_dl_rx_state[4]_i_3__0_n_0\
    );
\dl_errcontrol_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[0]\,
      O => \dl_errcontrol_i_15__0_n_0\
    );
\dl_errcontrol_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => dl_errcontrol_reg,
      I1 => dl_errcontrol_reg_0,
      I2 => lp_00_r,
      I3 => lp_10_r,
      I4 => \dl_errcontrol_i_15__0_n_0\,
      I5 => dl_errcontrol_reg_1,
      O => lp_00_r_reg
    );
\dl_status_reg_bit_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => Q(4),
      I1 => dl_status_reg_bit_0_reg,
      I2 => Q(2),
      I3 => dl_status_reg_bit_0_reg_2,
      I4 => \dl_status_reg_bit_0_i_3__0_n_0\,
      I5 => dl_status_reg(0),
      O => \FSM_sequential_dl_rx_state_reg[4]_0\
    );
\dl_status_reg_bit_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => dl_status_reg_bit_0_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[0]\,
      I5 => dl_status_reg_bit_0_reg_1,
      O => \dl_status_reg_bit_0_i_3__0_n_0\
    );
\dl_status_reg_bit_6_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => s_level_out_d2,
      I3 => \lp_st_cnt_reg[0]\,
      I4 => dl_errcontrol_reg_0,
      I5 => D(0),
      O => \dl_status_reg_bit_6_i_10__0_n_0\
    );
\dl_status_reg_bit_6_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_14__0_n_0\,
      I1 => dl_status_reg_bit_6_reg_3,
      I2 => lp_00_r,
      I3 => Q(0),
      I4 => dl_status_reg_bit_6_reg_0,
      O => lp_00_r_reg_1
    );
\dl_status_reg_bit_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \dl_status_reg_bit_6_i_8__0_n_0\,
      I1 => dl_status_reg_bit_6_reg,
      I2 => \dl_status_reg_bit_6_i_10__0_n_0\,
      I3 => dl_status_reg_bit_6_reg_0,
      I4 => dl_status_reg_bit_6_reg_1,
      I5 => dl_status_reg_bit_6_reg_2,
      O => lp_11_r_reg
    );
\dl_status_reg_bit_6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAA00000000"
    )
        port map (
      I0 => \dl_status_reg_bit_6_i_5__0_0\,
      I1 => dl_errcontrol_reg,
      I2 => \dl_status_reg_bit_6_i_5__0_1\,
      I3 => \dl_errcontrol_i_15__0_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[1]\,
      I5 => dl_status_reg(1),
      O => \dl_status_reg_bit_6_i_8__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_clk_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => lp_clk_reg,
      I1 => \dl_errcontrol_i_15__0_n_0\,
      I2 => lp_10_r,
      I3 => Q(4),
      I4 => dl_errcontrol_reg,
      I5 => lp_clk_reg_0,
      O => lp_10_r_reg
    );
\lp_st_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEEEEEEEEAEEA"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]_0\,
      I1 => \lp_st_cnt_reg[0]_1\,
      I2 => \lp_st_cnt_reg[0]_2\(1),
      I3 => s_level_out_d2,
      I4 => \lp_st_cnt_reg[0]_2\(0),
      I5 => \lp_st_cnt_reg[0]\,
      O => \lp_st_dup_reg[1]\(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_9\ is
  port (
    \out\ : out STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_9\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_9\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_9\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= dl_en_hs_lpn_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rd_addr_reg[5]\ : out STD_LOGIC;
    \rd_addr_reg[5]_0\ : out STD_LOGIC;
    \rd_addr_reg[2]\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24]\ : out STD_LOGIC;
    \rd_addr_reg[5]_1\ : out STD_LOGIC;
    \rd_addr_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\ : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_cnt : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2\ is
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(9 downto 4) <= s_level_out_bus_d3(14 downto 9);
  D(3) <= s_level_out_bus_d3(6);
  D(2 downto 0) <= s_level_out_bus_d3(3 downto 1);
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000C7F7"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(0),
      I4 => Q(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_6_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => s_level_out_bus_d3(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFEFEFBFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(4),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(1),
      O => \rd_addr_reg[5]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEFFFFFFFEFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s_level_out_bus_d3(5),
      O => \rd_addr_reg[5]_1\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFEFEFBFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(7),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(3),
      O => \rd_addr_reg[5]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444040044444444"
    )
        port map (
      I0 => Q(4),
      I1 => rd_req,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\,
      I3 => s_level_out_bus_d3(8),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_1\,
      O => \rd_addr_reg[6]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_9_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\(0),
      O => \rd_addr_reg[2]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003800000008000"
    )
        port map (
      I0 => s_level_out_bus_d3(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_0\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_9_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => pkt_cnt(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \s_level_out_bus_d3_reg[7]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[5]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[4]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[0]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[8]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d1_cdc_to_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_22\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_22\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_22\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(10 downto 4) <= s_level_out_bus_d3(15 downto 9);
  D(3) <= s_level_out_bus_d3(6);
  D(2 downto 0) <= s_level_out_bus_d3(3 downto 1);
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      I1 => Q(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(0),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      O => \s_level_out_bus_d3_reg[0]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      I1 => Q(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(1),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      O => \s_level_out_bus_d3_reg[4]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      I1 => Q(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(2),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      O => \s_level_out_bus_d3_reg[5]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      I1 => Q(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(3),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      O => \s_level_out_bus_d3_reg[7]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      I1 => s_level_out_bus_d3(8),
      I2 => Q(0),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(4),
      I4 => Q(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(4),
      O => \s_level_out_bus_d3_reg[8]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[15]_0\(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_23\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_23\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_23\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(15 downto 0) <= s_level_out_bus_d3(15 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[18]\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[6]_0\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[25]\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[10]_0\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[27]\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28]\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[13]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[14]_0\ : out STD_LOGIC;
    \s_level_out_bus_d3_reg[15]_0\ : out STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_24\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_24\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_24\ is
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(4 downto 3) <= s_level_out_bus_d3(8 downto 7);
  D(2 downto 1) <= s_level_out_bus_d3(5 downto 4);
  D(0) <= s_level_out_bus_d3(0);
\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(0),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(0),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(1),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[18]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(1),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(2),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(2),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(3),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      O => \s_level_out_bus_d3_reg[6]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(3),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(4),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(4),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[25]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(9),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(4),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(4),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(5),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      I4 => Q(5),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      O => \s_level_out_bus_d3_reg[10]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(10),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(5),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(5),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(6),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(6),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[27]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(11),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(6),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(6),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => Q(7),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(7),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      O => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28]\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(12),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(7),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(7),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(8),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      I4 => Q(8),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      O => \s_level_out_bus_d3_reg[13]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(13),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(8),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(8),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707770700007707"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(9),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      I4 => Q(9),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      O => \s_level_out_bus_d3_reg[14]_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => s_level_out_bus_d3(14),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(9),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(9),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0023000000200000"
    )
        port map (
      I0 => s_level_out_bus_d3(15),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(3),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(2),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(1),
      I5 => Q(10),
      O => \s_level_out_bus_d3_reg[15]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_25\ is
  port (
    \s_level_out_bus_d3_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0\ : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_25\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_25\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_25\ is
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440000FF0F0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0\,
      I1 => Q(3),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => \s_level_out_bus_d3_reg[15]_0\(0)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A2AAAAAAA2AAAA"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_5_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[16]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(1),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(1)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[17]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(2),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(2)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[18]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(3),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(3)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[19]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440000FF0F0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0\,
      I1 => Q(3),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => \s_level_out_bus_d3_reg[15]_0\(4)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(4),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(4),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(4),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[20]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440000FF0F0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0\,
      I1 => Q(3),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => \s_level_out_bus_d3_reg[15]_0\(5)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(5),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(5),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(5),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[21]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(6),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(6)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(6),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(6),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[22]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440000FF0F0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0\,
      I1 => Q(3),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => \s_level_out_bus_d3_reg[15]_0\(7)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(7),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(7),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(7),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[23]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5D0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(8),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\,
      O => \s_level_out_bus_d3_reg[15]_0\(8)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(8),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(8),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(8),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(9),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(9)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(9),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(9),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(9),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[25]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(10),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(10)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(10),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(10),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(10),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[26]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(11),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(11)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(11),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(11),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(11),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[27]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(12),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(12)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(12),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(12),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(12),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[28]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(13),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(13)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(13),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(13),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(13),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[29]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(14),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(14)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_bus_d3(14),
      I2 => Q(0),
      I3 => Q(1),
      I4 => D(14),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(14),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(15),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\,
      O => \s_level_out_bus_d3_reg[15]_0\(15)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => s_level_out_bus_d3(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(15),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(15),
      I5 => Q(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_4_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_26\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_26\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_26\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(15 downto 0) <= s_level_out_bus_d3(15 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_27\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_27\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_27\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(15 downto 0) <= s_level_out_bus_d3(15 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_28\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_28\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_28\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  D(15 downto 0) <= s_level_out_bus_d3(15 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3\ is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3_29\ is
  port (
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_status_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3_29\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3_29\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3_29\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => dl_status_reg(1),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => dl_status_reg(0),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4\ is
  port (
    \s_level_out_bus_d3_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln1_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => \s_level_out_bus_d3_reg[8]_0\(8)
    );
\hs_settle_reg_ln1_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => \s_level_out_bus_d3_reg[8]_0\(7)
    );
\hs_settle_reg_ln1_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => \s_level_out_bus_d3_reg[8]_0\(6)
    );
\hs_settle_reg_ln1_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => \s_level_out_bus_d3_reg[8]_0\(5)
    );
\hs_settle_reg_ln1_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => \s_level_out_bus_d3_reg[8]_0\(4)
    );
\hs_settle_reg_ln1_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => \s_level_out_bus_d3_reg[8]_0\(3)
    );
\hs_settle_reg_ln1_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => \s_level_out_bus_d3_reg[8]_0\(2)
    );
\hs_settle_reg_ln1_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => \s_level_out_bus_d3_reg[8]_0\(1)
    );
\hs_settle_reg_ln1_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => \s_level_out_bus_d3_reg[8]_0\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_31\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_31\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_31\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_31\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln2_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln2_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln2_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln2_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln2_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln2_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln2_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln2_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln2_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_32\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_32\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_32\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_32\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln3_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln3_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln3_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln3_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln3_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln3_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln3_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln3_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln3_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_33\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_33\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_33\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_33\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln4_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln4_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln4_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln4_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln4_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln4_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln4_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln4_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln4_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_34\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_34\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_34\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_34\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln5_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln5_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln5_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln5_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln5_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln5_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln5_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln5_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln5_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_35\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_35\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_35\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_35\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln6_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln6_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln6_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln6_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln6_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln6_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln6_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln6_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln6_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_36\ is
  port (
    in0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_36\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_36\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_36\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_ln7_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => in0(8)
    );
\hs_settle_reg_ln7_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => in0(7)
    );
\hs_settle_reg_ln7_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => in0(6)
    );
\hs_settle_reg_ln7_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => in0(5)
    );
\hs_settle_reg_ln7_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => in0(4)
    );
\hs_settle_reg_ln7_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => in0(3)
    );
\hs_settle_reg_ln7_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => in0(2)
    );
\hs_settle_reg_ln7_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => in0(1)
    );
\hs_settle_reg_ln7_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => in0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_37\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    system_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_37\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_37\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_37\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
hs_settle_reg_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => D(8)
    );
\hs_settle_reg_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => D(7)
    );
\hs_settle_reg_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => D(6)
    );
\hs_settle_reg_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => D(5)
    );
\hs_settle_reg_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => D(4)
    );
\hs_settle_reg_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => D(3)
    );
\hs_settle_reg_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => D(2)
    );
\hs_settle_reg_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => D(1)
    );
\hs_settle_reg_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_req : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_4\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_5\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d1_cdc_to_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_39\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_39\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_39\ is
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00AE00000000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]\,
      I3 => Q(4),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0\,
      I5 => rd_req,
      O => D(0)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_3\(0),
      I1 => Q(2),
      I2 => s_level_out_bus_d3(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0E0000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0\,
      I2 => Q(4),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0\,
      I4 => rd_req,
      O => D(1)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\(1),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_3\(1),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_4\,
      I4 => s_level_out_bus_d3(8),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_5\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      I1 => Q(0),
      I2 => s_level_out_bus_d3(6),
      I3 => Q(1),
      I4 => s_level_out_bus_d3(5),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C550C55FF550C55"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => s_level_out_bus_d3(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      I1 => s_level_out_bus_d3(3),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(4),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_0\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_6_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(2),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_40\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]\ : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_5\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_6\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d1_cdc_to_reg[8]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_40\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_40\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_40\ is
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
begin
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0000055550000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => D(0)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A008A8A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1\(0),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3\(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      I1 => s_level_out_bus_d3(3),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(4),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_7\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F8FFF0F8F8"
    )
        port map (
      I0 => Q(2),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_5\,
      I3 => s_level_out_bus_d3(1),
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_6\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]\,
      I1 => s_level_out_bus_d3(7),
      I2 => Q(0),
      I3 => s_level_out_bus_d3(6),
      I4 => Q(1),
      I5 => s_level_out_bus_d3(5),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040000000400000"
    )
        port map (
      I0 => Q(3),
      I1 => s_level_out_bus_d3(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s_level_out_bus_d3(8),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_7_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[8]_0\(2),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]\ : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_1\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_3\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3\ : in STD_LOGIC;
    \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \s_level_out_bus_d1_cdc_to_reg[17]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized5\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized5\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized5\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
  SR(0) <= \^sr\(0);
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => rd_req,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0\,
      I2 => Q(4),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]\,
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0\,
      O => D(0)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005155"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0\,
      I1 => Q(3),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_0\(0),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F35555FFF35555"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0\,
      I1 => s_level_out_bus_d3(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_2\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => s_level_out_bus_d3(14),
      I1 => Q(0),
      I2 => s_level_out_bus_d3(12),
      I3 => Q(1),
      I4 => s_level_out_bus_d3(10),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040000000400000"
    )
        port map (
      I0 => Q(3),
      I1 => s_level_out_bus_d3(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s_level_out_bus_d3(16),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      I1 => s_level_out_bus_d3(6),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(8),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_4\(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_9_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0000055550000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0\,
      I4 => rd_req,
      I5 => Q(4),
      O => D(1)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040440000400000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => s_level_out_bus_d3(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => s_level_out_bus_d3(11),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_11_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF57F7"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0\,
      I1 => s_level_out_bus_d3(17),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1\,
      I3 => s_level_out_bus_d3(1),
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      I1 => s_level_out_bus_d3(7),
      I2 => Q(1),
      I3 => s_level_out_bus_d3(9),
      I4 => Q(0),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_4\(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F8FFF0F8F8"
    )
        port map (
      I0 => Q(2),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3\,
      I3 => s_level_out_bus_d3(3),
      I4 => Q(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => s_level_out_bus_d3(15),
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_1\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_2\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_11_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_0\(1),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_3\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_7_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(2),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(3),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(4),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(5),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[17]_0\(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized6\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_level_out_bus_d3_reg[1]_0\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    p_12_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized6\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized6\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized6\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
begin
  \out\(1 downto 0) <= s_level_out_bus_d3(1 downto 0);
\cl_rx_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      I1 => core_rst,
      O => \s_level_out_bus_d3_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_12_in(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => data0(0),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized7\ is
  port (
    system_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \s_level_out_bus_d1_cdc_to_reg[48]_0\ : in STD_LOGIC;
    \s_level_out_bus_d1_cdc_to_reg[16]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized7\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized7\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized7\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[32]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[32]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[32]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[33]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[33]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[33]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[34]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[34]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[34]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[35]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[35]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[35]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[36]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[36]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[36]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[37]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[37]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[37]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[38]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[38]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[38]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[39]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[39]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[39]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[40]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[40]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[40]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[41]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[41]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[41]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[42]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[42]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[42]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[43]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[43]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[43]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[44]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[44]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[44]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[45]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[45]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[45]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[46]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[46]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[46]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[47]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[47]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[47]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[48]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[48]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[48]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[49]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[49]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[49]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[50]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[50]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[50]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[51]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[51]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[51]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[52]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[52]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[52]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[53]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[53]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[53]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[54]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[54]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[54]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[55]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[55]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[55]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[56]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[56]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[56]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[57]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[57]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[57]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[58]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[58]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[58]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[59]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[59]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[59]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[60]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[60]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[60]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[61]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[61]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[61]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[62]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[62]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[62]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[63]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[63]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[63]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[16]_0\,
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[16]_0\,
      Q => s_level_out_bus_d1_cdc_to(16),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[16]_0\,
      Q => s_level_out_bus_d1_cdc_to(24),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[48]_0\,
      Q => s_level_out_bus_d1_cdc_to(32),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(33),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(34),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(35),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(36),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(37),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(38),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(39),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[48]_0\,
      Q => s_level_out_bus_d1_cdc_to(40),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(41),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(42),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(43),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(44),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(45),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(46),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(47),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[48]_0\,
      Q => s_level_out_bus_d1_cdc_to(48),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(49),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(50),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(51),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(52),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(53),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(54),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(55),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[48]_0\,
      Q => s_level_out_bus_d1_cdc_to(56),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(57),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(58),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(59),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(60),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(61),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(62),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(63),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \s_level_out_bus_d1_cdc_to_reg[16]_0\,
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => system_rst
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => system_rst
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => system_rst
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => system_rst
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => system_rst
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => system_rst
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => system_rst
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => system_rst
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => system_rst
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => system_rst
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => system_rst
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => system_rst
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => system_rst
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => system_rst
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => system_rst
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => system_rst
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => system_rst
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => system_rst
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => system_rst
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => system_rst
    );
\s_level_out_bus_d2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(32),
      Q => s_level_out_bus_d2(32),
      R => system_rst
    );
\s_level_out_bus_d2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(33),
      Q => s_level_out_bus_d2(33),
      R => system_rst
    );
\s_level_out_bus_d2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(34),
      Q => s_level_out_bus_d2(34),
      R => system_rst
    );
\s_level_out_bus_d2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(35),
      Q => s_level_out_bus_d2(35),
      R => system_rst
    );
\s_level_out_bus_d2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(36),
      Q => s_level_out_bus_d2(36),
      R => system_rst
    );
\s_level_out_bus_d2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(37),
      Q => s_level_out_bus_d2(37),
      R => system_rst
    );
\s_level_out_bus_d2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(38),
      Q => s_level_out_bus_d2(38),
      R => system_rst
    );
\s_level_out_bus_d2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(39),
      Q => s_level_out_bus_d2(39),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(40),
      Q => s_level_out_bus_d2(40),
      R => system_rst
    );
\s_level_out_bus_d2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(41),
      Q => s_level_out_bus_d2(41),
      R => system_rst
    );
\s_level_out_bus_d2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(42),
      Q => s_level_out_bus_d2(42),
      R => system_rst
    );
\s_level_out_bus_d2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(43),
      Q => s_level_out_bus_d2(43),
      R => system_rst
    );
\s_level_out_bus_d2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(44),
      Q => s_level_out_bus_d2(44),
      R => system_rst
    );
\s_level_out_bus_d2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(45),
      Q => s_level_out_bus_d2(45),
      R => system_rst
    );
\s_level_out_bus_d2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(46),
      Q => s_level_out_bus_d2(46),
      R => system_rst
    );
\s_level_out_bus_d2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(47),
      Q => s_level_out_bus_d2(47),
      R => system_rst
    );
\s_level_out_bus_d2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(48),
      Q => s_level_out_bus_d2(48),
      R => system_rst
    );
\s_level_out_bus_d2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(49),
      Q => s_level_out_bus_d2(49),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(50),
      Q => s_level_out_bus_d2(50),
      R => system_rst
    );
\s_level_out_bus_d2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(51),
      Q => s_level_out_bus_d2(51),
      R => system_rst
    );
\s_level_out_bus_d2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(52),
      Q => s_level_out_bus_d2(52),
      R => system_rst
    );
\s_level_out_bus_d2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(53),
      Q => s_level_out_bus_d2(53),
      R => system_rst
    );
\s_level_out_bus_d2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(54),
      Q => s_level_out_bus_d2(54),
      R => system_rst
    );
\s_level_out_bus_d2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(55),
      Q => s_level_out_bus_d2(55),
      R => system_rst
    );
\s_level_out_bus_d2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(56),
      Q => s_level_out_bus_d2(56),
      R => system_rst
    );
\s_level_out_bus_d2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(57),
      Q => s_level_out_bus_d2(57),
      R => system_rst
    );
\s_level_out_bus_d2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(58),
      Q => s_level_out_bus_d2(58),
      R => system_rst
    );
\s_level_out_bus_d2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(59),
      Q => s_level_out_bus_d2(59),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(60),
      Q => s_level_out_bus_d2(60),
      R => system_rst
    );
\s_level_out_bus_d2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(61),
      Q => s_level_out_bus_d2(61),
      R => system_rst
    );
\s_level_out_bus_d2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(62),
      Q => s_level_out_bus_d2(62),
      R => system_rst
    );
\s_level_out_bus_d2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(63),
      Q => s_level_out_bus_d2(63),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => system_rst
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => system_rst
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => system_rst
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => system_rst
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => system_rst
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => system_rst
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => system_rst
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => system_rst
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => system_rst
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => system_rst
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => system_rst
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => system_rst
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => system_rst
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => system_rst
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => system_rst
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => system_rst
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => system_rst
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => system_rst
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => system_rst
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => system_rst
    );
\s_level_out_bus_d3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(32),
      Q => s_level_out_bus_d3(32),
      R => system_rst
    );
\s_level_out_bus_d3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(33),
      Q => s_level_out_bus_d3(33),
      R => system_rst
    );
\s_level_out_bus_d3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(34),
      Q => s_level_out_bus_d3(34),
      R => system_rst
    );
\s_level_out_bus_d3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(35),
      Q => s_level_out_bus_d3(35),
      R => system_rst
    );
\s_level_out_bus_d3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(36),
      Q => s_level_out_bus_d3(36),
      R => system_rst
    );
\s_level_out_bus_d3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(37),
      Q => s_level_out_bus_d3(37),
      R => system_rst
    );
\s_level_out_bus_d3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(38),
      Q => s_level_out_bus_d3(38),
      R => system_rst
    );
\s_level_out_bus_d3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(39),
      Q => s_level_out_bus_d3(39),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(40),
      Q => s_level_out_bus_d3(40),
      R => system_rst
    );
\s_level_out_bus_d3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(41),
      Q => s_level_out_bus_d3(41),
      R => system_rst
    );
\s_level_out_bus_d3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(42),
      Q => s_level_out_bus_d3(42),
      R => system_rst
    );
\s_level_out_bus_d3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(43),
      Q => s_level_out_bus_d3(43),
      R => system_rst
    );
\s_level_out_bus_d3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(44),
      Q => s_level_out_bus_d3(44),
      R => system_rst
    );
\s_level_out_bus_d3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(45),
      Q => s_level_out_bus_d3(45),
      R => system_rst
    );
\s_level_out_bus_d3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(46),
      Q => s_level_out_bus_d3(46),
      R => system_rst
    );
\s_level_out_bus_d3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(47),
      Q => s_level_out_bus_d3(47),
      R => system_rst
    );
\s_level_out_bus_d3_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(48),
      Q => s_level_out_bus_d3(48),
      R => system_rst
    );
\s_level_out_bus_d3_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(49),
      Q => s_level_out_bus_d3(49),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(50),
      Q => s_level_out_bus_d3(50),
      R => system_rst
    );
\s_level_out_bus_d3_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(51),
      Q => s_level_out_bus_d3(51),
      R => system_rst
    );
\s_level_out_bus_d3_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(52),
      Q => s_level_out_bus_d3(52),
      R => system_rst
    );
\s_level_out_bus_d3_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(53),
      Q => s_level_out_bus_d3(53),
      R => system_rst
    );
\s_level_out_bus_d3_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(54),
      Q => s_level_out_bus_d3(54),
      R => system_rst
    );
\s_level_out_bus_d3_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(55),
      Q => s_level_out_bus_d3(55),
      R => system_rst
    );
\s_level_out_bus_d3_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(56),
      Q => s_level_out_bus_d3(56),
      R => system_rst
    );
\s_level_out_bus_d3_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(57),
      Q => s_level_out_bus_d3(57),
      R => system_rst
    );
\s_level_out_bus_d3_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(58),
      Q => s_level_out_bus_d3(58),
      R => system_rst
    );
\s_level_out_bus_d3_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(59),
      Q => s_level_out_bus_d3(59),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(60),
      Q => s_level_out_bus_d3(60),
      R => system_rst
    );
\s_level_out_bus_d3_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(61),
      Q => s_level_out_bus_d3(61),
      R => system_rst
    );
\s_level_out_bus_d3_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(62),
      Q => s_level_out_bus_d3(62),
      R => system_rst
    );
\s_level_out_bus_d3_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(63),
      Q => s_level_out_bus_d3(63),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => system_rst
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => system_rst
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => system_rst
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => system_rst
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => system_rst
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => system_rst
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => system_rst
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => system_rst
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => system_rst
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => system_rst
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => system_rst
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => system_rst
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => system_rst
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => system_rst
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => system_rst
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => system_rst
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => system_rst
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => system_rst
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => system_rst
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => system_rst
    );
\s_level_out_bus_d4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(32),
      Q => s_level_out_bus_d4(32),
      R => system_rst
    );
\s_level_out_bus_d4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(33),
      Q => s_level_out_bus_d4(33),
      R => system_rst
    );
\s_level_out_bus_d4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(34),
      Q => s_level_out_bus_d4(34),
      R => system_rst
    );
\s_level_out_bus_d4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(35),
      Q => s_level_out_bus_d4(35),
      R => system_rst
    );
\s_level_out_bus_d4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(36),
      Q => s_level_out_bus_d4(36),
      R => system_rst
    );
\s_level_out_bus_d4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(37),
      Q => s_level_out_bus_d4(37),
      R => system_rst
    );
\s_level_out_bus_d4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(38),
      Q => s_level_out_bus_d4(38),
      R => system_rst
    );
\s_level_out_bus_d4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(39),
      Q => s_level_out_bus_d4(39),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(40),
      Q => s_level_out_bus_d4(40),
      R => system_rst
    );
\s_level_out_bus_d4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(41),
      Q => s_level_out_bus_d4(41),
      R => system_rst
    );
\s_level_out_bus_d4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(42),
      Q => s_level_out_bus_d4(42),
      R => system_rst
    );
\s_level_out_bus_d4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(43),
      Q => s_level_out_bus_d4(43),
      R => system_rst
    );
\s_level_out_bus_d4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(44),
      Q => s_level_out_bus_d4(44),
      R => system_rst
    );
\s_level_out_bus_d4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(45),
      Q => s_level_out_bus_d4(45),
      R => system_rst
    );
\s_level_out_bus_d4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(46),
      Q => s_level_out_bus_d4(46),
      R => system_rst
    );
\s_level_out_bus_d4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(47),
      Q => s_level_out_bus_d4(47),
      R => system_rst
    );
\s_level_out_bus_d4_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(48),
      Q => s_level_out_bus_d4(48),
      R => system_rst
    );
\s_level_out_bus_d4_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(49),
      Q => s_level_out_bus_d4(49),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(50),
      Q => s_level_out_bus_d4(50),
      R => system_rst
    );
\s_level_out_bus_d4_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(51),
      Q => s_level_out_bus_d4(51),
      R => system_rst
    );
\s_level_out_bus_d4_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(52),
      Q => s_level_out_bus_d4(52),
      R => system_rst
    );
\s_level_out_bus_d4_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(53),
      Q => s_level_out_bus_d4(53),
      R => system_rst
    );
\s_level_out_bus_d4_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(54),
      Q => s_level_out_bus_d4(54),
      R => system_rst
    );
\s_level_out_bus_d4_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(55),
      Q => s_level_out_bus_d4(55),
      R => system_rst
    );
\s_level_out_bus_d4_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(56),
      Q => s_level_out_bus_d4(56),
      R => system_rst
    );
\s_level_out_bus_d4_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(57),
      Q => s_level_out_bus_d4(57),
      R => system_rst
    );
\s_level_out_bus_d4_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(58),
      Q => s_level_out_bus_d4(58),
      R => system_rst
    );
\s_level_out_bus_d4_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(59),
      Q => s_level_out_bus_d4(59),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(60),
      Q => s_level_out_bus_d4(60),
      R => system_rst
    );
\s_level_out_bus_d4_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(61),
      Q => s_level_out_bus_d4(61),
      R => system_rst
    );
\s_level_out_bus_d4_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(62),
      Q => s_level_out_bus_d4(62),
      R => system_rst
    );
\s_level_out_bus_d4_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(63),
      Q => s_level_out_bus_d4(63),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => system_rst
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => system_rst
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => system_rst
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => system_rst
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => system_rst
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => system_rst
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => system_rst
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => system_rst
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => system_rst
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => system_rst
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => system_rst
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => system_rst
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => system_rst
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => system_rst
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => system_rst
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => system_rst
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => system_rst
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => system_rst
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => system_rst
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => system_rst
    );
\s_level_out_bus_d5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(32),
      Q => s_level_out_bus_d5(32),
      R => system_rst
    );
\s_level_out_bus_d5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(33),
      Q => s_level_out_bus_d5(33),
      R => system_rst
    );
\s_level_out_bus_d5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(34),
      Q => s_level_out_bus_d5(34),
      R => system_rst
    );
\s_level_out_bus_d5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(35),
      Q => s_level_out_bus_d5(35),
      R => system_rst
    );
\s_level_out_bus_d5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(36),
      Q => s_level_out_bus_d5(36),
      R => system_rst
    );
\s_level_out_bus_d5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(37),
      Q => s_level_out_bus_d5(37),
      R => system_rst
    );
\s_level_out_bus_d5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(38),
      Q => s_level_out_bus_d5(38),
      R => system_rst
    );
\s_level_out_bus_d5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(39),
      Q => s_level_out_bus_d5(39),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(40),
      Q => s_level_out_bus_d5(40),
      R => system_rst
    );
\s_level_out_bus_d5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(41),
      Q => s_level_out_bus_d5(41),
      R => system_rst
    );
\s_level_out_bus_d5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(42),
      Q => s_level_out_bus_d5(42),
      R => system_rst
    );
\s_level_out_bus_d5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(43),
      Q => s_level_out_bus_d5(43),
      R => system_rst
    );
\s_level_out_bus_d5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(44),
      Q => s_level_out_bus_d5(44),
      R => system_rst
    );
\s_level_out_bus_d5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(45),
      Q => s_level_out_bus_d5(45),
      R => system_rst
    );
\s_level_out_bus_d5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(46),
      Q => s_level_out_bus_d5(46),
      R => system_rst
    );
\s_level_out_bus_d5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(47),
      Q => s_level_out_bus_d5(47),
      R => system_rst
    );
\s_level_out_bus_d5_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(48),
      Q => s_level_out_bus_d5(48),
      R => system_rst
    );
\s_level_out_bus_d5_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(49),
      Q => s_level_out_bus_d5(49),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(50),
      Q => s_level_out_bus_d5(50),
      R => system_rst
    );
\s_level_out_bus_d5_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(51),
      Q => s_level_out_bus_d5(51),
      R => system_rst
    );
\s_level_out_bus_d5_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(52),
      Q => s_level_out_bus_d5(52),
      R => system_rst
    );
\s_level_out_bus_d5_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(53),
      Q => s_level_out_bus_d5(53),
      R => system_rst
    );
\s_level_out_bus_d5_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(54),
      Q => s_level_out_bus_d5(54),
      R => system_rst
    );
\s_level_out_bus_d5_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(55),
      Q => s_level_out_bus_d5(55),
      R => system_rst
    );
\s_level_out_bus_d5_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(56),
      Q => s_level_out_bus_d5(56),
      R => system_rst
    );
\s_level_out_bus_d5_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(57),
      Q => s_level_out_bus_d5(57),
      R => system_rst
    );
\s_level_out_bus_d5_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(58),
      Q => s_level_out_bus_d5(58),
      R => system_rst
    );
\s_level_out_bus_d5_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(59),
      Q => s_level_out_bus_d5(59),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(60),
      Q => s_level_out_bus_d5(60),
      R => system_rst
    );
\s_level_out_bus_d5_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(61),
      Q => s_level_out_bus_d5(61),
      R => system_rst
    );
\s_level_out_bus_d5_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(62),
      Q => s_level_out_bus_d5(62),
      R => system_rst
    );
\s_level_out_bus_d5_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(63),
      Q => s_level_out_bus_d5(63),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => system_rst
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => system_rst
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => system_rst
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => system_rst
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => system_rst
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => system_rst
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => system_rst
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => system_rst
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => system_rst
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => system_rst
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => system_rst
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => system_rst
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => system_rst
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => system_rst
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => system_rst
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => system_rst
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => system_rst
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => system_rst
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => system_rst
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => system_rst
    );
\s_level_out_bus_d6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(32),
      Q => s_level_out_bus_d6(32),
      R => system_rst
    );
\s_level_out_bus_d6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(33),
      Q => s_level_out_bus_d6(33),
      R => system_rst
    );
\s_level_out_bus_d6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(34),
      Q => s_level_out_bus_d6(34),
      R => system_rst
    );
\s_level_out_bus_d6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(35),
      Q => s_level_out_bus_d6(35),
      R => system_rst
    );
\s_level_out_bus_d6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(36),
      Q => s_level_out_bus_d6(36),
      R => system_rst
    );
\s_level_out_bus_d6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(37),
      Q => s_level_out_bus_d6(37),
      R => system_rst
    );
\s_level_out_bus_d6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(38),
      Q => s_level_out_bus_d6(38),
      R => system_rst
    );
\s_level_out_bus_d6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(39),
      Q => s_level_out_bus_d6(39),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(40),
      Q => s_level_out_bus_d6(40),
      R => system_rst
    );
\s_level_out_bus_d6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(41),
      Q => s_level_out_bus_d6(41),
      R => system_rst
    );
\s_level_out_bus_d6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(42),
      Q => s_level_out_bus_d6(42),
      R => system_rst
    );
\s_level_out_bus_d6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(43),
      Q => s_level_out_bus_d6(43),
      R => system_rst
    );
\s_level_out_bus_d6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(44),
      Q => s_level_out_bus_d6(44),
      R => system_rst
    );
\s_level_out_bus_d6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(45),
      Q => s_level_out_bus_d6(45),
      R => system_rst
    );
\s_level_out_bus_d6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(46),
      Q => s_level_out_bus_d6(46),
      R => system_rst
    );
\s_level_out_bus_d6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(47),
      Q => s_level_out_bus_d6(47),
      R => system_rst
    );
\s_level_out_bus_d6_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(48),
      Q => s_level_out_bus_d6(48),
      R => system_rst
    );
\s_level_out_bus_d6_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(49),
      Q => s_level_out_bus_d6(49),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(50),
      Q => s_level_out_bus_d6(50),
      R => system_rst
    );
\s_level_out_bus_d6_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(51),
      Q => s_level_out_bus_d6(51),
      R => system_rst
    );
\s_level_out_bus_d6_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(52),
      Q => s_level_out_bus_d6(52),
      R => system_rst
    );
\s_level_out_bus_d6_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(53),
      Q => s_level_out_bus_d6(53),
      R => system_rst
    );
\s_level_out_bus_d6_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(54),
      Q => s_level_out_bus_d6(54),
      R => system_rst
    );
\s_level_out_bus_d6_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(55),
      Q => s_level_out_bus_d6(55),
      R => system_rst
    );
\s_level_out_bus_d6_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(56),
      Q => s_level_out_bus_d6(56),
      R => system_rst
    );
\s_level_out_bus_d6_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(57),
      Q => s_level_out_bus_d6(57),
      R => system_rst
    );
\s_level_out_bus_d6_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(58),
      Q => s_level_out_bus_d6(58),
      R => system_rst
    );
\s_level_out_bus_d6_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(59),
      Q => s_level_out_bus_d6(59),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(60),
      Q => s_level_out_bus_d6(60),
      R => system_rst
    );
\s_level_out_bus_d6_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(61),
      Q => s_level_out_bus_d6(61),
      R => system_rst
    );
\s_level_out_bus_d6_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(62),
      Q => s_level_out_bus_d6(62),
      R => system_rst
    );
\s_level_out_bus_d6_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(63),
      Q => s_level_out_bus_d6(63),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8\ is
  port (
    system_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(16),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(24),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => system_rst
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => system_rst
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => system_rst
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => system_rst
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => system_rst
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => system_rst
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => system_rst
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => system_rst
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => system_rst
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => system_rst
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => system_rst
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => system_rst
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => system_rst
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => system_rst
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => system_rst
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => system_rst
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => system_rst
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => system_rst
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => system_rst
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => system_rst
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => system_rst
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => system_rst
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => system_rst
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => system_rst
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => system_rst
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => system_rst
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => system_rst
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => system_rst
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => system_rst
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => system_rst
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => system_rst
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => system_rst
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => system_rst
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => system_rst
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => system_rst
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => system_rst
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => system_rst
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => system_rst
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => system_rst
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => system_rst
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => system_rst
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => system_rst
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => system_rst
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => system_rst
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => system_rst
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => system_rst
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => system_rst
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => system_rst
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => system_rst
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => system_rst
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => system_rst
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => system_rst
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => system_rst
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => system_rst
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => system_rst
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => system_rst
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => system_rst
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => system_rst
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => system_rst
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => system_rst
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => system_rst
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => system_rst
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => system_rst
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => system_rst
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => system_rst
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => system_rst
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => system_rst
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => system_rst
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => system_rst
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => system_rst
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => system_rst
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => system_rst
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => system_rst
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => system_rst
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => system_rst
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => system_rst
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => system_rst
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => system_rst
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => system_rst
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => system_rst
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => system_rst
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => system_rst
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => system_rst
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => system_rst
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => system_rst
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => system_rst
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => system_rst
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => system_rst
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => system_rst
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => system_rst
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => system_rst
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => system_rst
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => system_rst
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => system_rst
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => system_rst
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => system_rst
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => system_rst
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => system_rst
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => system_rst
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => system_rst
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => system_rst
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => system_rst
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => system_rst
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => system_rst
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => system_rst
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => system_rst
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => system_rst
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => system_rst
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => system_rst
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => system_rst
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => system_rst
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => system_rst
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => system_rst
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => system_rst
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => system_rst
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => system_rst
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => system_rst
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => system_rst
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => system_rst
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => system_rst
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => system_rst
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => system_rst
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => system_rst
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => system_rst
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => system_rst
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => system_rst
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => system_rst
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => system_rst
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => system_rst
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => system_rst
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => system_rst
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => system_rst
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => system_rst
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => system_rst
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => system_rst
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => system_rst
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => system_rst
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => system_rst
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => system_rst
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => system_rst
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => system_rst
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => system_rst
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => system_rst
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => system_rst
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => system_rst
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => system_rst
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => system_rst
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => system_rst
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => system_rst
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => system_rst
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => system_rst
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => system_rst
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => system_rst
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => system_rst
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => system_rst
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => system_rst
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => system_rst
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => system_rst
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => system_rst
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => system_rst
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => system_rst
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => system_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_30\ is
  port (
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_30\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_30\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_30\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_38\ is
  port (
    \s_level_out_bus_d3_reg[21]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_38\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_38\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_38\ is
  signal init_value_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d2_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d3_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d4_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d5_reg[9]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[10]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[11]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[12]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[13]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[14]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[15]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[16]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[17]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[18]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[19]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[20]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[21]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[22]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[23]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[24]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[25]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[26]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[27]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[28]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[29]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[30]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[31]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[3]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[4]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[5]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[6]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[7]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[8]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
  attribute shift_extract of \s_level_out_bus_d6_reg[9]\ : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
init_value_w_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(31),
      O => init_value_w(31)
    );
\init_value_w_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(30),
      O => init_value_w(30)
    );
\init_value_w_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(29),
      O => init_value_w(29)
    );
\init_value_w_inst__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(20),
      O => \s_level_out_bus_d3_reg[21]_0\(12)
    );
\init_value_w_inst__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(19),
      O => \s_level_out_bus_d3_reg[21]_0\(11)
    );
\init_value_w_inst__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(18),
      O => \s_level_out_bus_d3_reg[21]_0\(10)
    );
\init_value_w_inst__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(17),
      O => \s_level_out_bus_d3_reg[21]_0\(9)
    );
\init_value_w_inst__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(16),
      O => \s_level_out_bus_d3_reg[21]_0\(8)
    );
\init_value_w_inst__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(15),
      O => \s_level_out_bus_d3_reg[21]_0\(7)
    );
\init_value_w_inst__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(14),
      O => \s_level_out_bus_d3_reg[21]_0\(6)
    );
\init_value_w_inst__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(13),
      O => \s_level_out_bus_d3_reg[21]_0\(5)
    );
\init_value_w_inst__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(12),
      O => \s_level_out_bus_d3_reg[21]_0\(4)
    );
\init_value_w_inst__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(11),
      O => \s_level_out_bus_d3_reg[21]_0\(3)
    );
\init_value_w_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(28),
      O => init_value_w(28)
    );
\init_value_w_inst__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(10),
      O => \s_level_out_bus_d3_reg[21]_0\(2)
    );
\init_value_w_inst__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(9),
      O => \s_level_out_bus_d3_reg[21]_0\(1)
    );
\init_value_w_inst__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(8),
      O => \s_level_out_bus_d3_reg[21]_0\(0)
    );
\init_value_w_inst__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(7),
      O => init_value_w(7)
    );
\init_value_w_inst__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(6),
      O => init_value_w(6)
    );
\init_value_w_inst__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(5),
      O => init_value_w(5)
    );
\init_value_w_inst__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(4),
      O => init_value_w(4)
    );
\init_value_w_inst__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(3),
      O => init_value_w(3)
    );
\init_value_w_inst__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(2),
      O => init_value_w(2)
    );
\init_value_w_inst__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(1),
      O => init_value_w(1)
    );
\init_value_w_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(27),
      O => init_value_w(27)
    );
\init_value_w_inst__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(0),
      O => init_value_w(0)
    );
\init_value_w_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(26),
      O => init_value_w(26)
    );
\init_value_w_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(25),
      O => init_value_w(25)
    );
\init_value_w_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(24),
      O => init_value_w(24)
    );
\init_value_w_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(23),
      O => init_value_w(23)
    );
\init_value_w_inst__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(22),
      O => init_value_w(22)
    );
\init_value_w_inst__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_bus_d3(21),
      O => \s_level_out_bus_d3_reg[21]_0\(13)
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to(10),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to(11),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(12),
      Q => s_level_out_bus_d1_cdc_to(12),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(13),
      Q => s_level_out_bus_d1_cdc_to(13),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(14),
      Q => s_level_out_bus_d1_cdc_to(14),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(15),
      Q => s_level_out_bus_d1_cdc_to(15),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(16),
      Q => s_level_out_bus_d1_cdc_to(16),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(17),
      Q => s_level_out_bus_d1_cdc_to(17),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(18),
      Q => s_level_out_bus_d1_cdc_to(18),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(19),
      Q => s_level_out_bus_d1_cdc_to(19),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(20),
      Q => s_level_out_bus_d1_cdc_to(20),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(21),
      Q => s_level_out_bus_d1_cdc_to(21),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(22),
      Q => s_level_out_bus_d1_cdc_to(22),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(23),
      Q => s_level_out_bus_d1_cdc_to(23),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(24),
      Q => s_level_out_bus_d1_cdc_to(24),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(25),
      Q => s_level_out_bus_d1_cdc_to(25),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(26),
      Q => s_level_out_bus_d1_cdc_to(26),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(27),
      Q => s_level_out_bus_d1_cdc_to(27),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(28),
      Q => s_level_out_bus_d1_cdc_to(28),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(29),
      Q => s_level_out_bus_d1_cdc_to(29),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(30),
      Q => s_level_out_bus_d1_cdc_to(30),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(31),
      Q => s_level_out_bus_d1_cdc_to(31),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to(6),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to(7),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to(8),
      R => '0'
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to(9),
      R => '0'
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => '0'
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => '0'
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => '0'
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => '0'
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => '0'
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => '0'
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => '0'
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => '0'
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => '0'
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => '0'
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => '0'
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => '0'
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => '0'
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => '0'
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => '0'
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => '0'
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => '0'
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => '0'
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => '0'
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => '0'
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => '0'
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => '0'
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => '0'
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => '0'
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => '0'
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => '0'
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => '0'
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => '0'
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => '0'
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => '0'
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => '0'
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => '0'
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => '0'
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => '0'
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => '0'
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => '0'
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => '0'
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => '0'
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => '0'
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => '0'
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => '0'
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => '0'
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => '0'
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => '0'
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => '0'
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => '0'
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => '0'
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => '0'
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => '0'
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => '0'
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => '0'
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => '0'
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => '0'
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => '0'
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => '0'
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => '0'
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => '0'
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => '0'
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => '0'
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => '0'
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => '0'
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => '0'
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => '0'
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => '0'
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => '0'
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => '0'
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => '0'
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => '0'
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => '0'
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => '0'
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => '0'
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => '0'
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => '0'
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => '0'
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => '0'
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => '0'
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => '0'
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => '0'
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => '0'
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => '0'
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => '0'
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => '0'
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => '0'
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => '0'
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => '0'
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => '0'
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => '0'
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => '0'
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => '0'
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => '0'
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => '0'
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => '0'
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => '0'
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => '0'
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => '0'
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => '0'
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => '0'
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => '0'
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => '0'
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => '0'
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => '0'
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => '0'
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => '0'
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => '0'
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => '0'
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => '0'
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => '0'
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => '0'
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => '0'
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => '0'
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => '0'
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => '0'
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => '0'
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => '0'
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => '0'
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => '0'
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => '0'
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => '0'
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => '0'
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => '0'
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => '0'
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => '0'
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => '0'
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => '0'
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => '0'
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => '0'
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => '0'
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => '0'
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => '0'
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => '0'
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => '0'
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => '0'
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => '0'
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => '0'
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => '0'
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => '0'
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => '0'
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => '0'
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => '0'
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => '0'
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => '0'
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => '0'
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => '0'
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => '0'
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => '0'
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => '0'
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => '0'
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => '0'
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => '0'
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => '0'
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => '0'
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => '0'
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => '0'
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => '0'
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => '0'
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => '0'
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => '0'
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => '0'
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => '0'
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized9\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized9\ : entity is "mipi_dphy_v4_1_3_rx_sync_cell";
end \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized9\;

architecture STRUCTURE of \design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized9\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  s_level_out_d3_reg_0 <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_clk_lane is
  port (
    \out\ : out STD_LOGIC;
    cl_status_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_rxclkactivehs_reg_0 : out STD_LOGIC;
    cl_mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    cl_errcontrol : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_1\ : out STD_LOGIC;
    \en_cl_init_to_blk.cl_init_done_coreclk_reg_2\ : out STD_LOGIC;
    rx_cl_lp_dn : in STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_forcerxmode_t0 : in STD_LOGIC;
    \en_init_to_reg.init_to_r_2_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    system_rst : in STD_LOGIC;
    dl_status_reg_bit_0_reg : in STD_LOGIC;
    dl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cl_rx_state_reg[3]_0\ : in STD_LOGIC;
    \cl_rx_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_clk_lane;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_clk_lane is
  signal cl_enable_sync : STD_LOGIC;
  signal cl_enable_sync_i_n_1 : STD_LOGIC;
  signal cl_enable_sync_i_n_2 : STD_LOGIC;
  signal cl_enable_sync_i_n_3 : STD_LOGIC;
  signal cl_enable_sync_i_n_5 : STD_LOGIC;
  signal cl_enable_sync_i_n_6 : STD_LOGIC;
  signal \^cl_errcontrol\ : STD_LOGIC;
  signal cl_init_done_coreclk0 : STD_LOGIC;
  signal cl_init_done_coreclk1 : STD_LOGIC;
  signal \^cl_mode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cl_rx_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal cl_rx_state0 : STD_LOGIC;
  signal \cl_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_16_n_0\ : STD_LOGIC;
  signal \cl_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[3]\ : STD_LOGIC;
  signal cl_rxclkactivehs1_out : STD_LOGIC;
  signal cl_rxclkactivehs_i_2_n_0 : STD_LOGIC;
  signal \^cl_rxclkactivehs_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cl_rxclkactivehs_reg_0 : signal is "true";
  signal \^cl_rxulpsclknot\ : STD_LOGIC;
  signal cl_status_reg_bit_1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_status_reg_bit_1 : signal is std.standard.true;
  signal \cl_status_reg_bit_1__0\ : STD_LOGIC;
  signal cl_status_reg_bit_1_i_2_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_1_i_3_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_2 : STD_LOGIC;
  attribute DONT_TOUCH of cl_status_reg_bit_2 : signal is std.standard.true;
  signal \cl_status_reg_bit_2__0\ : STD_LOGIC;
  signal cl_status_reg_bit_4 : STD_LOGIC;
  attribute DONT_TOUCH of cl_status_reg_bit_4 : signal is std.standard.true;
  signal \cl_status_reg_bit_4__0\ : STD_LOGIC;
  signal cl_status_reg_bit_5_i_2_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_5_i_3_n_0 : STD_LOGIC;
  signal \^cl_stopstate\ : STD_LOGIC;
  signal \^cl_ulpsactivenot\ : STD_LOGIC;
  signal cl_ulpsactivenot_i_1_n_0 : STD_LOGIC;
  signal cl_ulpsactivenot_i_2_n_0 : STD_LOGIC;
  signal cl_ulpsclknot_i_1_n_0 : STD_LOGIC;
  signal cl_ulpsclknot_i_2_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal dl_forcerxmode_ris_edge : STD_LOGIC;
  signal dl_forcerxmode_ris_edge0 : STD_LOGIC;
  signal dl_forcerxmode_sync_r : STD_LOGIC;
  signal dl_forcerxmode_t_reg_n_0 : STD_LOGIC;
  signal dl_lp_st_t : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_i_9_n_0\ : STD_LOGIC;
  signal \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_1\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_2\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_3\ : STD_LOGIC;
  signal \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1[2]_i_1_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1[6]_i_2_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1[7]_i_3_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1[7]_i_5_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \en_cl_init_to_blk.init_to_cnt_level1_tc\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level20\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \en_init_to_reg.init_to_r_3\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \en_init_to_reg.init_to_r_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[0]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[0]_i_3_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[10]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[11]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[1]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[2]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[2]_i_3_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[4]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[4]_i_3_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[5]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[6]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[6]_i_3_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[8]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_3[9]_i_1_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \en_init_to_reg.init_to_r_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal init_count : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal lp_00_r : STD_LOGIC;
  signal lp_00_r_i_2_n_0 : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_i_1_n_0 : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal lp_10_r_i_1_n_0 : STD_LOGIC;
  signal lp_11_r : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal \lp_11_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_11_r_nxt : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal lp_st_dup : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_1 : STD_LOGIC;
  signal lp_state_sync0_i_n_10 : STD_LOGIC;
  signal lp_state_sync0_i_n_11 : STD_LOGIC;
  signal lp_state_sync0_i_n_2 : STD_LOGIC;
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync0_i_n_5 : STD_LOGIC;
  signal lp_state_sync0_i_n_6 : STD_LOGIC;
  signal lp_state_sync1_i_n_1 : STD_LOGIC;
  signal lp_state_sync1_i_n_10 : STD_LOGIC;
  signal lp_state_sync1_i_n_11 : STD_LOGIC;
  signal lp_state_sync1_i_n_2 : STD_LOGIC;
  signal lp_state_sync1_i_n_4 : STD_LOGIC;
  signal lp_state_sync1_i_n_5 : STD_LOGIC;
  signal lp_state_sync1_i_n_6 : STD_LOGIC;
  signal lp_state_sync1_i_n_8 : STD_LOGIC;
  signal lp_state_sync1_i_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cl_rx_state[0]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cl_rx_state[3]_i_13\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cl_rx_state[3]_i_6\ : label is "soft_lutpair61";
  attribute KEEP : string;
  attribute KEEP of cl_rxclkactivehs_reg : label is "yes";
  attribute SOFT_HLUTNM of cl_status_reg_bit_1_i_2 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cl_status_reg_bit_1_i_3 : label is "soft_lutpair65";
  attribute DONT_TOUCH of cl_status_reg_bit_1_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_1_reg : label is "yes";
  attribute DONT_TOUCH of cl_status_reg_bit_2_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_2_reg : label is "yes";
  attribute DONT_TOUCH of cl_status_reg_bit_4_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_4_reg : label is "yes";
  attribute SOFT_HLUTNM of dl_forcerxmode_ris_edge_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of dl_status_reg_bit_6_i_4 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dl_status_reg_bit_6_i_4__0\ : label is "soft_lutpair66";
  attribute DONT_TOUCH of \en_cl_init_to_blk.cl_init_done_div4clk_reg\ : label is std.standard.true;
  attribute KEEP of \en_cl_init_to_blk.cl_init_done_div4clk_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[6]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1[7]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \en_init_to_reg.init_to_r_3[10]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \en_init_to_reg.init_to_r_3[11]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \en_init_to_reg.init_to_r_3[7]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \en_init_to_reg.init_to_r_3[9]_i_1\ : label is "soft_lutpair60";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[10]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \en_init_to_reg.init_to_r_reg[10]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[11]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[11]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[12]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[12]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[13]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[13]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[14]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[14]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[1]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[1]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[2]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[2]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[3]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[3]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[4]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[4]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[5]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[5]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[6]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[6]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[6]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[7]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[7]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[7]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[8]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[8]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[8]_srl2 ";
  attribute srl_bus_name of \en_init_to_reg.init_to_r_reg[9]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg ";
  attribute srl_name of \en_init_to_reg.init_to_r_reg[9]_srl2\ : label is "inst/\inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of lp_00_r_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of lp_01_r_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of lp_10_r_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \lp_11_r_i_1__1\ : label is "soft_lutpair69";
begin
  cl_errcontrol <= \^cl_errcontrol\;
  cl_mode(0) <= \^cl_mode\(0);
  cl_rxclkactivehs_reg_0 <= \^cl_rxclkactivehs_reg_0\;
  cl_rxulpsclknot <= \^cl_rxulpsclknot\;
  cl_status_reg(2) <= cl_status_reg_bit_4;
  cl_status_reg(1) <= cl_status_reg_bit_2;
  cl_status_reg(0) <= cl_status_reg_bit_1;
  cl_stopstate <= \^cl_stopstate\;
  cl_ulpsactivenot <= \^cl_ulpsactivenot\;
  \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ <= \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\;
cl_enable_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_19\
     port map (
      cl_enable => cl_enable,
      cl_rx_state(0) => cl_rx_state(1),
      \cl_rx_state_reg[0]\ => \cl_rx_state[0]_i_2_n_0\,
      \cl_rx_state_reg[0]_0\ => lp_state_sync1_i_n_6,
      \cl_rx_state_reg[1]\ => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      \cl_rx_state_reg[3]\ => cl_enable_sync_i_n_2,
      \cl_rx_state_reg[3]_0\ => cl_enable_sync_i_n_5,
      \cl_rx_state_reg[3]_1\ => \cl_rx_state[3]_i_6_n_0\,
      \cl_rx_state_reg[3]_2\ => \cl_rx_state_reg_n_0_[3]\,
      \cl_rx_state_reg[3]_3\ => lp_state_sync0_i_n_6,
      cl_rxclkactivehs1_out => cl_rxclkactivehs1_out,
      cl_rxclkactivehs_reg => cl_rxclkactivehs_i_2_n_0,
      cl_rxclkactivehs_reg_0 => lp_11_r_reg_n_0,
      cl_ulpsactivenot_reg(0) => \cl_rx_state_reg[0]_0\(0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl_forcerxmode_ris_edge => dl_forcerxmode_ris_edge,
      dl_forcerxmode_ris_edge_reg => cl_enable_sync_i_n_6,
      \out\ => cl_enable_sync,
      \s_level_out_bus_d3_reg[1]\ => cl_enable_sync_i_n_1,
      s_level_out_d2_reg_0 => cl_enable_sync_i_n_3,
      system_rst => system_rst
    );
\cl_rx_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F40FFF"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_11_r_reg_n_0,
      I2 => \cl_rx_state_reg_n_0_[1]\,
      I3 => \cl_rx_state_reg_n_0_[2]\,
      I4 => \cl_rx_state_reg_n_0_[0]\,
      O => \cl_rx_state[0]_i_2_n_0\
    );
\cl_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFACA"
    )
        port map (
      I0 => \cl_rx_state[3]_i_16_n_0\,
      I1 => \cl_rx_state_reg_n_0_[1]\,
      I2 => \cl_rx_state_reg_n_0_[2]\,
      I3 => \cl_rx_state_reg_n_0_[0]\,
      I4 => lp_11_r_reg_n_0,
      O => \cl_rx_state[3]_i_10_n_0\
    );
\cl_rx_state[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl_lp_st_t(1),
      I1 => dl_lp_st_t(0),
      I2 => dl_forcerxmode_t_reg_n_0,
      O => cl_rx_state0
    );
\cl_rx_state[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBB33308888"
    )
        port map (
      I0 => lp_10_r,
      I1 => \cl_rx_state_reg_n_0_[1]\,
      I2 => lp_00_r,
      I3 => lp_01_r,
      I4 => \cl_rx_state_reg_n_0_[0]\,
      I5 => lp_11_r_reg_n_0,
      O => \cl_rx_state[3]_i_16_n_0\
    );
\cl_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006626"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      I2 => lp_11_r_reg_n_0,
      I3 => lp_00_r,
      I4 => \cl_rx_state_reg_n_0_[2]\,
      O => \cl_rx_state[3]_i_6_n_0\
    );
\cl_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_5,
      D => cl_enable_sync_i_n_5,
      Q => \cl_rx_state_reg_n_0_[0]\,
      R => \cl_rx_state_reg[3]_0\
    );
\cl_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_5,
      D => cl_enable_sync_i_n_6,
      Q => \cl_rx_state_reg_n_0_[1]\,
      R => \cl_rx_state_reg[3]_0\
    );
\cl_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_5,
      D => lp_state_sync0_i_n_10,
      Q => \cl_rx_state_reg_n_0_[2]\,
      R => \cl_rx_state_reg[3]_0\
    );
\cl_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_5,
      D => cl_enable_sync_i_n_2,
      Q => \cl_rx_state_reg_n_0_[3]\,
      R => \cl_rx_state_reg[3]_0\
    );
cl_rxclkactivehs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => \cl_rx_state_reg_n_0_[3]\,
      I2 => \cl_rx_state_reg_n_0_[0]\,
      I3 => \cl_rx_state_reg_n_0_[2]\,
      I4 => \^cl_rxclkactivehs_reg_0\,
      O => cl_rxclkactivehs_i_2_n_0
    );
cl_rxclkactivehs_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => cl_rxclkactivehs1_out,
      Q => \^cl_rxclkactivehs_reg_0\
    );
cl_status_reg_bit_0_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_1,
      Q => \^cl_mode\(0),
      R => cl_enable_sync_i_n_1
    );
cl_status_reg_bit_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FA30F0F0FA30"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_11_r_reg_n_0,
      I2 => cl_status_reg_bit_1,
      I3 => cl_status_reg_bit_1_i_2_n_0,
      I4 => cl_status_reg_bit_1_i_3_n_0,
      I5 => lp_10_r,
      O => \cl_status_reg_bit_1__0\
    );
cl_status_reg_bit_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[2]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      I2 => \cl_rx_state_reg_n_0_[1]\,
      I3 => \cl_rx_state_reg_n_0_[3]\,
      O => cl_status_reg_bit_1_i_2_n_0
    );
cl_status_reg_bit_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[2]\,
      I1 => \cl_rx_state_reg_n_0_[3]\,
      I2 => \cl_rx_state_reg_n_0_[0]\,
      O => cl_status_reg_bit_1_i_3_n_0
    );
cl_status_reg_bit_1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \cl_status_reg_bit_1__0\,
      Q => cl_status_reg_bit_1,
      R => cl_enable_sync_i_n_1
    );
cl_status_reg_bit_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FA30F0F0FA30"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_11_r_reg_n_0,
      I2 => cl_status_reg_bit_2,
      I3 => cl_status_reg_bit_1_i_2_n_0,
      I4 => cl_status_reg_bit_1_i_3_n_0,
      I5 => lp_10_r,
      O => \cl_status_reg_bit_2__0\
    );
cl_status_reg_bit_2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \cl_status_reg_bit_2__0\,
      Q => cl_status_reg_bit_2,
      R => cl_enable_sync_i_n_1
    );
cl_status_reg_bit_4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \cl_status_reg_bit_4__0\,
      Q => cl_status_reg_bit_4,
      R => cl_enable_sync_i_n_1
    );
cl_status_reg_bit_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30B833BB30B80088"
    )
        port map (
      I0 => lp_01_r,
      I1 => \cl_rx_state_reg_n_0_[3]\,
      I2 => lp_10_r,
      I3 => \cl_rx_state_reg_n_0_[2]\,
      I4 => \cl_rx_state_reg_n_0_[1]\,
      I5 => lp_00_r,
      O => cl_status_reg_bit_5_i_2_n_0
    );
cl_status_reg_bit_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000108888"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[2]\,
      I1 => lp_11_r_reg_n_0,
      I2 => lp_01_r,
      I3 => lp_00_r,
      I4 => \cl_rx_state_reg_n_0_[0]\,
      I5 => \cl_rx_state_reg_n_0_[1]\,
      O => cl_status_reg_bit_5_i_3_n_0
    );
cl_status_reg_bit_5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_2,
      Q => \^cl_errcontrol\,
      R => cl_enable_sync_i_n_1
    );
cl_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_3,
      Q => \^cl_stopstate\,
      R => cl_enable_sync_i_n_1
    );
cl_ulpsactivenot_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => lp_10_r,
      I2 => cl_ulpsactivenot_i_2_n_0,
      I3 => \^cl_ulpsactivenot\,
      O => cl_ulpsactivenot_i_1_n_0
    );
cl_ulpsactivenot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044400000004000"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[2]\,
      I1 => \cl_rx_state_reg_n_0_[3]\,
      I2 => lp_10_r,
      I3 => \cl_rx_state_reg_n_0_[1]\,
      I4 => \cl_rx_state_reg_n_0_[0]\,
      I5 => lp_00_r,
      O => cl_ulpsactivenot_i_2_n_0
    );
cl_ulpsactivenot_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_ulpsactivenot_i_1_n_0,
      Q => \^cl_ulpsactivenot\,
      S => cl_enable_sync_i_n_1
    );
cl_ulpsclknot_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \cl_rx_state_reg_n_0_[1]\,
      I2 => cl_ulpsclknot_i_2_n_0,
      I3 => \^cl_rxulpsclknot\,
      O => cl_ulpsclknot_i_1_n_0
    );
cl_ulpsclknot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[3]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      I2 => \cl_rx_state_reg_n_0_[2]\,
      I3 => lp_00_r,
      I4 => \cl_rx_state_reg_n_0_[1]\,
      I5 => lp_11_r_reg_n_0,
      O => cl_ulpsclknot_i_2_n_0
    );
cl_ulpsclknot_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_ulpsclknot_i_1_n_0,
      Q => \^cl_rxulpsclknot\,
      S => cl_enable_sync_i_n_1
    );
dl_forcerxmode_ris_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_forcerxmode_t_reg_n_0,
      I1 => dl_forcerxmode_sync_r,
      O => dl_forcerxmode_ris_edge0
    );
dl_forcerxmode_ris_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_ris_edge0,
      Q => dl_forcerxmode_ris_edge,
      R => '0'
    );
dl_forcerxmode_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_t_reg_n_0,
      Q => dl_forcerxmode_sync_r,
      R => '0'
    );
dl_forcerxmode_t_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_t0,
      Q => dl_forcerxmode_t_reg_n_0,
      R => '0'
    );
\dl_lp_st_t_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(0),
      Q => dl_lp_st_t(0),
      R => '0'
    );
\dl_lp_st_t_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(1),
      Q => dl_lp_st_t(1),
      R => '0'
    );
dl_status_reg_bit_6_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      I1 => system_rst,
      I2 => dl_status_reg_bit_0_reg,
      O => \en_cl_init_to_blk.cl_init_done_coreclk_reg_1\
    );
\dl_status_reg_bit_6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      I1 => system_rst,
      I2 => dl_status_reg_bit_0_reg_0,
      O => \en_cl_init_to_blk.cl_init_done_coreclk_reg_2\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_count(12),
      I1 => init_count(13),
      O => \en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => init_count(9),
      I1 => \en_init_to_reg.init_to_r_3\(9),
      I2 => \en_init_to_reg.init_to_r_3\(11),
      I3 => init_count(11),
      I4 => \en_init_to_reg.init_to_r_3\(10),
      I5 => init_count(10),
      O => \en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => init_count(6),
      I1 => \en_init_to_reg.init_to_r_3\(6),
      I2 => \en_init_to_reg.init_to_r_3\(8),
      I3 => init_count(8),
      I4 => \en_init_to_reg.init_to_r_3\(7),
      I5 => init_count(7),
      O => \en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => init_count(3),
      I1 => \en_init_to_reg.init_to_r_3\(3),
      I2 => \en_init_to_reg.init_to_r_3\(5),
      I3 => init_count(5),
      I4 => \en_init_to_reg.init_to_r_3\(4),
      I5 => init_count(4),
      O => \en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => init_count(0),
      I1 => \en_init_to_reg.init_to_r_3\(0),
      I2 => \en_init_to_reg.init_to_r_3\(2),
      I3 => init_count(2),
      I4 => \en_init_to_reg.init_to_r_3\(1),
      I5 => init_count(1),
      O => \en_cl_init_to_blk.cl_init_done_coreclk_i_9_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_4,
      Q => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      R => '0'
    );
\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_0\,
      CO(3 downto 1) => \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => cl_init_done_coreclk1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \en_cl_init_to_blk.cl_init_done_coreclk_i_5_n_0\
    );
\en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_0\,
      CO(2) => \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_1\,
      CO(1) => \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_2\,
      CO(0) => \en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en_cl_init_to_blk.cl_init_done_coreclk_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \en_cl_init_to_blk.cl_init_done_coreclk_i_6_n_0\,
      S(2) => \en_cl_init_to_blk.cl_init_done_coreclk_i_7_n_0\,
      S(1) => \en_cl_init_to_blk.cl_init_done_coreclk_i_8_n_0\,
      S(0) => \en_cl_init_to_blk.cl_init_done_coreclk_i_9_n_0\
    );
\en_cl_init_to_blk.cl_init_done_div4clk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAB"
    )
        port map (
      I0 => dl_forcerxmode_ris_edge,
      I1 => \cl_rx_state_reg_n_0_[1]\,
      I2 => \cl_rx_state_reg_n_0_[3]\,
      I3 => \cl_rx_state_reg_n_0_[2]\,
      I4 => \cl_rx_state_reg_n_0_[0]\,
      O => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.cl_init_done_div4clk_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => cl_init_done_coreclk0,
      D => '1',
      Q => \out\,
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(0),
      Q => init_count(0),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(10),
      Q => init_count(10),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(11),
      Q => init_count(11),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(12),
      Q => init_count(12),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(13),
      Q => init_count(13),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(1),
      Q => init_count(1),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(2),
      Q => init_count(2),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(3),
      Q => init_count(3),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(4),
      Q => init_count(4),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(5),
      Q => init_count(5),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(6),
      Q => init_count(6),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(7),
      Q => init_count(7),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(8),
      Q => init_count(8),
      R => '0'
    );
\en_cl_init_to_blk.init_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg\(9),
      Q => init_count(9),
      R => '0'
    );
\en_cl_init_to_blk.init_to_cnt_level1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      O => p_0_in(0)
    );
\en_cl_init_to_blk.init_to_cnt_level1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      O => p_0_in(1)
    );
\en_cl_init_to_blk.init_to_cnt_level1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      O => \en_cl_init_to_blk.init_to_cnt_level1[2]_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      O => p_0_in(3)
    );
\en_cl_init_to_blk.init_to_cnt_level1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      O => p_0_in(4)
    );
\en_cl_init_to_blk.init_to_cnt_level1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      I5 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(5),
      O => p_0_in(5)
    );
\en_cl_init_to_blk.init_to_cnt_level1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1[6]_i_2_n_0\,
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(5),
      I5 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(6),
      O => p_0_in(6)
    );
\en_cl_init_to_blk.init_to_cnt_level1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      O => \en_cl_init_to_blk.init_to_cnt_level1[6]_i_2_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_5_n_0\,
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(6),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(7),
      O => p_0_in(7)
    );
\en_cl_init_to_blk.init_to_cnt_level1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[3]\,
      I1 => \cl_rx_state_reg_n_0_[2]\,
      O => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_3_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(5),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I5 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      O => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_5_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level1[2]_i_1_n_0\,
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(5),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(6),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(7),
      Q => \en_cl_init_to_blk.init_to_cnt_level1_reg\(7),
      R => clear
    );
\en_cl_init_to_blk.init_to_cnt_level1_tc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(2),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(3),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(0),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(1),
      I4 => \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0\,
      O => \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1_tc_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(5),
      I1 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(4),
      I2 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(7),
      I3 => \en_cl_init_to_blk.init_to_cnt_level1_reg\(6),
      O => \en_cl_init_to_blk.init_to_cnt_level1_tc_i_2_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level1_tc_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_cl_init_to_blk.init_to_cnt_level1_tc_i_1_n_0\,
      Q => \en_cl_init_to_blk.init_to_cnt_level1_tc\,
      R => '0'
    );
\en_cl_init_to_blk.init_to_cnt_level2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en_cl_init_to_blk.init_to_cnt_level2_reg\(0),
      O => \en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(0),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0\,
      CO(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_1\,
      CO(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_2\,
      CO(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4\,
      O(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5\,
      O(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6\,
      O(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_7\,
      S(3 downto 1) => \en_cl_init_to_blk.init_to_cnt_level2_reg\(3 downto 1),
      S(0) => \en_cl_init_to_blk.init_to_cnt_level2[0]_i_3_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(10),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(11),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(12),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6\,
      O(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \en_cl_init_to_blk.init_to_cnt_level2_reg\(13 downto 12)
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[12]_i_1_n_6\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(13),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_6\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(1),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_5\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(2),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_4\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(3),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(4),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \en_cl_init_to_blk.init_to_cnt_level2_reg[0]_i_2_n_0\,
      CO(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0\,
      CO(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_1\,
      CO(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_2\,
      CO(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4\,
      O(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5\,
      O(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6\,
      O(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_7\,
      S(3 downto 0) => \en_cl_init_to_blk.init_to_cnt_level2_reg\(7 downto 4)
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_6\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(5),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_5\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(6),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_4\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(7),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(8),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \en_cl_init_to_blk.init_to_cnt_level2_reg[4]_i_1_n_0\,
      CO(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_0\,
      CO(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_1\,
      CO(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_2\,
      CO(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_4\,
      O(2) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_5\,
      O(1) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6\,
      O(0) => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_7\,
      S(3 downto 0) => \en_cl_init_to_blk.init_to_cnt_level2_reg\(11 downto 8)
    );
\en_cl_init_to_blk.init_to_cnt_level2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \en_cl_init_to_blk.init_to_cnt_level20\,
      D => \en_cl_init_to_blk.init_to_cnt_level2_reg[8]_i_1_n_6\,
      Q => \en_cl_init_to_blk.init_to_cnt_level2_reg\(9),
      R => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\
    );
\en_init_to_reg.init_to_r_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[1]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(0),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[11]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(10),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[12]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(11),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[13]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(12),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[14]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(13),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[2]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(1),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[3]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(2),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[4]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(3),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[5]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(4),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[6]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(5),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[7]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(6),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[8]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(7),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[9]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(8),
      R => '0'
    );
\en_init_to_reg.init_to_r_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_reg[10]_srl2_n_0\,
      Q => \en_init_to_reg.init_to_r_2\(9),
      R => '0'
    );
\en_init_to_reg.init_to_r_3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF32F0B30C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(0),
      I1 => \en_init_to_reg.init_to_r_3[0]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(2),
      I3 => \en_init_to_reg.init_to_r_3[2]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(1),
      I5 => \en_init_to_reg.init_to_r_3[0]_i_3_n_0\,
      O => \en_init_to_reg.init_to_r_3[0]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A565AA595A995"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(2),
      I1 => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      I2 => \en_init_to_reg.init_to_r_3[2]_i_3_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[2]_i_2_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(4),
      I5 => \en_init_to_reg.init_to_r_2\(3),
      O => \en_init_to_reg.init_to_r_3[0]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99DC63333339C466"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(3),
      I1 => \en_init_to_reg.init_to_r_2\(4),
      I2 => \en_init_to_reg.init_to_r_3[2]_i_2_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[2]_i_3_n_0\,
      I4 => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      I5 => \en_init_to_reg.init_to_r_2\(2),
      O => \en_init_to_reg.init_to_r_3[0]_i_3_n_0\
    );
\en_init_to_reg.init_to_r_3[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E30"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(10),
      I1 => \en_init_to_reg.init_to_r_2\(11),
      I2 => \en_init_to_reg.init_to_r_2\(13),
      I3 => \en_init_to_reg.init_to_r_2\(12),
      O => \en_init_to_reg.init_to_r_3[10]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(11),
      I1 => \en_init_to_reg.init_to_r_2\(12),
      I2 => \en_init_to_reg.init_to_r_2\(13),
      O => \en_init_to_reg.init_to_r_3[11]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF33F0330C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(1),
      I1 => \en_init_to_reg.init_to_r_3[1]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(3),
      I3 => \en_init_to_reg.init_to_r_3[3]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(2),
      I5 => \en_init_to_reg.init_to_r_3[2]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[1]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(4),
      I1 => \en_init_to_reg.init_to_r_2\(3),
      I2 => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[1]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF32F0B30C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(2),
      I1 => \en_init_to_reg.init_to_r_3[2]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(4),
      I3 => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(3),
      I5 => \en_init_to_reg.init_to_r_3[2]_i_3_n_0\,
      O => \en_init_to_reg.init_to_r_3[2]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A565AA595A995"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(4),
      I1 => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      I2 => \en_init_to_reg.init_to_r_3[4]_i_3_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[4]_i_2_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(6),
      I5 => \en_init_to_reg.init_to_r_2\(5),
      O => \en_init_to_reg.init_to_r_3[2]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99DC63333339C466"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(5),
      I1 => \en_init_to_reg.init_to_r_2\(6),
      I2 => \en_init_to_reg.init_to_r_3[4]_i_2_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[4]_i_3_n_0\,
      I4 => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      I5 => \en_init_to_reg.init_to_r_2\(4),
      O => \en_init_to_reg.init_to_r_3[2]_i_3_n_0\
    );
\en_init_to_reg.init_to_r_3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF33F0330C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(3),
      I1 => \en_init_to_reg.init_to_r_3[3]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(5),
      I3 => \en_init_to_reg.init_to_r_3[5]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(4),
      I5 => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[3]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(6),
      I1 => \en_init_to_reg.init_to_r_2\(5),
      I2 => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[3]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF32F0B30C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(4),
      I1 => \en_init_to_reg.init_to_r_3[4]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(6),
      I3 => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(5),
      I5 => \en_init_to_reg.init_to_r_3[4]_i_3_n_0\,
      O => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566A565AA595A995"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(6),
      I1 => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      I2 => \en_init_to_reg.init_to_r_3[6]_i_3_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[6]_i_2_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(8),
      I5 => \en_init_to_reg.init_to_r_2\(7),
      O => \en_init_to_reg.init_to_r_3[4]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99DC63333339C466"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(7),
      I1 => \en_init_to_reg.init_to_r_2\(8),
      I2 => \en_init_to_reg.init_to_r_3[6]_i_2_n_0\,
      I3 => \en_init_to_reg.init_to_r_3[6]_i_3_n_0\,
      I4 => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      I5 => \en_init_to_reg.init_to_r_2\(6),
      O => \en_init_to_reg.init_to_r_3[4]_i_3_n_0\
    );
\en_init_to_reg.init_to_r_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF33F0330C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(5),
      I1 => \en_init_to_reg.init_to_r_3[5]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(7),
      I3 => \en_init_to_reg.init_to_r_3[7]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(6),
      I5 => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[5]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(8),
      I1 => \en_init_to_reg.init_to_r_2\(7),
      I2 => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[5]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF32F0B30C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(6),
      I1 => \en_init_to_reg.init_to_r_3[6]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(8),
      I3 => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(7),
      I5 => \en_init_to_reg.init_to_r_3[6]_i_3_n_0\,
      O => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A5595A655996A5"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(8),
      I1 => \en_init_to_reg.init_to_r_2\(10),
      I2 => \en_init_to_reg.init_to_r_2\(13),
      I3 => \en_init_to_reg.init_to_r_2\(12),
      I4 => \en_init_to_reg.init_to_r_2\(11),
      I5 => \en_init_to_reg.init_to_r_2\(9),
      O => \en_init_to_reg.init_to_r_3[6]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2F4BD2FB42D0B42"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(9),
      I1 => \en_init_to_reg.init_to_r_2\(11),
      I2 => \en_init_to_reg.init_to_r_2\(12),
      I3 => \en_init_to_reg.init_to_r_2\(13),
      I4 => \en_init_to_reg.init_to_r_2\(10),
      I5 => \en_init_to_reg.init_to_r_2\(8),
      O => \en_init_to_reg.init_to_r_3[6]_i_3_n_0\
    );
\en_init_to_reg.init_to_r_3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BBCF33F0330C223"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(7),
      I1 => \en_init_to_reg.init_to_r_3[7]_i_2_n_0\,
      I2 => \en_init_to_reg.init_to_r_2\(9),
      I3 => \en_init_to_reg.init_to_r_3[9]_i_1_n_0\,
      I4 => \en_init_to_reg.init_to_r_2\(8),
      I5 => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      O => \en_init_to_reg.init_to_r_3[7]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66965965"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(9),
      I1 => \en_init_to_reg.init_to_r_2\(12),
      I2 => \en_init_to_reg.init_to_r_2\(13),
      I3 => \en_init_to_reg.init_to_r_2\(11),
      I4 => \en_init_to_reg.init_to_r_2\(10),
      O => \en_init_to_reg.init_to_r_3[7]_i_2_n_0\
    );
\en_init_to_reg.init_to_r_3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3833CE8C33E38C38"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(8),
      I1 => \en_init_to_reg.init_to_r_2\(10),
      I2 => \en_init_to_reg.init_to_r_2\(11),
      I3 => \en_init_to_reg.init_to_r_2\(13),
      I4 => \en_init_to_reg.init_to_r_2\(12),
      I5 => \en_init_to_reg.init_to_r_2\(9),
      O => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"338CE338"
    )
        port map (
      I0 => \en_init_to_reg.init_to_r_2\(9),
      I1 => \en_init_to_reg.init_to_r_2\(11),
      I2 => \en_init_to_reg.init_to_r_2\(12),
      I3 => \en_init_to_reg.init_to_r_2\(13),
      I4 => \en_init_to_reg.init_to_r_2\(10),
      O => \en_init_to_reg.init_to_r_3[9]_i_1_n_0\
    );
\en_init_to_reg.init_to_r_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[0]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(0),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[10]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(10),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[11]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(11),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[1]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(1),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[2]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(2),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[3]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(3),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[4]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(4),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[5]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(5),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[6]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(6),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[7]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(7),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[8]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(8),
      R => '0'
    );
\en_init_to_reg.init_to_r_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \en_init_to_reg.init_to_r_3[9]_i_1_n_0\,
      Q => \en_init_to_reg.init_to_r_3\(9),
      R => '0'
    );
\en_init_to_reg.init_to_r_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(9),
      Q => \en_init_to_reg.init_to_r_reg[10]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(10),
      Q => \en_init_to_reg.init_to_r_reg[11]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(11),
      Q => \en_init_to_reg.init_to_r_reg[12]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(12),
      Q => \en_init_to_reg.init_to_r_reg[13]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(13),
      Q => \en_init_to_reg.init_to_r_reg[14]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(0),
      Q => \en_init_to_reg.init_to_r_reg[1]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(1),
      Q => \en_init_to_reg.init_to_r_reg[2]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(2),
      Q => \en_init_to_reg.init_to_r_reg[3]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(3),
      Q => \en_init_to_reg.init_to_r_reg[4]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(4),
      Q => \en_init_to_reg.init_to_r_reg[5]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(5),
      Q => \en_init_to_reg.init_to_r_reg[6]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(6),
      Q => \en_init_to_reg.init_to_r_reg[7]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(7),
      Q => \en_init_to_reg.init_to_r_reg[8]_srl2_n_0\
    );
\en_init_to_reg.init_to_r_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => core_clk,
      D => \en_init_to_reg.init_to_r_2_reg[13]_0\(8),
      Q => \en_init_to_reg.init_to_r_reg[9]_srl2_n_0\
    );
lp_00_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => lp_st_cnt(2),
      I1 => lp_st_cnt(1),
      I2 => lp_st_cnt(0),
      I3 => lp_st_cnt(3),
      I4 => lp_st_cnt(4),
      O => lp_11_r
    );
lp_00_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => lp_00_r_i_2_n_0
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_00_r_i_2_n_0,
      Q => lp_00_r,
      R => lp_11_r
    );
lp_01_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => lp_01_r_i_1_n_0
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_01_r_i_1_n_0,
      Q => lp_01_r,
      R => lp_11_r
    );
lp_10_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => lp_10_r_i_1_n_0
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_10_r_i_1_n_0,
      Q => lp_10_r,
      R => lp_11_r
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt,
      Q => lp_11_r_dly,
      R => '0'
    );
\lp_11_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_11_r_i_1__1_n_0\
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_reg_n_0,
      Q => lp_11_r_nxt,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_11_r_i_1__1_n_0\,
      Q => lp_11_r_reg_n_0,
      R => lp_11_r
    );
\lp_st_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => lp_st_cnt(1),
      I1 => lp_st_cnt(4),
      I2 => lp_st_cnt(0),
      I3 => lp_st_cnt(3),
      I4 => lp_st_cnt(2),
      O => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_11_r_reg_n_0,
      I2 => lp_00_r,
      I3 => lp_01_r,
      O => \lp_st_cnt[4]_i_4_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_1,
      Q => lp_st_cnt(0),
      R => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_8,
      Q => lp_st_cnt(1),
      R => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_9,
      Q => lp_st_cnt(2),
      R => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_10,
      Q => lp_st_cnt(3),
      R => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_11,
      Q => lp_st_cnt(4),
      R => \lp_st_cnt[4]_i_1__1_n_0\
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => lp_st_dup(0),
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => lp_st_dup(1),
      R => '0'
    );
lp_state_sync0_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_20\
     port map (
      CO(0) => cl_init_done_coreclk1,
      Q(1 downto 0) => dl_lp_st_t(1 downto 0),
      SR(0) => clear,
      cl_errcontrol => \^cl_errcontrol\,
      cl_init_done_coreclk0 => cl_init_done_coreclk0,
      cl_mode(0) => \^cl_mode\(0),
      cl_rx_state0 => cl_rx_state0,
      \cl_rx_state[2]_i_2_0\ => lp_state_sync1_i_n_5,
      \cl_rx_state_reg[0]\ => lp_state_sync0_i_n_1,
      \cl_rx_state_reg[0]_0\(0) => \cl_rx_state_reg[0]_0\(0),
      \cl_rx_state_reg[0]_1\ => cl_enable_sync_i_n_3,
      \cl_rx_state_reg[0]_2\ => \cl_rx_state[3]_i_10_n_0\,
      \cl_rx_state_reg[2]\ => lp_state_sync0_i_n_6,
      \cl_rx_state_reg[2]_0\ => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      \cl_rx_state_reg[2]_1\ => cl_enable_sync,
      \cl_rx_state_reg[3]\ => lp_state_sync0_i_n_2,
      \cl_rx_state_reg[3]_0\ => lp_state_sync0_i_n_3,
      \cl_rx_state_reg[3]_1\ => lp_state_sync1_i_n_4,
      cl_status_reg_bit_0_reg => \cl_rx_state_reg_n_0_[0]\,
      cl_status_reg_bit_0_reg_0 => \cl_rx_state_reg_n_0_[3]\,
      cl_status_reg_bit_0_reg_1 => \cl_rx_state_reg_n_0_[2]\,
      cl_status_reg_bit_5_reg => cl_status_reg_bit_5_i_2_n_0,
      cl_status_reg_bit_5_reg_0 => cl_status_reg_bit_5_i_3_n_0,
      cl_stopstate => \^cl_stopstate\,
      cl_stopstate_reg => lp_11_r_reg_n_0,
      cl_stopstate_reg_0 => lp_state_sync(1),
      cl_stopstate_reg_1 => lp_state_sync1_i_n_2,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_forcerxmode_ris_edge => dl_forcerxmode_ris_edge,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg\ => lp_state_sync0_i_n_4,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ => \en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0\,
      \en_cl_init_to_blk.init_to_cnt_level1_reg[0]\ => \cl_rx_state_reg_n_0_[1]\,
      \en_cl_init_to_blk.init_to_cnt_level1_reg[0]_0\ => \en_cl_init_to_blk.init_to_cnt_level1[7]_i_3_n_0\,
      \en_cl_init_to_blk.init_to_cnt_level1_tc\ => \en_cl_init_to_blk.init_to_cnt_level1_tc\,
      \en_cl_init_to_blk.init_to_cnt_level20\ => \en_cl_init_to_blk.init_to_cnt_level20\,
      lp_00_r => lp_00_r,
      lp_10_r => lp_10_r,
      lp_11_r_dly => lp_11_r_dly,
      lp_11_r_reg => lp_state_sync0_i_n_11,
      \out\ => lp_state_sync(0),
      rx_cl_lp_dn => rx_cl_lp_dn,
      \s_level_out_bus_d3_reg[1]\ => lp_state_sync0_i_n_5,
      s_level_out_d2_reg_0 => lp_state_sync0_i_n_10,
      system_rst => system_rst
    );
lp_state_sync1_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_21\
     port map (
      Q(1 downto 0) => lp_st_dup(1 downto 0),
      cl_rx_state(0) => cl_rx_state(1),
      \cl_rx_state[1]_i_2_0\ => \^en_cl_init_to_blk.cl_init_done_coreclk_reg_0\,
      \cl_rx_state_reg[0]\ => lp_state_sync1_i_n_2,
      \cl_rx_state_reg[0]_0\ => lp_state_sync0_i_n_11,
      \cl_rx_state_reg[2]\ => lp_state_sync1_i_n_6,
      \cl_status_reg_bit_4__0\ => \cl_status_reg_bit_4__0\,
      cl_status_reg_bit_4_reg => \cl_rx_state_reg_n_0_[3]\,
      cl_status_reg_bit_4_reg_0 => \cl_rx_state_reg_n_0_[0]\,
      cl_status_reg_bit_4_reg_1 => \cl_rx_state_reg_n_0_[2]\,
      cl_status_reg_bit_4_reg_2 => lp_11_r_reg_n_0,
      cl_status_reg_bit_4_reg_3 => cl_status_reg_bit_4,
      cl_status_reg_bit_4_reg_4 => \cl_rx_state_reg_n_0_[1]\,
      core_clk => core_clk,
      lp_00_r => lp_00_r,
      lp_10_r => lp_10_r,
      lp_11_r_dly => lp_11_r_dly,
      lp_11_r_reg => lp_state_sync1_i_n_4,
      lp_11_r_reg_0 => lp_state_sync1_i_n_5,
      lp_st_cnt(4 downto 0) => lp_st_cnt(4 downto 0),
      \lp_st_cnt_reg[0]\ => lp_state_sync1_i_n_1,
      \lp_st_cnt_reg[1]\ => lp_state_sync1_i_n_8,
      \lp_st_cnt_reg[2]\ => lp_state_sync1_i_n_9,
      \lp_st_cnt_reg[3]\ => lp_state_sync1_i_n_10,
      \lp_st_cnt_reg[4]\ => lp_state_sync1_i_n_11,
      \lp_st_cnt_reg[4]_0\ => lp_state_sync(0),
      \lp_st_cnt_reg[4]_1\ => \lp_st_cnt[4]_i_4_n_0\,
      \out\ => lp_state_sync(1),
      rx_cl_lp_dp => rx_cl_lp_dp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d2_reg : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl_en_hs_lpn_i : out STD_LOGIC;
    dl_rxulpsesc_reg_0 : out STD_LOGIC;
    dl_rxlpdtesc_reg_0 : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg\ : out STD_LOGIC;
    dl_en_hs_lpn_reg_0 : out STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    \lpdt_data_r_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    dl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\ : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    dl_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\ : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm is
  signal \FSM_sequential_dl_rx_state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_19__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal SETTLE_TIMEOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of SETTLE_TIMEOUT : signal is std.standard.true;
  signal bit_cnt : STD_LOGIC;
  signal \bit_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal byte_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \byte_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^dl1_errcontrol\ : STD_LOGIC;
  signal \^dl1_erresc\ : STD_LOGIC;
  signal \^dl1_ulpsactivenot\ : STD_LOGIC;
  signal dl_en_hs_lpn1_out : STD_LOGIC;
  signal \^dl_en_hs_lpn_i\ : STD_LOGIC;
  signal \dl_en_hs_lpn_i_4__0_n_0\ : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_enable_sync_i_n_17 : STD_LOGIC;
  signal dl_enable_sync_i_n_19 : STD_LOGIC;
  signal dl_enable_sync_i_n_2 : STD_LOGIC;
  signal dl_enable_sync_i_n_20 : STD_LOGIC;
  signal dl_enable_sync_i_n_21 : STD_LOGIC;
  signal dl_enable_sync_i_n_22 : STD_LOGIC;
  signal dl_enable_sync_i_n_23 : STD_LOGIC;
  signal dl_enable_sync_i_n_24 : STD_LOGIC;
  signal dl_enable_sync_i_n_25 : STD_LOGIC;
  signal dl_enable_sync_i_n_26 : STD_LOGIC;
  signal dl_enable_sync_i_n_27 : STD_LOGIC;
  signal dl_enable_sync_i_n_28 : STD_LOGIC;
  signal dl_enable_sync_i_n_29 : STD_LOGIC;
  signal dl_enable_sync_i_n_3 : STD_LOGIC;
  signal dl_enable_sync_i_n_30 : STD_LOGIC;
  signal dl_enable_sync_i_n_31 : STD_LOGIC;
  signal dl_enable_sync_i_n_32 : STD_LOGIC;
  signal dl_enable_sync_i_n_33 : STD_LOGIC;
  signal dl_enable_sync_i_n_34 : STD_LOGIC;
  signal dl_enable_sync_i_n_35 : STD_LOGIC;
  signal dl_enable_sync_i_n_36 : STD_LOGIC;
  signal dl_enable_sync_i_n_37 : STD_LOGIC;
  signal dl_enable_sync_i_n_38 : STD_LOGIC;
  signal dl_enable_sync_i_n_39 : STD_LOGIC;
  signal dl_enable_sync_i_n_4 : STD_LOGIC;
  signal dl_enable_sync_i_n_40 : STD_LOGIC;
  signal dl_enable_sync_i_n_41 : STD_LOGIC;
  signal dl_enable_sync_i_n_42 : STD_LOGIC;
  signal dl_enable_sync_i_n_43 : STD_LOGIC;
  signal dl_enable_sync_i_n_44 : STD_LOGIC;
  signal dl_enable_sync_i_n_45 : STD_LOGIC;
  signal dl_enable_sync_i_n_46 : STD_LOGIC;
  signal dl_enable_sync_i_n_47 : STD_LOGIC;
  signal dl_enable_sync_i_n_48 : STD_LOGIC;
  signal dl_enable_sync_i_n_49 : STD_LOGIC;
  signal dl_enable_sync_i_n_5 : STD_LOGIC;
  signal dl_enable_sync_i_n_50 : STD_LOGIC;
  signal dl_enable_sync_i_n_51 : STD_LOGIC;
  signal dl_enable_sync_i_n_6 : STD_LOGIC;
  signal dl_enable_sync_i_n_7 : STD_LOGIC;
  signal \dl_errcontrol_i_10__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_12__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_13__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_14__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_16__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_17__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_18__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_6__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_8__0_n_0\ : STD_LOGIC;
  signal \dl_errcontrol_i_9__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_6__0_n_0\ : STD_LOGIC;
  signal \dl_erresc_i_7__0_n_0\ : STD_LOGIC;
  signal dl_forcerxmode_ris_edge : STD_LOGIC;
  signal dl_forcerxmode_ris_edge0 : STD_LOGIC;
  signal dl_forcerxmode_sync_r : STD_LOGIC;
  signal \dl_rx_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dl_rxlpdtesc_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_rxlpdtesc_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_rxlpdtesc_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_rxlpdtesc_i_5__0_n_0\ : STD_LOGIC;
  signal \^dl_rxlpdtesc_reg_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \dl_rxulpsesc_i_1__0_n_0\ : STD_LOGIC;
  signal \^dl_rxulpsesc_reg_0\ : STD_LOGIC;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dl_status_reg_bit_0_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_10__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_11__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_1_i_6__0_n_0\ : STD_LOGIC;
  signal dl_status_reg_bit_2 : STD_LOGIC;
  attribute DONT_TOUCH of dl_status_reg_bit_2 : signal is std.standard.true;
  signal \dl_status_reg_bit_2_i_1__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_4_i_2__0_n_0\ : STD_LOGIC;
  signal dl_status_reg_bit_6 : STD_LOGIC;
  attribute DONT_TOUCH of dl_status_reg_bit_6 : signal is std.standard.true;
  signal dl_status_reg_bit_626_out : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_11__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_12__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_13__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_6__0_n_0\ : STD_LOGIC;
  signal \dl_status_reg_bit_6_i_7__0_n_0\ : STD_LOGIC;
  signal dl_stopstate : STD_LOGIC;
  signal \dl_stopstate_i_10__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_11__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_12__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_14__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_15__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_7__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_8__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_9__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_7__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_8__0_n_0\ : STD_LOGIC;
  signal \errsyncesc_r_i_2__0_n_0\ : STD_LOGIC;
  signal \errsyncesc_r_i_3__0_n_0\ : STD_LOGIC;
  signal \errsyncesc_r_i_4__0_n_0\ : STD_LOGIC;
  signal errsyncesc_r_reg_n_0 : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0\ : STD_LOGIC;
  signal lp_00_r : STD_LOGIC;
  signal \lp_00_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal \lp_01_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal \lp_10_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_11_r : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal \lp_11_r_i_2__0_n_0\ : STD_LOGIC;
  signal lp_11_r_nxt : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal \lp_clk_i_3__0_n_0\ : STD_LOGIC;
  signal \lp_clk_i_7__0_n_0\ : STD_LOGIC;
  signal \lp_clk_i_9__0_n_0\ : STD_LOGIC;
  signal lp_clk_reg_n_0 : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal lp_st_dup : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_1 : STD_LOGIC;
  signal lp_state_sync0_i_n_2 : STD_LOGIC;
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync0_i_n_5 : STD_LOGIC;
  signal lp_state_sync0_i_n_6 : STD_LOGIC;
  signal lp_state_sync0_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_1 : STD_LOGIC;
  signal lp_state_sync1_i_n_10 : STD_LOGIC;
  signal lp_state_sync1_i_n_2 : STD_LOGIC;
  signal lp_state_sync1_i_n_3 : STD_LOGIC;
  signal lp_state_sync1_i_n_4 : STD_LOGIC;
  signal lp_state_sync1_i_n_5 : STD_LOGIC;
  signal lp_state_sync1_i_n_6 : STD_LOGIC;
  signal lp_state_sync1_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_9 : STD_LOGIC;
  signal \lpdt_data_r[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in66_in : STD_LOGIC;
  signal rxwaitesc_r : STD_LOGIC;
  signal \rxwaitesc_r_i_1__0_n_0\ : STD_LOGIC;
  signal \rxwaitesc_r_i_2__0_n_0\ : STD_LOGIC;
  signal \rxwaitesc_r_i_3__0_n_0\ : STD_LOGIC;
  signal rxwaitesc_r_reg_n_0 : STD_LOGIC;
  signal \^s_level_out_d2_reg\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \settle_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_4__0_n_0\ : STD_LOGIC;
  signal settle_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \time_out_settle0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_1\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_2\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_3\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_1\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_2\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_3\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_settle0_carry_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_1 : STD_LOGIC;
  signal time_out_settle0_carry_n_2 : STD_LOGIC;
  signal time_out_settle0_carry_n_3 : STD_LOGIC;
  signal \time_out_settle_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_settle_reg_n_0 : STD_LOGIC;
  signal NLW_time_out_settle0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_settle0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_settle0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_settle0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_7__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_8__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_9__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_13__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_16__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_17__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_18__0\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[0]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[1]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[2]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[3]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[4]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute SOFT_HLUTNM of \bit_cnt[2]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \byte_cnt[0]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \byte_cnt[1]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dl_en_hs_lpn_i_4__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_10__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_12__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_13__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_14__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_17__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_8__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dl_errcontrol_i_9__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dl_erresc_i_5__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dl_erresc_i_7__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dl_rxlpdtesc_i_2__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dl_rxlpdtesc_i_4__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dl_rxlpdtesc_i_5__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[1]_i_2__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[1]_i_3__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[2]_i_2__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[3]_i_8__0\ : label is "soft_lutpair150";
  attribute DONT_TOUCH of dl_status_reg_bit_2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_reg_bit_2_reg : label is "yes";
  attribute SOFT_HLUTNM of \dl_status_reg_bit_6_i_12__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dl_status_reg_bit_6_i_13__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dl_status_reg_bit_6_i_7__0\ : label is "soft_lutpair144";
  attribute DONT_TOUCH of dl_status_reg_bit_6_reg : label is std.standard.true;
  attribute KEEP of dl_status_reg_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM of \dl_stopstate_i_12__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dl_stopstate_i_14__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dl_stopstate_i_15__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dl_stopstate_i_3__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_2__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_3__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_5__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_7__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_8__0\ : label is "soft_lutpair138";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\ : label is "yes";
  attribute SOFT_HLUTNM of \errsyncesc_r_i_2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \errsyncesc_r_i_3__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \errsyncesc_r_i_4__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \lp_00_r_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \lp_10_r_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \lp_11_r_i_2__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \lp_clk_i_3__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \lp_st_cnt[0]_i_3__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \lpdt_data_r[7]_i_3__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \settle_cnt[0]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \settle_cnt[1]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \settle_cnt[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \settle_cnt[3]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \settle_cnt[4]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \settle_cnt[6]_i_2__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \time_out_settle_i_1__0\ : label is "soft_lutpair141";
begin
  dl1_errcontrol <= \^dl1_errcontrol\;
  dl1_erresc <= \^dl1_erresc\;
  dl1_ulpsactivenot <= \^dl1_ulpsactivenot\;
  dl_en_hs_lpn_i <= \^dl_en_hs_lpn_i\;
  dl_rxlpdtesc_reg_0 <= \^dl_rxlpdtesc_reg_0\;
  dl_rxulpsesc_reg_0 <= \^dl_rxulpsesc_reg_0\;
  dl_status_reg(4) <= dl_status_reg_bit_6;
  dl_status_reg(3) <= \^dl_status_reg\(3);
  dl_status_reg(2) <= dl_status_reg_bit_2;
  dl_status_reg(1 downto 0) <= \^dl_status_reg\(1 downto 0);
  s_level_out_d2_reg <= \^s_level_out_d2_reg\;
\FSM_sequential_dl_rx_state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD000000010000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[0]_i_7__0_n_0\,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(0),
      I4 => dl_status_reg_bit_0_reg_0,
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[0]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[0]_i_7__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(4),
      I4 => \dl_rx_state__0\(1),
      I5 => dl_status_reg_bit_0_reg_0,
      O => \FSM_sequential_dl_rx_state[1]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEE10108181"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      I3 => lp_00_r,
      I4 => \dl_rx_state__0\(1),
      I5 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A00C0000000000"
    )
        port map (
      I0 => lp_10_r,
      I1 => \FSM_sequential_dl_rx_state[2]_i_8__0_n_0\,
      I2 => \dl_rx_state__0\(0),
      I3 => lp_01_r,
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[2]_i_5__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_10_r,
      O => \FSM_sequential_dl_rx_state[2]_i_7__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[2]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      I3 => lp_01_r,
      I4 => \dl_rx_state__0\(1),
      I5 => \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3380008000800091"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(0),
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888D88"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F1000011110000"
    )
        port map (
      I0 => \settle_cnt[7]_i_1__0_n_0\,
      I1 => lp_11_r_reg_n_0,
      I2 => \dl_errcontrol_i_9__0_n_0\,
      I3 => \dl_rx_state__0\(0),
      I4 => dl_status_reg_bit_0_reg_0,
      I5 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[4]_i_11__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F80088"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_17__0_n_0\,
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_10_r,
      I5 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_15__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_16__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_00_r,
      I2 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[4]_i_17__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_18__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \dl_errcontrol_i_14__0_n_0\,
      I1 => \dl_rx_state__0\(0),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => \lpdt_data_r_reg[0]_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_19__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000012120000"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(0),
      I4 => lp_11_r_reg_n_0,
      I5 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[4]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF04040C0C0404"
    )
        port map (
      I0 => \dl_errcontrol_i_17__0_n_0\,
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_ulpsactivenot_i_3__0_n_0\,
      I3 => \dl_errcontrol_i_8__0_n_0\,
      I4 => lp_10_r,
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[4]_i_5__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF22222F22"
    )
        port map (
      I0 => \^dl_rxulpsesc_reg_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_16__0_n_0\,
      I2 => \dl_errcontrol_i_14__0_n_0\,
      I3 => \FSM_sequential_dl_rx_state[4]_i_17__0_n_0\,
      I4 => \dl_errcontrol_i_12__0_n_0\,
      I5 => \FSM_sequential_dl_rx_state[4]_i_18__0_n_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_6__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030200020002000"
    )
        port map (
      I0 => lp_01_r,
      I1 => \dl_errcontrol_i_8__0_n_0\,
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      I4 => time_out_settle_reg_n_0,
      I5 => dl_status_reg_bit_4_reg_0,
      O => \FSM_sequential_dl_rx_state[4]_i_7__0_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F4"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => lp_01_r,
      I2 => lp_10_r,
      I3 => \dl_ulpsactivenot_i_2__0_n_0\,
      I4 => \dl_rx_state__0\(3),
      I5 => \FSM_sequential_dl_rx_state[4]_i_19__0_n_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => dl_enable_sync_i_n_5,
      PRE => core_rst,
      Q => \dl_rx_state__0\(0)
    );
\FSM_sequential_dl_rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      CLR => core_rst,
      D => dl_enable_sync_i_n_4,
      Q => \dl_rx_state__0\(1)
    );
\FSM_sequential_dl_rx_state_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => lp_state_sync0_i_n_1,
      PRE => core_rst,
      Q => \dl_rx_state__0\(2)
    );
\FSM_sequential_dl_rx_state_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => dl_enable_sync_i_n_3,
      PRE => core_rst,
      Q => \dl_rx_state__0\(3)
    );
\FSM_sequential_dl_rx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      CLR => core_rst,
      D => dl_enable_sync_i_n_2,
      Q => \dl_rx_state__0\(4)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFFB00"
    )
        port map (
      I0 => dl_state(1),
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2__0_n_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0\,
      I3 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0\,
      I4 => dl_state(0),
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I2 => rxactivehs_coreclk_sync_r,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2__0_n_0\
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFE0"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0\,
      I3 => dl_state(1),
      O => dl_en_hs_lpn_reg_0
    );
\bit_cnt[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_00_r,
      O => \bit_cnt[2]_i_2__0_n_0\
    );
\bit_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(4),
      I4 => \dl_rx_state__0\(1),
      I5 => rxwaitesc_r_reg_n_0,
      O => bit_cnt
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_1,
      Q => \bit_cnt_reg_n_0_[0]\,
      R => '0'
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_49,
      Q => \bit_cnt_reg_n_0_[1]\,
      R => '0'
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_50,
      Q => \bit_cnt_reg_n_0_[2]\,
      R => '0'
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_51,
      Q => p_2_in66_in,
      R => '0'
    );
\byte_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => byte_cnt(0),
      I1 => \byte_cnt[1]_i_2__0_n_0\,
      I2 => byte_cnt(1),
      I3 => dl_enable_sync_i_n_17,
      O => \byte_cnt[0]_i_1__0_n_0\
    );
\byte_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => \byte_cnt[1]_i_2__0_n_0\,
      I2 => byte_cnt(0),
      I3 => dl_enable_sync_i_n_17,
      O => \byte_cnt[1]_i_1__0_n_0\
    );
\byte_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt[2]_i_2__0_n_0\,
      I4 => byte_cnt(0),
      I5 => byte_cnt(1),
      O => \byte_cnt[1]_i_2__0_n_0\
    );
\byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \byte_cnt[0]_i_1__0_n_0\,
      Q => byte_cnt(0),
      R => '0'
    );
\byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \byte_cnt[1]_i_1__0_n_0\,
      Q => byte_cnt(1),
      R => '0'
    );
\dl_en_hs_lpn_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => lp_11_r_reg_n_0,
      I2 => time_out_settle_reg_n_0,
      I3 => dl_status_reg_bit_4_reg_0,
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => dl_en_hs_lpn1_out
    );
\dl_en_hs_lpn_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_0,
      I1 => time_out_settle_reg_n_0,
      I2 => \settle_cnt[7]_i_1__0_n_0\,
      O => \dl_en_hs_lpn_i_4__0_n_0\
    );
dl_en_hs_lpn_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_48,
      Q => \^dl_en_hs_lpn_i\
    );
dl_enable_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_6\
     port map (
      D(3) => dl_enable_sync_i_n_2,
      D(2) => dl_enable_sync_i_n_3,
      D(1) => dl_enable_sync_i_n_4,
      D(0) => dl_enable_sync_i_n_5,
      E(0) => dl_enable_sync_i_n_21,
      \FSM_sequential_dl_rx_state_reg[0]\ => dl_enable_sync_i_n_17,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => lp_state_sync0_i_n_7,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => \FSM_sequential_dl_rx_state[0]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => lp_state_sync1_i_n_4,
      \FSM_sequential_dl_rx_state_reg[1]\ => lp_state_sync1_i_n_7,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \dl_errcontrol_i_9__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[1]_1\ => lp_state_sync1_i_n_9,
      \FSM_sequential_dl_rx_state_reg[2]\ => dl_enable_sync_i_n_28,
      \FSM_sequential_dl_rx_state_reg[3]\ => \FSM_sequential_dl_rx_state[3]_i_2__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[3]_0\ => \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[3]_1\ => lp_state_sync0_i_n_2,
      \FSM_sequential_dl_rx_state_reg[4]\ => dl_enable_sync_i_n_19,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => \FSM_sequential_dl_rx_state[4]_i_11__0_n_0\,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      bit_cnt => bit_cnt,
      \bit_cnt_reg[0]\ => dl_enable_sync_i_n_1,
      \bit_cnt_reg[0]_0\ => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_1\ => rxwaitesc_r_reg_n_0,
      \bit_cnt_reg[0]_2\ => \lpdt_data_r[7]_i_3__0_n_0\,
      \bit_cnt_reg[1]\ => dl_enable_sync_i_n_49,
      \bit_cnt_reg[1]_0\ => \bit_cnt[2]_i_2__0_n_0\,
      \bit_cnt_reg[1]_1\ => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[2]\ => dl_enable_sync_i_n_50,
      \bit_cnt_reg[2]_0\ => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[3]\ => dl_enable_sync_i_n_51,
      byte_cnt(1 downto 0) => byte_cnt(1 downto 0),
      \byte_cnt_reg[0]\ => \^dl_rxulpsesc_reg_0\,
      \byte_cnt_reg[1]\ => dl_enable_sync_i_n_37,
      \byte_cnt_reg[1]_0\(0) => dl_enable_sync_i_n_38,
      cl_rxclkactivehs_reg => dl_enable_sync_i_n_43,
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_enable => dl1_enable,
      dl1_errcontrol => \^dl1_errcontrol\,
      dl1_erresc => \^dl1_erresc\,
      dl1_ulpsactivenot => \^dl1_ulpsactivenot\,
      dl_en_hs_lpn1_out => dl_en_hs_lpn1_out,
      dl_en_hs_lpn_reg => dl_enable_sync_i_n_48,
      dl_en_hs_lpn_reg_0 => \dl_en_hs_lpn_i_4__0_n_0\,
      dl_en_hs_lpn_reg_1 => \dl_status_reg_bit_0_i_2__0_n_0\,
      dl_en_hs_lpn_reg_2 => \^dl_en_hs_lpn_i\,
      \dl_errcontrol_i_2__0_0\ => \dl_errcontrol_i_18__0_n_0\,
      dl_errcontrol_reg => dl_enable_sync_i_n_46,
      dl_errcontrol_reg_0 => \dl_errcontrol_i_8__0_n_0\,
      dl_errcontrol_reg_1 => lp_state_sync0_i_n_3,
      dl_errcontrol_reg_2 => \dl_errcontrol_i_4__0_n_0\,
      dl_errcontrol_reg_3 => lp_state_sync1_i_n_1,
      dl_errcontrol_reg_4 => \dl_errcontrol_i_6__0_n_0\,
      dl_erresc_reg => dl_enable_sync_i_n_22,
      dl_erresc_reg_0 => \dl_erresc_i_2__0_n_0\,
      dl_erresc_reg_1 => \dl_erresc_i_3__0_n_0\,
      dl_erresc_reg_2 => \dl_erresc_i_4__0_n_0\,
      dl_erresc_reg_3 => \dl_erresc_i_5__0_n_0\,
      dl_forcerxmode_ris_edge => dl_forcerxmode_ris_edge,
      \dl_rxtriggeresc_reg[0]\ => \dl_rxtriggeresc[3]_i_3__0_n_0\,
      \dl_rxtriggeresc_reg[1]\ => \dl_rxtriggeresc[1]_i_3__0_n_0\,
      \dl_rxtriggeresc_reg[1]_0\ => \dl_rxtriggeresc[1]_i_2__0_n_0\,
      \dl_rxtriggeresc_reg[2]\ => \dl_rxlpdtesc_i_4__0_n_0\,
      \dl_rxtriggeresc_reg[2]_0\ => \dl_rxtriggeresc[2]_i_2__0_n_0\,
      \dl_rxtriggeresc_reg[3]\(7) => \lpdt_data_r_reg_n_0_[7]\,
      \dl_rxtriggeresc_reg[3]\(6) => \lpdt_data_r_reg_n_0_[6]\,
      \dl_rxtriggeresc_reg[3]\(5) => \lpdt_data_r_reg_n_0_[5]\,
      \dl_rxtriggeresc_reg[3]\(4) => \lpdt_data_r_reg_n_0_[4]\,
      \dl_rxtriggeresc_reg[3]\(3) => \lpdt_data_r_reg_n_0_[3]\,
      \dl_rxtriggeresc_reg[3]\(2) => \lpdt_data_r_reg_n_0_[2]\,
      \dl_rxtriggeresc_reg[3]\(1) => \lpdt_data_r_reg_n_0_[1]\,
      \dl_rxtriggeresc_reg[3]\(0) => \lpdt_data_r_reg_n_0_[0]\,
      dl_rxvalidesc_reg => \^dl_rxlpdtesc_reg_0\,
      dl_status_reg(2) => dl_status_reg_bit_6,
      dl_status_reg(1) => \^dl_status_reg\(3),
      dl_status_reg(0) => \^dl_status_reg\(1),
      \dl_status_reg_bit_1_i_2__0_0\ => \dl_errcontrol_i_14__0_n_0\,
      \dl_status_reg_bit_1_i_2__0_1\ => \dl_stopstate_i_15__0_n_0\,
      dl_status_reg_bit_1_reg => dl_enable_sync_i_n_41,
      dl_status_reg_bit_1_reg_0 => \dl_ulpsactivenot_i_8__0_n_0\,
      dl_status_reg_bit_1_reg_1 => \dl_status_reg_bit_1_i_3__0_n_0\,
      dl_status_reg_bit_1_reg_2 => \dl_status_reg_bit_1_i_5__0_n_0\,
      dl_status_reg_bit_1_reg_3 => \dl_status_reg_bit_1_i_6__0_n_0\,
      dl_status_reg_bit_1_reg_4 => \dl_status_reg_bit_1_i_11__0_n_0\,
      dl_status_reg_bit_4_reg => dl_status_reg_bit_0_reg_0,
      dl_status_reg_bit_4_reg_0 => \dl_status_reg_bit_4_i_2__0_n_0\,
      dl_status_reg_bit_4_reg_1 => dl_status_reg_bit_4_reg_0,
      dl_status_reg_bit_626_out => dl_status_reg_bit_626_out,
      \dl_status_reg_bit_6_i_5__0\ => \dl_status_reg_bit_6_i_12__0_n_0\,
      \dl_status_reg_bit_6_i_5__0_0\ => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\,
      \dl_status_reg_bit_6_i_5__0_1\ => \dl_status_reg_bit_6_i_13__0_n_0\,
      dl_status_reg_bit_6_reg => lp_state_sync1_i_n_6,
      dl_status_reg_bit_6_reg_0 => lp_state_sync1_i_n_3,
      dl_status_reg_bit_6_reg_1 => \dl_status_reg_bit_6_i_6__0_n_0\,
      dl_status_reg_bit_6_reg_2 => \dl_errcontrol_i_12__0_n_0\,
      dl_status_reg_bit_6_reg_3 => \dl_status_reg_bit_6_i_7__0_n_0\,
      dl_stopstate => dl_stopstate,
      dl_stopstate_reg(0) => dl_enable_sync_i_n_23,
      dl_stopstate_reg_0 => lp_11_r_reg_n_0,
      dl_stopstate_reg_1 => lp_state_sync0_i_n_4,
      dl_stopstate_reg_2 => \dl_stopstate_i_7__0_n_0\,
      dl_stopstate_reg_3 => \dl_stopstate_i_8__0_n_0\,
      dl_stopstate_reg_4 => \dl_stopstate_i_9__0_n_0\,
      dl_stopstate_reg_5 => \dl_stopstate_i_10__0_n_0\,
      dl_stopstate_reg_6 => \dl_stopstate_i_11__0_n_0\,
      dl_stopstate_reg_7 => \dl_stopstate_i_3__0_n_0\,
      dl_stopstate_reg_8 => lp_state_sync0_i_n_5,
      dl_ulpsactivenot_reg => dl_enable_sync_i_n_44,
      dl_ulpsactivenot_reg_0 => \dl_ulpsactivenot_i_3__0_n_0\,
      dl_ulpsactivenot_reg_1 => \dl_ulpsactivenot_i_2__0_n_0\,
      dl_ulpsactivenot_reg_2 => \dl_ulpsactivenot_i_4__0_n_0\,
      dl_ulpsactivenot_reg_3 => \dl_ulpsactivenot_i_5__0_n_0\,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg\ => dl_enable_sync_i_n_42,
      errsyncesc_r_reg => dl_enable_sync_i_n_47,
      errsyncesc_r_reg_0 => \errsyncesc_r_i_2__0_n_0\,
      errsyncesc_r_reg_1 => errsyncesc_r_reg_n_0,
      errsyncesc_r_reg_2 => \errsyncesc_r_i_3__0_n_0\,
      errsyncesc_r_reg_3 => \errsyncesc_r_i_4__0_n_0\,
      lp_00_r => lp_00_r,
      lp_00_r_reg => dl_enable_sync_i_n_20,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_reg => dl_enable_sync_i_n_40,
      lp_clk_reg => dl_enable_sync_i_n_39,
      lp_clk_reg_0 => dl_enable_sync_i_n_45,
      lp_clk_reg_1 => \lp_clk_i_3__0_n_0\,
      lp_clk_reg_2 => \lp_clk_i_7__0_n_0\,
      lp_clk_reg_3 => lp_clk_reg_n_0,
      lp_clk_reg_4 => lp_state_sync1_i_n_5,
      \lpdt_data_r_reg[0]\(7) => dl_enable_sync_i_n_29,
      \lpdt_data_r_reg[0]\(6) => dl_enable_sync_i_n_30,
      \lpdt_data_r_reg[0]\(5) => dl_enable_sync_i_n_31,
      \lpdt_data_r_reg[0]\(4) => dl_enable_sync_i_n_32,
      \lpdt_data_r_reg[0]\(3) => dl_enable_sync_i_n_33,
      \lpdt_data_r_reg[0]\(2) => dl_enable_sync_i_n_34,
      \lpdt_data_r_reg[0]\(1) => dl_enable_sync_i_n_35,
      \lpdt_data_r_reg[0]\(0) => dl_enable_sync_i_n_36,
      \lpdt_data_r_reg[0]_0\ => \lpdt_data_r_reg[0]_0\,
      \lpdt_data_r_reg[7]\(3) => dl_enable_sync_i_n_24,
      \lpdt_data_r_reg[7]\(2) => dl_enable_sync_i_n_25,
      \lpdt_data_r_reg[7]\(1) => dl_enable_sync_i_n_26,
      \lpdt_data_r_reg[7]\(0) => dl_enable_sync_i_n_27,
      \out\ => \out\,
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      p_2_in66_in => p_2_in66_in,
      rxwaitesc_r => rxwaitesc_r,
      s_level_out_d2_reg_0 => dl_enable_sync_i_n_6,
      s_level_out_d2_reg_1 => dl_enable_sync_i_n_7,
      system_rst => system_rst
    );
\dl_errcontrol_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_01_r,
      I1 => \dl_rx_state__0\(0),
      O => \dl_errcontrol_i_10__0_n_0\
    );
\dl_errcontrol_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \dl_errcontrol_i_12__0_n_0\
    );
\dl_errcontrol_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      I3 => \lpdt_data_r_reg[0]_0\,
      O => \dl_errcontrol_i_13__0_n_0\
    );
\dl_errcontrol_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      O => \dl_errcontrol_i_14__0_n_0\
    );
\dl_errcontrol_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => \errsyncesc_r_i_2__0_n_0\,
      I5 => \dl_rx_state__0\(0),
      O => \dl_errcontrol_i_16__0_n_0\
    );
\dl_errcontrol_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(1),
      I2 => lp_01_r,
      O => \dl_errcontrol_i_17__0_n_0\
    );
\dl_errcontrol_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A800000000"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => lp_01_r,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => \dl_errcontrol_i_18__0_n_0\
    );
\dl_errcontrol_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000001010"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_errcontrol_i_12__0_n_0\,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => lp_00_r,
      O => \dl_errcontrol_i_4__0_n_0\
    );
\dl_errcontrol_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => \dl_errcontrol_i_16__0_n_0\,
      I1 => \dl_ulpsactivenot_i_3__0_n_0\,
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_errcontrol_i_17__0_n_0\,
      I4 => lp_11_r_reg_n_0,
      I5 => lp_10_r,
      O => \dl_errcontrol_i_6__0_n_0\
    );
\dl_errcontrol_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(0),
      O => \dl_errcontrol_i_8__0_n_0\
    );
\dl_errcontrol_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      O => \dl_errcontrol_i_9__0_n_0\
    );
dl_errcontrol_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_46,
      Q => \^dl1_errcontrol\
    );
\dl_erresc_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAFAAAEAAAE"
    )
        port map (
      I0 => \dl_erresc_i_6__0_n_0\,
      I1 => \dl_erresc_i_7__0_n_0\,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \dl_rxlpdtesc_i_5__0_n_0\,
      I4 => \lpdt_data_r_reg_n_0_[1]\,
      I5 => \dl_rxtriggeresc[1]_i_2__0_n_0\,
      O => \dl_erresc_i_2__0_n_0\
    );
\dl_erresc_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[3]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      I2 => \lpdt_data_r_reg_n_0_[4]\,
      I3 => \lpdt_data_r_reg_n_0_[2]\,
      I4 => byte_cnt(1),
      I5 => byte_cnt(0),
      O => \dl_erresc_i_3__0_n_0\
    );
\dl_erresc_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002231113031"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => \dl_rxlpdtesc_i_5__0_n_0\,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[7]\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => \dl_erresc_i_4__0_n_0\
    );
\dl_erresc_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rxwaitesc_r_reg_n_0,
      I1 => \^dl_rxlpdtesc_reg_0\,
      I2 => \^dl_rxulpsesc_reg_0\,
      O => \dl_erresc_i_5__0_n_0\
    );
\dl_erresc_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => \lpdt_data_r_reg_n_0_[6]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \lpdt_data_r_reg_n_0_[2]\,
      I4 => byte_cnt(1),
      I5 => byte_cnt(0),
      O => \dl_erresc_i_6__0_n_0\
    );
\dl_erresc_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8E8A"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => \lpdt_data_r_reg_n_0_[7]\,
      I2 => \lpdt_data_r_reg_n_0_[6]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => \dl_rxlpdtesc_i_4__0_n_0\,
      O => \dl_erresc_i_7__0_n_0\
    );
dl_erresc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_22,
      Q => \^dl1_erresc\,
      R => '0'
    );
dl_errsyncesc_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => errsyncesc_r_reg_n_0,
      Q => dl1_errsyncesc
    );
dl_forcerxmode_ris_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_ris_edge0,
      Q => dl_forcerxmode_ris_edge,
      R => '0'
    );
dl_forcerxmode_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7\
     port map (
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_forcerxmode => dl1_forcerxmode,
      dl_forcerxmode_ris_edge0 => dl_forcerxmode_ris_edge0,
      dl_forcerxmode_sync_r => dl_forcerxmode_sync_r,
      \out\ => \^s_level_out_d2_reg\
    );
dl_forcerxmode_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \^s_level_out_d2_reg\,
      Q => dl_forcerxmode_sync_r,
      R => '0'
    );
\dl_rxdataesc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_36,
      Q => dl1_rxdataesc(0)
    );
\dl_rxdataesc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_35,
      Q => dl1_rxdataesc(1)
    );
\dl_rxdataesc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_34,
      Q => dl1_rxdataesc(2)
    );
\dl_rxdataesc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_33,
      Q => dl1_rxdataesc(3)
    );
\dl_rxdataesc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_32,
      Q => dl1_rxdataesc(4)
    );
\dl_rxdataesc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_31,
      Q => dl1_rxdataesc(5)
    );
\dl_rxdataesc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_30,
      Q => dl1_rxdataesc(6)
    );
\dl_rxdataesc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_29,
      Q => dl1_rxdataesc(7)
    );
dl_rxescclk_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_39,
      Q => dl1_rxclkesc
    );
\dl_rxlpdtesc_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => rxwaitesc_r_reg_n_0,
      I1 => \^dl_rxulpsesc_reg_0\,
      I2 => \dl_rxlpdtesc_i_3__0_n_0\,
      I3 => \dl_rxlpdtesc_i_4__0_n_0\,
      I4 => \^dl_rxlpdtesc_reg_0\,
      O => \dl_rxlpdtesc_i_2__0_n_0\
    );
\dl_rxlpdtesc_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \dl_rxlpdtesc_i_5__0_n_0\,
      I1 => \lpdt_data_r_reg_n_0_[1]\,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[7]\,
      O => \dl_rxlpdtesc_i_3__0_n_0\
    );
\dl_rxlpdtesc_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[5]\,
      I1 => \lpdt_data_r_reg_n_0_[4]\,
      I2 => \lpdt_data_r_reg_n_0_[3]\,
      O => \dl_rxlpdtesc_i_4__0_n_0\
    );
\dl_rxlpdtesc_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      O => \dl_rxlpdtesc_i_5__0_n_0\
    );
dl_rxlpdtesc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \dl_rxlpdtesc_i_2__0_n_0\,
      Q => \^dl_rxlpdtesc_reg_0\,
      R => rxwaitesc_r
    );
\dl_rxtriggeresc[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[6]\,
      I1 => \lpdt_data_r_reg_n_0_[7]\,
      O => \dl_rxtriggeresc[1]_i_2__0_n_0\
    );
\dl_rxtriggeresc[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[4]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      I2 => \lpdt_data_r_reg_n_0_[3]\,
      O => \dl_rxtriggeresc[1]_i_3__0_n_0\
    );
\dl_rxtriggeresc[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => \lpdt_data_r_reg_n_0_[2]\,
      O => \dl_rxtriggeresc[2]_i_2__0_n_0\
    );
\dl_rxtriggeresc[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => \dl_erresc_i_5__0_n_0\,
      I3 => \dl_rxtriggeresc[1]_i_2__0_n_0\,
      I4 => \dl_rxtriggeresc[3]_i_5__0_n_0\,
      I5 => \dl_rxtriggeresc[3]_i_6__0_n_0\,
      O => \dl_rxtriggeresc[3]_i_3__0_n_0\
    );
\dl_rxtriggeresc[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000020"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[5]\,
      I1 => \lpdt_data_r_reg_n_0_[4]\,
      I2 => \lpdt_data_r_reg_n_0_[1]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => \lpdt_data_r_reg_n_0_[3]\,
      I5 => \lpdt_data_r_reg_n_0_[2]\,
      O => \dl_rxtriggeresc[3]_i_5__0_n_0\
    );
\dl_rxtriggeresc[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001400"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_7__0_n_0\,
      I1 => \lpdt_data_r_reg_n_0_[0]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \dl_rxtriggeresc[3]_i_8__0_n_0\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => \dl_rxtriggeresc[3]_i_6__0_n_0\
    );
\dl_rxtriggeresc[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[4]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      O => \dl_rxtriggeresc[3]_i_7__0_n_0\
    );
\dl_rxtriggeresc[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[2]\,
      I1 => \lpdt_data_r_reg_n_0_[3]\,
      O => \dl_rxtriggeresc[3]_i_8__0_n_0\
    );
\dl_rxtriggeresc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_27,
      Q => dl1_rxtriggeresc(0),
      R => '0'
    );
\dl_rxtriggeresc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_26,
      Q => dl1_rxtriggeresc(1),
      R => '0'
    );
\dl_rxtriggeresc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_25,
      Q => dl1_rxtriggeresc(2),
      R => '0'
    );
\dl_rxtriggeresc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_24,
      Q => dl1_rxtriggeresc(3),
      R => '0'
    );
\dl_rxulpsesc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_4__0_n_0\,
      I1 => rxwaitesc_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      I3 => \^dl_rxulpsesc_reg_0\,
      O => \dl_rxulpsesc_i_1__0_n_0\
    );
dl_rxulpsesc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \dl_rxulpsesc_i_1__0_n_0\,
      Q => \^dl_rxulpsesc_reg_0\,
      R => rxwaitesc_r
    );
dl_rxvalidesc_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_37,
      Q => dl1_rxvalidesc
    );
\dl_status_reg_bit_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000208000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => lp_11_r_reg_n_0,
      O => \dl_status_reg_bit_0_i_2__0_n_0\
    );
dl_status_reg_bit_0_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync1_i_n_10,
      Q => \^dl_status_reg\(0)
    );
\dl_status_reg_bit_1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012000200000000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(0),
      I5 => lp_10_r,
      O => \dl_status_reg_bit_1_i_10__0_n_0\
    );
\dl_status_reg_bit_1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0038000"
    )
        port map (
      I0 => lp_10_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(0),
      I4 => lp_01_r,
      I5 => \dl_ulpsactivenot_i_2__0_n_0\,
      O => \dl_status_reg_bit_1_i_11__0_n_0\
    );
\dl_status_reg_bit_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45004000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => lp_00_r,
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      I4 => \^dl_rxulpsesc_reg_0\,
      I5 => \dl_status_reg_bit_1_i_10__0_n_0\,
      O => \dl_status_reg_bit_1_i_3__0_n_0\
    );
\dl_status_reg_bit_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080B08080"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_errcontrol_i_14__0_n_0\,
      I4 => lp_01_r,
      I5 => \dl_rx_state__0\(0),
      O => \dl_status_reg_bit_1_i_5__0_n_0\
    );
\dl_status_reg_bit_1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010C00000000"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => lp_11_r_reg_n_0,
      O => \dl_status_reg_bit_1_i_6__0_n_0\
    );
dl_status_reg_bit_1_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_41,
      Q => \^dl_status_reg\(1)
    );
\dl_status_reg_bit_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_4__0_n_0\,
      I1 => rxwaitesc_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => dl_status_reg_bit_2,
      O => \dl_status_reg_bit_2_i_1__0_n_0\
    );
dl_status_reg_bit_2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \dl_status_reg_bit_2_i_1__0_n_0\,
      Q => dl_status_reg_bit_2,
      R => rxwaitesc_r
    );
\dl_status_reg_bit_4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \dl_status_reg_bit_4_i_2__0_n_0\
    );
dl_status_reg_bit_4_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_43,
      Q => \^dl_status_reg\(3)
    );
\dl_status_reg_bit_6_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000047"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(1),
      I2 => lp_01_r,
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(0),
      O => \dl_status_reg_bit_6_i_11__0_n_0\
    );
\dl_status_reg_bit_6_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => lp_10_r,
      I2 => lp_01_r,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => \dl_rx_state__0\(3),
      O => \dl_status_reg_bit_6_i_12__0_n_0\
    );
\dl_status_reg_bit_6_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_11_r_reg_n_0,
      O => \dl_status_reg_bit_6_i_13__0_n_0\
    );
\dl_status_reg_bit_6_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88008AFF88FF8A"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(0),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \FSM_sequential_dl_rx_state[2]_i_7__0_n_0\,
      I5 => lp_11_r_reg_n_0,
      O => \dl_status_reg_bit_6_i_6__0_n_0\
    );
\dl_status_reg_bit_6_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => lp_00_r,
      O => \dl_status_reg_bit_6_i_7__0_n_0\
    );
dl_status_reg_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_status_reg_bit_626_out,
      Q => dl_status_reg_bit_6
    );
\dl_stopstate_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88CC88CCF8FCF8CC"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_stopstate_i_14__0_n_0\,
      I2 => \dl_ulpsactivenot_i_8__0_n_0\,
      I3 => lp_00_r,
      I4 => lp_10_r,
      I5 => \dl_errcontrol_i_14__0_n_0\,
      O => \dl_stopstate_i_10__0_n_0\
    );
\dl_stopstate_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000A3A00000"
    )
        port map (
      I0 => \dl_status_reg_bit_6_i_11__0_n_0\,
      I1 => \dl_stopstate_i_15__0_n_0\,
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      I4 => lp_11_r_reg_n_0,
      I5 => \dl_status_reg_bit_6_i_7__0_n_0\,
      O => \dl_stopstate_i_11__0_n_0\
    );
\dl_stopstate_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \dl_stopstate_i_12__0_n_0\
    );
\dl_stopstate_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => lp_11_r_reg_n_0,
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      O => \dl_stopstate_i_14__0_n_0\
    );
\dl_stopstate_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_01_r,
      I2 => \^dl_rxulpsesc_reg_0\,
      O => \dl_stopstate_i_15__0_n_0\
    );
\dl_stopstate_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103010E0"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => dl_status_reg_bit_0_reg_0,
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      O => \dl_stopstate_i_3__0_n_0\
    );
\dl_stopstate_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_18__0_n_0\,
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(0),
      I4 => lp_10_r,
      I5 => lp_01_r,
      O => \dl_stopstate_i_7__0_n_0\
    );
\dl_stopstate_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0E0000000000"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_10_r,
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      I5 => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\,
      O => \dl_stopstate_i_8__0_n_0\
    );
\dl_stopstate_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020203020"
    )
        port map (
      I0 => \lpdt_data_r[7]_i_3__0_n_0\,
      I1 => \errsyncesc_r_i_2__0_n_0\,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \^dl_rxulpsesc_reg_0\,
      I5 => \dl_ulpsactivenot_i_3__0_n_0\,
      O => \dl_stopstate_i_9__0_n_0\
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_40,
      Q => dl_stopstate
    );
\dl_ulpsactivenot_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      O => \dl_ulpsactivenot_i_2__0_n_0\
    );
\dl_ulpsactivenot_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      O => \dl_ulpsactivenot_i_3__0_n_0\
    );
\dl_ulpsactivenot_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => \lpdt_data_r_reg_n_0_[6]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \dl_rxtriggeresc[1]_i_3__0_n_0\,
      I4 => \dl_ulpsactivenot_i_7__0_n_0\,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => \dl_ulpsactivenot_i_4__0_n_0\
    );
\dl_ulpsactivenot_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_8__0_n_0\,
      I1 => lp_10_r,
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(4),
      I4 => \^dl_rxulpsesc_reg_0\,
      O => \dl_ulpsactivenot_i_5__0_n_0\
    );
\dl_ulpsactivenot_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => byte_cnt(0),
      I1 => byte_cnt(1),
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      O => \dl_ulpsactivenot_i_7__0_n_0\
    );
\dl_ulpsactivenot_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      O => \dl_ulpsactivenot_i_8__0_n_0\
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_44,
      PRE => core_rst,
      Q => \^dl1_ulpsactivenot\
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(0),
      Q => SETTLE_TIMEOUT(0),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(1),
      Q => SETTLE_TIMEOUT(1),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(2),
      Q => SETTLE_TIMEOUT(2),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(3),
      Q => SETTLE_TIMEOUT(3),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(4),
      Q => SETTLE_TIMEOUT(4),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(5),
      Q => SETTLE_TIMEOUT(5),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(6),
      Q => SETTLE_TIMEOUT(6),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(7),
      Q => SETTLE_TIMEOUT(7),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(8),
      Q => SETTLE_TIMEOUT(8),
      R => '0'
    );
\errsyncesc_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_01_r,
      I2 => lp_00_r,
      O => \errsyncesc_r_i_2__0_n_0\
    );
\errsyncesc_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000104"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(0),
      O => \errsyncesc_r_i_3__0_n_0\
    );
\errsyncesc_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_2_in66_in,
      I1 => lp_11_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      O => \errsyncesc_r_i_4__0_n_0\
    );
errsyncesc_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_47,
      Q => errsyncesc_r_reg_n_0
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0\,
      I3 => dl1_stopstate,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_reg\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001010100010"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => dl_state(1),
      I2 => dl_state(0),
      I3 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\,
      I4 => dl_stopstate,
      I5 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_2__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030513000"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I2 => rxactivehs_coreclk_sync_r,
      I3 => dl_state(1),
      I4 => dl_stopstate,
      I5 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E5F5E0F0F0F0E"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_stopstate,
      I2 => dl_state(1),
      I3 => \^dl_en_hs_lpn_i\,
      I4 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I5 => rxactivehs_coreclk_sync_r,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_4__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(28)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(22)
    );
\lp_00_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_00_r_i_1__1_n_0\
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_00_r_i_1__1_n_0\,
      Q => lp_00_r,
      R => lp_11_r
    );
\lp_01_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => \lp_01_r_i_1__1_n_0\
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_01_r_i_1__1_n_0\,
      Q => lp_01_r,
      R => lp_11_r
    );
\lp_10_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_10_r_i_1__1_n_0\
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_10_r_i_1__1_n_0\,
      Q => lp_10_r,
      R => lp_11_r
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt,
      Q => lp_11_r_dly,
      R => '0'
    );
\lp_11_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[1]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[3]\,
      I3 => \lp_st_cnt_reg_n_0_[2]\,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => lp_11_r
    );
\lp_11_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_11_r_i_2__0_n_0\
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_reg_n_0,
      Q => lp_11_r_nxt,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_11_r_i_2__0_n_0\,
      Q => lp_11_r_reg_n_0,
      R => lp_11_r
    );
\lp_clk_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(4),
      O => \lp_clk_i_3__0_n_0\
    );
\lp_clk_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(1),
      I3 => lp_00_r,
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => \lp_clk_i_7__0_n_0\
    );
\lp_clk_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => \dl_status_reg_bit_1_i_5__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\,
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_status_reg_bit_6_i_13__0_n_0\,
      I5 => \dl_status_reg_bit_1_i_3__0_n_0\,
      O => \lp_clk_i_9__0_n_0\
    );
lp_clk_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_45,
      Q => lp_clk_reg_n_0
    );
\lp_st_cnt[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[1]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[3]\,
      I3 => \lp_st_cnt_reg_n_0_[2]\,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => \lp_st_cnt[0]_i_2__0_n_0\
    );
\lp_st_cnt[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => lp_10_r,
      I2 => lp_01_r,
      I3 => lp_00_r,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => \lp_st_cnt[0]_i_3__0_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(0),
      Q => \lp_st_cnt_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(1),
      Q => \lp_st_cnt_reg_n_0_[1]\,
      R => '0'
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(2),
      Q => \lp_st_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(3),
      Q => \lp_st_cnt_reg_n_0_[3]\,
      R => '0'
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(4),
      Q => \lp_st_cnt_reg_n_0_[4]\,
      R => '0'
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => lp_st_dup(0),
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => lp_st_dup(1),
      R => '0'
    );
\lp_st_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_dup(0),
      Q => Q(0),
      R => '0'
    );
\lp_st_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_dup(1),
      Q => Q(1),
      R => '0'
    );
lp_state_sync0_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1\
     port map (
      D(0) => lp_state_sync0_i_n_1,
      \FSM_sequential_dl_rx_state[2]_i_2__0_0\ => \lpdt_data_r_reg[0]_0\,
      \FSM_sequential_dl_rx_state[3]_i_5__0_0\ => \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]\ => lp_state_sync0_i_n_4,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => lp_state_sync0_i_n_5,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => lp_state_sync0_i_n_7,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => dl_status_reg_bit_0_reg_0,
      \FSM_sequential_dl_rx_state_reg[2]\ => dl_enable_sync_i_n_28,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_1\ => lp_11_r_reg_n_0,
      \FSM_sequential_dl_rx_state_reg[2]_2\ => \FSM_sequential_dl_rx_state[3]_i_2__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_3\ => \FSM_sequential_dl_rx_state[2]_i_5__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_4\ => \FSM_sequential_dl_rx_state[2]_i_7__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_5\ => \^dl_rxulpsesc_reg_0\,
      \FSM_sequential_dl_rx_state_reg[2]_6\ => \dl_status_reg_bit_4_i_2__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[4]\ => lp_state_sync0_i_n_2,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => lp_state_sync0_i_n_6,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      core_clk => core_clk,
      dl_errcontrol_reg => \dl_errcontrol_i_9__0_n_0\,
      dl_errcontrol_reg_0 => \dl_errcontrol_i_10__0_n_0\,
      dl_errcontrol_reg_1 => \lp_clk_i_3__0_n_0\,
      \dl_stopstate_i_2__0\ => \dl_stopstate_i_12__0_n_0\,
      dl_stopstate_reg => \errsyncesc_r_i_2__0_n_0\,
      dl_stopstate_reg_0 => lp_state_sync1_i_n_6,
      lp_00_r => lp_00_r,
      lp_00_r_reg => lp_state_sync0_i_n_3,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_dly => lp_11_r_dly,
      \lp_st_cnt_reg[1]\(4) => \lp_st_cnt_reg_n_0_[4]\,
      \lp_st_cnt_reg[1]\(3) => \lp_st_cnt_reg_n_0_[3]\,
      \lp_st_cnt_reg[1]\(2) => \lp_st_cnt_reg_n_0_[2]\,
      \lp_st_cnt_reg[1]\(1) => \lp_st_cnt_reg_n_0_[1]\,
      \lp_st_cnt_reg[1]\(0) => \lp_st_cnt_reg_n_0_[0]\,
      \lp_st_cnt_reg[2]\(3 downto 0) => lp_st_cnt(4 downto 1),
      \lp_st_cnt_reg[4]\(1 downto 0) => lp_st_dup(1 downto 0),
      \lp_st_cnt_reg[4]_0\ => lp_state_sync(1),
      \out\ => lp_state_sync(0),
      rx_dl1_lp_dn => rx_dl1_lp_dn
    );
lp_state_sync1_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_8\
     port map (
      D(0) => p_1_in(0),
      E(0) => lp_state_sync1_i_n_2,
      \FSM_sequential_dl_rx_state[0]_i_6__0_0\ => \lpdt_data_r_reg[0]_0\,
      \FSM_sequential_dl_rx_state_reg[0]\ => \FSM_sequential_dl_rx_state[4]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => \FSM_sequential_dl_rx_state[4]_i_5__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => \FSM_sequential_dl_rx_state[4]_i_6__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => \FSM_sequential_dl_rx_state[4]_i_7__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_3\ => \FSM_sequential_dl_rx_state[4]_i_8__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_4\ => \dl_ulpsactivenot_i_3__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_5\ => lp_state_sync0_i_n_6,
      \FSM_sequential_dl_rx_state_reg[0]_6\ => \FSM_sequential_dl_rx_state[4]_i_13__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_7\ => \FSM_sequential_dl_rx_state[4]_i_15__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[1]\ => \FSM_sequential_dl_rx_state_reg[1]_0\,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state[1]_i_8__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[4]\ => lp_state_sync1_i_n_7,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => lp_state_sync1_i_n_10,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      core_clk => core_clk,
      dl_errcontrol_reg => \dl_errcontrol_i_13__0_n_0\,
      dl_errcontrol_reg_0 => \dl_errcontrol_i_14__0_n_0\,
      dl_errcontrol_reg_1 => dl_enable_sync_i_n_6,
      dl_status_reg(1) => dl_status_reg_bit_6,
      dl_status_reg(0) => \^dl_status_reg\(0),
      dl_status_reg_bit_0_reg => dl_status_reg_bit_0_reg_0,
      dl_status_reg_bit_0_reg_0 => \dl_errcontrol_i_8__0_n_0\,
      dl_status_reg_bit_0_reg_1 => dl_enable_sync_i_n_19,
      dl_status_reg_bit_0_reg_2 => \dl_status_reg_bit_0_i_2__0_n_0\,
      \dl_status_reg_bit_6_i_5__0_0\ => \dl_stopstate_i_3__0_n_0\,
      \dl_status_reg_bit_6_i_5__0_1\ => \FSM_sequential_dl_rx_state[0]_i_7__0_n_0\,
      dl_status_reg_bit_6_reg => dl_enable_sync_i_n_20,
      dl_status_reg_bit_6_reg_0 => lp_11_r_reg_n_0,
      dl_status_reg_bit_6_reg_1 => dl_enable_sync_i_n_7,
      dl_status_reg_bit_6_reg_2 => \dl_status_reg_bit_6_i_11__0_n_0\,
      dl_status_reg_bit_6_reg_3 => \lpdt_data_r[7]_i_3__0_n_0\,
      lp_00_r => lp_00_r,
      lp_00_r_reg => lp_state_sync1_i_n_1,
      lp_00_r_reg_0 => lp_state_sync1_i_n_4,
      lp_00_r_reg_1 => lp_state_sync1_i_n_6,
      lp_10_r => lp_10_r,
      lp_10_r_reg => lp_state_sync1_i_n_5,
      lp_10_r_reg_0 => lp_state_sync1_i_n_9,
      lp_11_r_dly => lp_11_r_dly,
      lp_11_r_reg => lp_state_sync1_i_n_3,
      lp_clk_reg => \lp_clk_i_9__0_n_0\,
      lp_clk_reg_0 => dl_enable_sync_i_n_42,
      \lp_st_cnt_reg[0]\ => lp_state_sync(0),
      \lp_st_cnt_reg[0]_0\ => \lp_st_cnt[0]_i_2__0_n_0\,
      \lp_st_cnt_reg[0]_1\ => \lp_st_cnt[0]_i_3__0_n_0\,
      \lp_st_cnt_reg[0]_2\(1 downto 0) => lp_st_dup(1 downto 0),
      \lp_st_dup_reg[1]\(0) => lp_st_cnt(0),
      \out\ => lp_state_sync(1),
      rx_dl1_lp_dp => rx_dl1_lp_dp
    );
\lpdt_data_r[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      O => \lpdt_data_r[7]_i_3__0_n_0\
    );
\lpdt_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(0),
      Q => \lpdt_data_r_reg_n_0_[0]\
    );
\lpdt_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(1),
      Q => \lpdt_data_r_reg_n_0_[1]\
    );
\lpdt_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(2),
      Q => \lpdt_data_r_reg_n_0_[2]\
    );
\lpdt_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(3),
      Q => \lpdt_data_r_reg_n_0_[3]\
    );
\lpdt_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(4),
      Q => \lpdt_data_r_reg_n_0_[4]\
    );
\lpdt_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(5),
      Q => \lpdt_data_r_reg_n_0_[5]\
    );
\lpdt_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(6),
      Q => \lpdt_data_r_reg_n_0_[6]\
    );
\lpdt_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(7),
      Q => \lpdt_data_r_reg_n_0_[7]\
    );
\rxwaitesc_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_3__0_n_0\,
      I1 => \rxwaitesc_r_i_2__0_n_0\,
      I2 => \rxwaitesc_r_i_3__0_n_0\,
      I3 => rxwaitesc_r_reg_n_0,
      O => \rxwaitesc_r_i_1__0_n_0\
    );
\rxwaitesc_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[7]\,
      I1 => \lpdt_data_r_reg_n_0_[0]\,
      I2 => \lpdt_data_r_reg_n_0_[6]\,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => \^dl_rxlpdtesc_reg_0\,
      I5 => rxwaitesc_r_reg_n_0,
      O => \rxwaitesc_r_i_2__0_n_0\
    );
\rxwaitesc_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => \dl_rxlpdtesc_i_5__0_n_0\,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[3]\,
      I4 => \lpdt_data_r_reg_n_0_[5]\,
      I5 => \lpdt_data_r_reg_n_0_[4]\,
      O => \rxwaitesc_r_i_3__0_n_0\
    );
rxwaitesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \rxwaitesc_r_i_1__0_n_0\,
      Q => rxwaitesc_r_reg_n_0,
      R => rxwaitesc_r
    );
\settle_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => settle_cnt_reg(0),
      O => p_0_in(0)
    );
\settle_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => p_0_in(1)
    );
\settle_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => settle_cnt_reg(1),
      I1 => settle_cnt_reg(0),
      I2 => settle_cnt_reg(2),
      O => p_0_in(2)
    );
\settle_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => settle_cnt_reg(2),
      I1 => settle_cnt_reg(0),
      I2 => settle_cnt_reg(1),
      I3 => settle_cnt_reg(3),
      O => p_0_in(3)
    );
\settle_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => settle_cnt_reg(3),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(2),
      I4 => settle_cnt_reg(4),
      O => p_0_in(4)
    );
\settle_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      I5 => settle_cnt_reg(5),
      O => p_0_in(5)
    );
\settle_cnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => settle_cnt_reg(5),
      I1 => settle_cnt_reg(3),
      I2 => \settle_cnt[6]_i_2__0_n_0\,
      I3 => settle_cnt_reg(2),
      I4 => settle_cnt_reg(4),
      I5 => settle_cnt_reg(6),
      O => p_0_in(6)
    );
\settle_cnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => \settle_cnt[6]_i_2__0_n_0\
    );
\settle_cnt[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      O => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_out_settle0_carry__1_n_1\,
      O => sel
    );
\settle_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => settle_cnt_reg(6),
      I1 => \settle_cnt[7]_i_4__0_n_0\,
      I2 => settle_cnt_reg(7),
      O => p_0_in(7)
    );
\settle_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      I5 => settle_cnt_reg(5),
      O => \settle_cnt[7]_i_4__0_n_0\
    );
\settle_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => settle_cnt_reg(0),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => settle_cnt_reg(1),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(2),
      Q => settle_cnt_reg(2),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(3),
      Q => settle_cnt_reg(3),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(4),
      Q => settle_cnt_reg(4),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => settle_cnt_reg(5),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => settle_cnt_reg(6),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => settle_cnt_reg(7),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
time_out_settle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => time_out_settle0_carry_n_0,
      CO(2) => time_out_settle0_carry_n_1,
      CO(1) => time_out_settle0_carry_n_2,
      CO(0) => time_out_settle0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_time_out_settle0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \time_out_settle0_carry_i_1__0_n_0\,
      S(2) => \time_out_settle0_carry_i_2__0_n_0\,
      S(1) => \time_out_settle0_carry_i_3__0_n_0\,
      S(0) => \time_out_settle0_carry_i_4__0_n_0\
    );
\time_out_settle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => time_out_settle0_carry_n_0,
      CO(3) => \time_out_settle0_carry__0_n_0\,
      CO(2) => \time_out_settle0_carry__0_n_1\,
      CO(1) => \time_out_settle0_carry__0_n_2\,
      CO(0) => \time_out_settle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_time_out_settle0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \time_out_settle0_carry__0_i_1__0_n_0\,
      S(2) => \time_out_settle0_carry__0_i_2__0_n_0\,
      S(1) => \time_out_settle0_carry__0_i_3__0_n_0\,
      S(0) => \time_out_settle0_carry__0_i_4__0_n_0\
    );
\time_out_settle0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(23),
      I1 => SETTLE_TIMEOUT(22),
      I2 => SETTLE_TIMEOUT(21),
      O => \time_out_settle0_carry__0_i_1__0_n_0\
    );
\time_out_settle0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(20),
      I1 => SETTLE_TIMEOUT(19),
      I2 => SETTLE_TIMEOUT(18),
      O => \time_out_settle0_carry__0_i_2__0_n_0\
    );
\time_out_settle0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(17),
      I1 => SETTLE_TIMEOUT(16),
      I2 => SETTLE_TIMEOUT(15),
      O => \time_out_settle0_carry__0_i_3__0_n_0\
    );
\time_out_settle0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(14),
      I1 => SETTLE_TIMEOUT(13),
      I2 => SETTLE_TIMEOUT(12),
      O => \time_out_settle0_carry__0_i_4__0_n_0\
    );
\time_out_settle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_settle0_carry__0_n_0\,
      CO(3) => \NLW_time_out_settle0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \time_out_settle0_carry__1_n_1\,
      CO(1) => \time_out_settle0_carry__1_n_2\,
      CO(0) => \time_out_settle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_time_out_settle0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \time_out_settle0_carry__1_i_1__0_n_0\,
      S(1) => \time_out_settle0_carry__1_i_2__0_n_0\,
      S(0) => \time_out_settle0_carry__1_i_3__0_n_0\
    );
\time_out_settle0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SETTLE_TIMEOUT(30),
      I1 => SETTLE_TIMEOUT(31),
      O => \time_out_settle0_carry__1_i_1__0_n_0\
    );
\time_out_settle0_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(29),
      I1 => SETTLE_TIMEOUT(28),
      I2 => SETTLE_TIMEOUT(27),
      O => \time_out_settle0_carry__1_i_2__0_n_0\
    );
\time_out_settle0_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(26),
      I1 => SETTLE_TIMEOUT(25),
      I2 => SETTLE_TIMEOUT(24),
      O => \time_out_settle0_carry__1_i_3__0_n_0\
    );
\time_out_settle0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(11),
      I1 => SETTLE_TIMEOUT(10),
      I2 => SETTLE_TIMEOUT(9),
      O => \time_out_settle0_carry_i_1__0_n_0\
    );
\time_out_settle0_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => SETTLE_TIMEOUT(8),
      I1 => SETTLE_TIMEOUT(7),
      I2 => settle_cnt_reg(7),
      I3 => settle_cnt_reg(6),
      I4 => SETTLE_TIMEOUT(6),
      O => \time_out_settle0_carry_i_2__0_n_0\
    );
\time_out_settle0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(5),
      I1 => settle_cnt_reg(5),
      I2 => SETTLE_TIMEOUT(4),
      I3 => settle_cnt_reg(4),
      I4 => settle_cnt_reg(3),
      I5 => SETTLE_TIMEOUT(3),
      O => \time_out_settle0_carry_i_3__0_n_0\
    );
\time_out_settle0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008241000041"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      I2 => SETTLE_TIMEOUT(1),
      I3 => settle_cnt_reg(2),
      I4 => SETTLE_TIMEOUT(2),
      I5 => SETTLE_TIMEOUT(0),
      O => \time_out_settle0_carry_i_4__0_n_0\
    );
\time_out_settle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \time_out_settle0_carry__1_n_1\,
      I1 => \settle_cnt[7]_i_1__0_n_0\,
      I2 => time_out_settle_reg_n_0,
      O => \time_out_settle_i_1__0_n_0\
    );
time_out_settle_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \time_out_settle_i_1__0_n_0\,
      Q => time_out_settle_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm_12 is
  port (
    \out\ : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl_en_hs_lpn_i : out STD_LOGIC;
    dl_rxulpsesc_reg_0 : out STD_LOGIC;
    dl_rxlpdtesc_reg_0 : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg\ : out STD_LOGIC;
    dl_en_hs_lpn_reg_0 : out STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_forcerxmode_t0 : out STD_LOGIC;
    \lp_st_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl_status_reg_bit_0_reg_0 : in STD_LOGIC;
    \lpdt_data_r_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    dl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\ : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    dl_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\ : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dl_forcerxmode_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm_12 : entity is "mipi_dphy_v4_1_3_rx_data_lane_sm";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm_12;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm_12 is
  signal \FSM_sequential_dl_rx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal SETTLE_TIMEOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of SETTLE_TIMEOUT : signal is std.standard.true;
  signal bit_cnt : STD_LOGIC;
  signal \bit_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal byte_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \byte_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \^dl0_errcontrol\ : STD_LOGIC;
  signal \^dl0_erresc\ : STD_LOGIC;
  signal \^dl0_ulpsactivenot\ : STD_LOGIC;
  signal dl_en_hs_lpn1_out : STD_LOGIC;
  signal \^dl_en_hs_lpn_i\ : STD_LOGIC;
  signal dl_en_hs_lpn_i_4_n_0 : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_enable_sync_i_n_17 : STD_LOGIC;
  signal dl_enable_sync_i_n_19 : STD_LOGIC;
  signal dl_enable_sync_i_n_2 : STD_LOGIC;
  signal dl_enable_sync_i_n_20 : STD_LOGIC;
  signal dl_enable_sync_i_n_21 : STD_LOGIC;
  signal dl_enable_sync_i_n_22 : STD_LOGIC;
  signal dl_enable_sync_i_n_23 : STD_LOGIC;
  signal dl_enable_sync_i_n_24 : STD_LOGIC;
  signal dl_enable_sync_i_n_25 : STD_LOGIC;
  signal dl_enable_sync_i_n_26 : STD_LOGIC;
  signal dl_enable_sync_i_n_27 : STD_LOGIC;
  signal dl_enable_sync_i_n_28 : STD_LOGIC;
  signal dl_enable_sync_i_n_29 : STD_LOGIC;
  signal dl_enable_sync_i_n_3 : STD_LOGIC;
  signal dl_enable_sync_i_n_30 : STD_LOGIC;
  signal dl_enable_sync_i_n_31 : STD_LOGIC;
  signal dl_enable_sync_i_n_32 : STD_LOGIC;
  signal dl_enable_sync_i_n_33 : STD_LOGIC;
  signal dl_enable_sync_i_n_34 : STD_LOGIC;
  signal dl_enable_sync_i_n_35 : STD_LOGIC;
  signal dl_enable_sync_i_n_36 : STD_LOGIC;
  signal dl_enable_sync_i_n_37 : STD_LOGIC;
  signal dl_enable_sync_i_n_38 : STD_LOGIC;
  signal dl_enable_sync_i_n_39 : STD_LOGIC;
  signal dl_enable_sync_i_n_4 : STD_LOGIC;
  signal dl_enable_sync_i_n_40 : STD_LOGIC;
  signal dl_enable_sync_i_n_41 : STD_LOGIC;
  signal dl_enable_sync_i_n_42 : STD_LOGIC;
  signal dl_enable_sync_i_n_43 : STD_LOGIC;
  signal dl_enable_sync_i_n_44 : STD_LOGIC;
  signal dl_enable_sync_i_n_45 : STD_LOGIC;
  signal dl_enable_sync_i_n_46 : STD_LOGIC;
  signal dl_enable_sync_i_n_47 : STD_LOGIC;
  signal dl_enable_sync_i_n_48 : STD_LOGIC;
  signal dl_enable_sync_i_n_49 : STD_LOGIC;
  signal dl_enable_sync_i_n_5 : STD_LOGIC;
  signal dl_enable_sync_i_n_50 : STD_LOGIC;
  signal dl_enable_sync_i_n_51 : STD_LOGIC;
  signal dl_enable_sync_i_n_6 : STD_LOGIC;
  signal dl_enable_sync_i_n_7 : STD_LOGIC;
  signal dl_errcontrol_i_10_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_12_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_13_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_14_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_16_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_17_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_18_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_4_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_6_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_8_n_0 : STD_LOGIC;
  signal dl_errcontrol_i_9_n_0 : STD_LOGIC;
  signal dl_erresc_i_2_n_0 : STD_LOGIC;
  signal dl_erresc_i_3_n_0 : STD_LOGIC;
  signal dl_erresc_i_4_n_0 : STD_LOGIC;
  signal dl_erresc_i_5_n_0 : STD_LOGIC;
  signal dl_erresc_i_6_n_0 : STD_LOGIC;
  signal dl_erresc_i_7_n_0 : STD_LOGIC;
  signal dl_forcerxmode_out_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_forcerxmode_ris_edge : STD_LOGIC;
  signal dl_forcerxmode_ris_edge0 : STD_LOGIC;
  signal dl_forcerxmode_sync_r : STD_LOGIC;
  signal \dl_rx_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal dl_rxlpdtesc_i_2_n_0 : STD_LOGIC;
  signal dl_rxlpdtesc_i_3_n_0 : STD_LOGIC;
  signal dl_rxlpdtesc_i_4_n_0 : STD_LOGIC;
  signal dl_rxlpdtesc_i_5_n_0 : STD_LOGIC;
  signal \^dl_rxlpdtesc_reg_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[1]_i_2_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[1]_i_3_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[2]_i_2_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_3_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_5_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_6_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_7_n_0\ : STD_LOGIC;
  signal \dl_rxtriggeresc[3]_i_8_n_0\ : STD_LOGIC;
  signal dl_rxulpsesc_i_1_n_0 : STD_LOGIC;
  signal \^dl_rxulpsesc_reg_0\ : STD_LOGIC;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dl_status_reg_bit_0_i_2_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_10_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_11_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_3_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_5_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_1_i_6_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_2 : STD_LOGIC;
  attribute DONT_TOUCH of dl_status_reg_bit_2 : signal is std.standard.true;
  signal dl_status_reg_bit_2_i_1_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_4_i_2_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6 : STD_LOGIC;
  attribute DONT_TOUCH of dl_status_reg_bit_6 : signal is std.standard.true;
  signal dl_status_reg_bit_626_out : STD_LOGIC;
  signal dl_status_reg_bit_6_i_11_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_12_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_13_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_6_n_0 : STD_LOGIC;
  signal dl_status_reg_bit_6_i_7_n_0 : STD_LOGIC;
  signal dl_stopstate : STD_LOGIC;
  signal dl_stopstate_i_10_n_0 : STD_LOGIC;
  signal dl_stopstate_i_11_n_0 : STD_LOGIC;
  signal dl_stopstate_i_12_n_0 : STD_LOGIC;
  signal dl_stopstate_i_14_n_0 : STD_LOGIC;
  signal dl_stopstate_i_15_n_0 : STD_LOGIC;
  signal dl_stopstate_i_3_n_0 : STD_LOGIC;
  signal dl_stopstate_i_7_n_0 : STD_LOGIC;
  signal dl_stopstate_i_8_n_0 : STD_LOGIC;
  signal dl_stopstate_i_9_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_2_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_3_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_4_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_5_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_7_n_0 : STD_LOGIC;
  signal dl_ulpsactivenot_i_8_n_0 : STD_LOGIC;
  signal errsyncesc_r_i_2_n_0 : STD_LOGIC;
  signal errsyncesc_r_i_3_n_0 : STD_LOGIC;
  signal errsyncesc_r_i_4_n_0 : STD_LOGIC;
  signal errsyncesc_r_reg_n_0 : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_5_n_0\ : STD_LOGIC;
  signal lp_00_r : STD_LOGIC;
  signal \lp_00_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal \lp_01_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal \lp_10_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_11_r : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal lp_11_r_i_2_n_0 : STD_LOGIC;
  signal lp_11_r_nxt : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal lp_clk_i_3_n_0 : STD_LOGIC;
  signal lp_clk_i_7_n_0 : STD_LOGIC;
  signal lp_clk_i_9_n_0 : STD_LOGIC;
  signal lp_clk_reg_n_0 : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal lp_st_dup : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_st_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_1 : STD_LOGIC;
  signal lp_state_sync0_i_n_2 : STD_LOGIC;
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync0_i_n_5 : STD_LOGIC;
  signal lp_state_sync0_i_n_6 : STD_LOGIC;
  signal lp_state_sync0_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_1 : STD_LOGIC;
  signal lp_state_sync1_i_n_10 : STD_LOGIC;
  signal lp_state_sync1_i_n_2 : STD_LOGIC;
  signal lp_state_sync1_i_n_3 : STD_LOGIC;
  signal lp_state_sync1_i_n_4 : STD_LOGIC;
  signal lp_state_sync1_i_n_5 : STD_LOGIC;
  signal lp_state_sync1_i_n_6 : STD_LOGIC;
  signal lp_state_sync1_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_9 : STD_LOGIC;
  signal \lpdt_data_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \lpdt_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in66_in : STD_LOGIC;
  signal rxwaitesc_r : STD_LOGIC;
  signal rxwaitesc_r_i_1_n_0 : STD_LOGIC;
  signal rxwaitesc_r_i_2_n_0 : STD_LOGIC;
  signal rxwaitesc_r_i_3_n_0 : STD_LOGIC;
  signal rxwaitesc_r_reg_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \settle_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal settle_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \time_out_settle0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_1\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_2\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_3\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_1\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_2\ : STD_LOGIC;
  signal \time_out_settle0_carry__1_n_3\ : STD_LOGIC;
  signal time_out_settle0_carry_i_1_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_2_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_3_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_4_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_1 : STD_LOGIC;
  signal time_out_settle0_carry_n_2 : STD_LOGIC;
  signal time_out_settle0_carry_n_3 : STD_LOGIC;
  signal time_out_settle_i_1_n_0 : STD_LOGIC;
  signal time_out_settle_reg_n_0 : STD_LOGIC;
  signal NLW_time_out_settle0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_settle0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_out_settle0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_settle0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_7\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_9\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_13\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_16\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_17\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[4]_i_18\ : label is "soft_lutpair105";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[0]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[1]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[2]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[3]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[4]\ : label is "DL_RX_ESC_ABORT:00000,DL_RX_ESC_SPACE:00010,DL_RX_ESC_MARK0:00101,DL_RX_ERR_CTRL2:00110,DL_RX_ERR_CTRL1:01010,DL_RX_HS_RQST:00111,DL_RX_STOP:00001,DL_RX_ERR_CTRL0:01001,DL_RX_ULPSESC_MARK1:01110,DL_RX_INIT_DONE:01100,DL_RX_BEGIN:01101,DL_RX_ESC_MARK1:00100,DL_RX_ESC_GO:01111,DL_RX_LP_RQST:01000,DL_RX_HS_ABORT:10001,DL_RX_ESC_RQST:10010,DL_RX_LP_YIELD:10000,DL_RX_HS_RUN:10011,DL_RX_HS_SYNC:01011,DL_RX_ULPSESC:00011";
  attribute SOFT_HLUTNM of \bit_cnt[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \byte_cnt[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \byte_cnt[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of dl_en_hs_lpn_i_4 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of dl_errcontrol_i_10 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of dl_errcontrol_i_12 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of dl_errcontrol_i_13 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of dl_errcontrol_i_14 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of dl_errcontrol_i_17 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of dl_errcontrol_i_8 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of dl_errcontrol_i_9 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of dl_erresc_i_5 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of dl_erresc_i_7 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of dl_rxlpdtesc_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of dl_rxlpdtesc_i_4 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of dl_rxlpdtesc_i_5 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[1]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[1]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dl_rxtriggeresc[3]_i_8\ : label is "soft_lutpair108";
  attribute DONT_TOUCH of dl_status_reg_bit_2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_reg_bit_2_reg : label is "yes";
  attribute SOFT_HLUTNM of dl_status_reg_bit_6_i_12 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of dl_status_reg_bit_6_i_13 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of dl_status_reg_bit_6_i_7 : label is "soft_lutpair102";
  attribute DONT_TOUCH of dl_status_reg_bit_6_reg : label is std.standard.true;
  attribute KEEP of dl_status_reg_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM of dl_stopstate_i_12 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of dl_stopstate_i_14 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of dl_stopstate_i_15 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of dl_stopstate_i_3 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_5 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_7 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_8 : label is "soft_lutpair96";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\ : label is std.standard.true;
  attribute KEEP of \en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\ : label is "yes";
  attribute SOFT_HLUTNM of errsyncesc_r_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of errsyncesc_r_i_3 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of errsyncesc_r_i_4 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \lp_00_r_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \lp_10_r_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of lp_11_r_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of lp_clk_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \lp_st_cnt[0]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \lpdt_data_r[7]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \settle_cnt[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \settle_cnt[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \settle_cnt[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \settle_cnt[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \settle_cnt[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \settle_cnt[6]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of time_out_settle_i_1 : label is "soft_lutpair99";
begin
  dl0_errcontrol <= \^dl0_errcontrol\;
  dl0_erresc <= \^dl0_erresc\;
  dl0_ulpsactivenot <= \^dl0_ulpsactivenot\;
  dl_en_hs_lpn_i <= \^dl_en_hs_lpn_i\;
  dl_rxlpdtesc_reg_0 <= \^dl_rxlpdtesc_reg_0\;
  dl_rxulpsesc_reg_0 <= \^dl_rxulpsesc_reg_0\;
  dl_status_reg(4) <= dl_status_reg_bit_6;
  dl_status_reg(3) <= \^dl_status_reg\(3);
  dl_status_reg(2) <= dl_status_reg_bit_2;
  dl_status_reg(1 downto 0) <= \^dl_status_reg\(1 downto 0);
\FSM_sequential_dl_rx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD000000010000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[0]_i_7_n_0\,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(0),
      I4 => dl_status_reg_bit_0_reg_0,
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[0]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[0]_i_7_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(4),
      I4 => \dl_rx_state__0\(1),
      I5 => dl_status_reg_bit_0_reg_0,
      O => \FSM_sequential_dl_rx_state[1]_i_8_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEE10108181"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      I3 => lp_00_r,
      I4 => \dl_rx_state__0\(1),
      I5 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[2]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A00C0000000000"
    )
        port map (
      I0 => lp_10_r,
      I1 => \FSM_sequential_dl_rx_state[2]_i_8_n_0\,
      I2 => \dl_rx_state__0\(0),
      I3 => lp_01_r,
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[2]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_10_r,
      O => \FSM_sequential_dl_rx_state[2]_i_7_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[2]_i_8_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      I3 => lp_01_r,
      I4 => \dl_rx_state__0\(1),
      I5 => \FSM_sequential_dl_rx_state[3]_i_6_n_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3380008000800091"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(0),
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888D88"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \FSM_sequential_dl_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F1000011110000"
    )
        port map (
      I0 => \settle_cnt[7]_i_1_n_0\,
      I1 => lp_11_r_reg_n_0,
      I2 => dl_errcontrol_i_9_n_0,
      I3 => \dl_rx_state__0\(0),
      I4 => dl_status_reg_bit_0_reg_0,
      I5 => lp_00_r,
      O => \FSM_sequential_dl_rx_state[4]_i_11_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_13_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F80088"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_17_n_0\,
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_10_r,
      I5 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_15_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_16_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_00_r,
      I2 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[4]_i_17_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \dl_rx_state__0\(4),
      O => \FSM_sequential_dl_rx_state[4]_i_18_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => dl_errcontrol_i_14_n_0,
      I1 => \dl_rx_state__0\(0),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => \lpdt_data_r_reg[0]_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_19_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000012120000"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(0),
      I4 => lp_11_r_reg_n_0,
      I5 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[4]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF04040C0C0404"
    )
        port map (
      I0 => dl_errcontrol_i_17_n_0,
      I1 => \dl_rx_state__0\(4),
      I2 => dl_ulpsactivenot_i_3_n_0,
      I3 => dl_errcontrol_i_8_n_0,
      I4 => lp_10_r,
      I5 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[4]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF22222F22"
    )
        port map (
      I0 => \^dl_rxulpsesc_reg_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_16_n_0\,
      I2 => dl_errcontrol_i_14_n_0,
      I3 => \FSM_sequential_dl_rx_state[4]_i_17_n_0\,
      I4 => dl_errcontrol_i_12_n_0,
      I5 => \FSM_sequential_dl_rx_state[4]_i_18_n_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_6_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030200020002000"
    )
        port map (
      I0 => lp_01_r,
      I1 => dl_errcontrol_i_8_n_0,
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      I4 => time_out_settle_reg_n_0,
      I5 => dl_status_reg_bit_4_reg_0,
      O => \FSM_sequential_dl_rx_state[4]_i_7_n_0\
    );
\FSM_sequential_dl_rx_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F4"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => lp_01_r,
      I2 => lp_10_r,
      I3 => dl_ulpsactivenot_i_2_n_0,
      I4 => \dl_rx_state__0\(3),
      I5 => \FSM_sequential_dl_rx_state[4]_i_19_n_0\,
      O => \FSM_sequential_dl_rx_state[4]_i_8_n_0\
    );
\FSM_sequential_dl_rx_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => dl_enable_sync_i_n_5,
      PRE => core_rst,
      Q => \dl_rx_state__0\(0)
    );
\FSM_sequential_dl_rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      CLR => core_rst,
      D => dl_enable_sync_i_n_4,
      Q => \dl_rx_state__0\(1)
    );
\FSM_sequential_dl_rx_state_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => lp_state_sync0_i_n_1,
      PRE => core_rst,
      Q => \dl_rx_state__0\(2)
    );
\FSM_sequential_dl_rx_state_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => dl_enable_sync_i_n_3,
      PRE => core_rst,
      Q => \dl_rx_state__0\(3)
    );
\FSM_sequential_dl_rx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      CLR => core_rst,
      D => dl_enable_sync_i_n_2,
      Q => \dl_rx_state__0\(4)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFFB00"
    )
        port map (
      I0 => dl_state(1),
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2_n_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\,
      I3 => \gen_hs_high_rates_spec_v1_1.stopstate_i_5_n_0\,
      I4 => dl_state(0),
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I2 => rxactivehs_coreclk_sync_r,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_2_n_0\
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFE0"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_5_n_0\,
      I3 => dl_state(1),
      O => dl_en_hs_lpn_reg_0
    );
\bit_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_00_r,
      O => \bit_cnt[2]_i_2_n_0\
    );
\bit_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(4),
      I4 => \dl_rx_state__0\(1),
      I5 => rxwaitesc_r_reg_n_0,
      O => bit_cnt
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_1,
      Q => \bit_cnt_reg_n_0_[0]\,
      R => '0'
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_49,
      Q => \bit_cnt_reg_n_0_[1]\,
      R => '0'
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_50,
      Q => \bit_cnt_reg_n_0_[2]\,
      R => '0'
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_51,
      Q => p_2_in66_in,
      R => '0'
    );
\byte_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => byte_cnt(0),
      I1 => \byte_cnt[1]_i_2_n_0\,
      I2 => byte_cnt(1),
      I3 => dl_enable_sync_i_n_17,
      O => \byte_cnt[0]_i_1_n_0\
    );
\byte_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => \byte_cnt[1]_i_2_n_0\,
      I2 => byte_cnt(0),
      I3 => dl_enable_sync_i_n_17,
      O => \byte_cnt[1]_i_1_n_0\
    );
\byte_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt[2]_i_2_n_0\,
      I4 => byte_cnt(0),
      I5 => byte_cnt(1),
      O => \byte_cnt[1]_i_2_n_0\
    );
\byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \byte_cnt[0]_i_1_n_0\,
      Q => byte_cnt(0),
      R => '0'
    );
\byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \byte_cnt[1]_i_1_n_0\,
      Q => byte_cnt(1),
      R => '0'
    );
dl_en_hs_lpn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => lp_11_r_reg_n_0,
      I2 => time_out_settle_reg_n_0,
      I3 => dl_status_reg_bit_4_reg_0,
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => dl_en_hs_lpn1_out
    );
dl_en_hs_lpn_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dl_status_reg_bit_4_reg_0,
      I1 => time_out_settle_reg_n_0,
      I2 => \settle_cnt[7]_i_1_n_0\,
      O => dl_en_hs_lpn_i_4_n_0
    );
dl_en_hs_lpn_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_48,
      Q => \^dl_en_hs_lpn_i\
    );
dl_enable_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14\
     port map (
      D(3) => dl_enable_sync_i_n_2,
      D(2) => dl_enable_sync_i_n_3,
      D(1) => dl_enable_sync_i_n_4,
      D(0) => dl_enable_sync_i_n_5,
      E(0) => dl_enable_sync_i_n_21,
      \FSM_sequential_dl_rx_state_reg[0]\ => dl_enable_sync_i_n_17,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => lp_state_sync0_i_n_7,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => \FSM_sequential_dl_rx_state[0]_i_4_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => lp_state_sync1_i_n_4,
      \FSM_sequential_dl_rx_state_reg[1]\ => lp_state_sync1_i_n_7,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => dl_errcontrol_i_9_n_0,
      \FSM_sequential_dl_rx_state_reg[1]_1\ => lp_state_sync1_i_n_9,
      \FSM_sequential_dl_rx_state_reg[2]\ => dl_enable_sync_i_n_28,
      \FSM_sequential_dl_rx_state_reg[3]\ => \FSM_sequential_dl_rx_state[3]_i_2_n_0\,
      \FSM_sequential_dl_rx_state_reg[3]_0\ => \FSM_sequential_dl_rx_state[3]_i_3_n_0\,
      \FSM_sequential_dl_rx_state_reg[3]_1\ => lp_state_sync0_i_n_2,
      \FSM_sequential_dl_rx_state_reg[4]\ => dl_enable_sync_i_n_19,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => \FSM_sequential_dl_rx_state[4]_i_11_n_0\,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      bit_cnt => bit_cnt,
      \bit_cnt_reg[0]\ => dl_enable_sync_i_n_1,
      \bit_cnt_reg[0]_0\ => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_1\ => rxwaitesc_r_reg_n_0,
      \bit_cnt_reg[0]_2\ => \lpdt_data_r[7]_i_3_n_0\,
      \bit_cnt_reg[1]\ => dl_enable_sync_i_n_49,
      \bit_cnt_reg[1]_0\ => \bit_cnt[2]_i_2_n_0\,
      \bit_cnt_reg[1]_1\ => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[2]\ => dl_enable_sync_i_n_50,
      \bit_cnt_reg[2]_0\ => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[3]\ => dl_enable_sync_i_n_51,
      byte_cnt(1 downto 0) => byte_cnt(1 downto 0),
      \byte_cnt_reg[0]\ => \^dl_rxulpsesc_reg_0\,
      \byte_cnt_reg[1]\ => dl_enable_sync_i_n_37,
      \byte_cnt_reg[1]_0\(0) => dl_enable_sync_i_n_38,
      cl_rxclkactivehs_reg => dl_enable_sync_i_n_43,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_errcontrol => \^dl0_errcontrol\,
      dl0_erresc => \^dl0_erresc\,
      dl0_ulpsactivenot => \^dl0_ulpsactivenot\,
      dl_en_hs_lpn1_out => dl_en_hs_lpn1_out,
      dl_en_hs_lpn_reg => dl_enable_sync_i_n_48,
      dl_en_hs_lpn_reg_0 => dl_en_hs_lpn_i_4_n_0,
      dl_en_hs_lpn_reg_1 => dl_status_reg_bit_0_i_2_n_0,
      dl_en_hs_lpn_reg_2 => \^dl_en_hs_lpn_i\,
      dl_errcontrol_i_2_0 => dl_errcontrol_i_18_n_0,
      dl_errcontrol_reg => dl_enable_sync_i_n_46,
      dl_errcontrol_reg_0 => dl_errcontrol_i_8_n_0,
      dl_errcontrol_reg_1 => lp_state_sync0_i_n_3,
      dl_errcontrol_reg_2 => dl_errcontrol_i_4_n_0,
      dl_errcontrol_reg_3 => lp_state_sync1_i_n_1,
      dl_errcontrol_reg_4 => dl_errcontrol_i_6_n_0,
      dl_erresc_reg => dl_enable_sync_i_n_22,
      dl_erresc_reg_0 => dl_erresc_i_2_n_0,
      dl_erresc_reg_1 => dl_erresc_i_3_n_0,
      dl_erresc_reg_2 => dl_erresc_i_4_n_0,
      dl_erresc_reg_3 => dl_erresc_i_5_n_0,
      dl_forcerxmode_ris_edge => dl_forcerxmode_ris_edge,
      \dl_rxtriggeresc_reg[0]\ => \dl_rxtriggeresc[3]_i_3_n_0\,
      \dl_rxtriggeresc_reg[1]\ => \dl_rxtriggeresc[1]_i_3_n_0\,
      \dl_rxtriggeresc_reg[1]_0\ => \dl_rxtriggeresc[1]_i_2_n_0\,
      \dl_rxtriggeresc_reg[2]\ => dl_rxlpdtesc_i_4_n_0,
      \dl_rxtriggeresc_reg[2]_0\ => \dl_rxtriggeresc[2]_i_2_n_0\,
      \dl_rxtriggeresc_reg[3]\(7) => \lpdt_data_r_reg_n_0_[7]\,
      \dl_rxtriggeresc_reg[3]\(6) => \lpdt_data_r_reg_n_0_[6]\,
      \dl_rxtriggeresc_reg[3]\(5) => \lpdt_data_r_reg_n_0_[5]\,
      \dl_rxtriggeresc_reg[3]\(4) => \lpdt_data_r_reg_n_0_[4]\,
      \dl_rxtriggeresc_reg[3]\(3) => \lpdt_data_r_reg_n_0_[3]\,
      \dl_rxtriggeresc_reg[3]\(2) => \lpdt_data_r_reg_n_0_[2]\,
      \dl_rxtriggeresc_reg[3]\(1) => \lpdt_data_r_reg_n_0_[1]\,
      \dl_rxtriggeresc_reg[3]\(0) => \lpdt_data_r_reg_n_0_[0]\,
      dl_rxvalidesc_reg => \^dl_rxlpdtesc_reg_0\,
      dl_status_reg(2) => dl_status_reg_bit_6,
      dl_status_reg(1) => \^dl_status_reg\(3),
      dl_status_reg(0) => \^dl_status_reg\(1),
      dl_status_reg_bit_1_i_2_0 => dl_errcontrol_i_14_n_0,
      dl_status_reg_bit_1_i_2_1 => dl_stopstate_i_15_n_0,
      dl_status_reg_bit_1_reg => dl_enable_sync_i_n_41,
      dl_status_reg_bit_1_reg_0 => dl_ulpsactivenot_i_8_n_0,
      dl_status_reg_bit_1_reg_1 => dl_status_reg_bit_1_i_3_n_0,
      dl_status_reg_bit_1_reg_2 => dl_status_reg_bit_1_i_5_n_0,
      dl_status_reg_bit_1_reg_3 => dl_status_reg_bit_1_i_6_n_0,
      dl_status_reg_bit_1_reg_4 => dl_status_reg_bit_1_i_11_n_0,
      dl_status_reg_bit_4_reg => dl_status_reg_bit_0_reg_0,
      dl_status_reg_bit_4_reg_0 => dl_status_reg_bit_4_i_2_n_0,
      dl_status_reg_bit_4_reg_1 => dl_status_reg_bit_4_reg_0,
      dl_status_reg_bit_626_out => dl_status_reg_bit_626_out,
      dl_status_reg_bit_6_i_5 => dl_status_reg_bit_6_i_12_n_0,
      dl_status_reg_bit_6_i_5_0 => \FSM_sequential_dl_rx_state[4]_i_13_n_0\,
      dl_status_reg_bit_6_i_5_1 => dl_status_reg_bit_6_i_13_n_0,
      dl_status_reg_bit_6_reg => lp_state_sync1_i_n_6,
      dl_status_reg_bit_6_reg_0 => lp_state_sync1_i_n_3,
      dl_status_reg_bit_6_reg_1 => dl_status_reg_bit_6_i_6_n_0,
      dl_status_reg_bit_6_reg_2 => dl_errcontrol_i_12_n_0,
      dl_status_reg_bit_6_reg_3 => dl_status_reg_bit_6_i_7_n_0,
      dl_stopstate => dl_stopstate,
      dl_stopstate_reg(0) => dl_enable_sync_i_n_23,
      dl_stopstate_reg_0 => lp_11_r_reg_n_0,
      dl_stopstate_reg_1 => lp_state_sync0_i_n_4,
      dl_stopstate_reg_2 => dl_stopstate_i_7_n_0,
      dl_stopstate_reg_3 => dl_stopstate_i_8_n_0,
      dl_stopstate_reg_4 => dl_stopstate_i_9_n_0,
      dl_stopstate_reg_5 => dl_stopstate_i_10_n_0,
      dl_stopstate_reg_6 => dl_stopstate_i_11_n_0,
      dl_stopstate_reg_7 => dl_stopstate_i_3_n_0,
      dl_stopstate_reg_8 => lp_state_sync0_i_n_5,
      dl_ulpsactivenot_reg => dl_enable_sync_i_n_44,
      dl_ulpsactivenot_reg_0 => dl_ulpsactivenot_i_3_n_0,
      dl_ulpsactivenot_reg_1 => dl_ulpsactivenot_i_2_n_0,
      dl_ulpsactivenot_reg_2 => dl_ulpsactivenot_i_4_n_0,
      dl_ulpsactivenot_reg_3 => dl_ulpsactivenot_i_5_n_0,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg\ => dl_enable_sync_i_n_42,
      errsyncesc_r_reg => dl_enable_sync_i_n_47,
      errsyncesc_r_reg_0 => errsyncesc_r_i_2_n_0,
      errsyncesc_r_reg_1 => errsyncesc_r_reg_n_0,
      errsyncesc_r_reg_2 => errsyncesc_r_i_3_n_0,
      errsyncesc_r_reg_3 => errsyncesc_r_i_4_n_0,
      lp_00_r => lp_00_r,
      lp_00_r_reg => dl_enable_sync_i_n_20,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_reg => dl_enable_sync_i_n_40,
      lp_clk_reg => dl_enable_sync_i_n_39,
      lp_clk_reg_0 => dl_enable_sync_i_n_45,
      lp_clk_reg_1 => lp_clk_i_3_n_0,
      lp_clk_reg_2 => lp_clk_i_7_n_0,
      lp_clk_reg_3 => lp_clk_reg_n_0,
      lp_clk_reg_4 => lp_state_sync1_i_n_5,
      \lpdt_data_r_reg[0]\(7) => dl_enable_sync_i_n_29,
      \lpdt_data_r_reg[0]\(6) => dl_enable_sync_i_n_30,
      \lpdt_data_r_reg[0]\(5) => dl_enable_sync_i_n_31,
      \lpdt_data_r_reg[0]\(4) => dl_enable_sync_i_n_32,
      \lpdt_data_r_reg[0]\(3) => dl_enable_sync_i_n_33,
      \lpdt_data_r_reg[0]\(2) => dl_enable_sync_i_n_34,
      \lpdt_data_r_reg[0]\(1) => dl_enable_sync_i_n_35,
      \lpdt_data_r_reg[0]\(0) => dl_enable_sync_i_n_36,
      \lpdt_data_r_reg[0]_0\ => \lpdt_data_r_reg[0]_0\,
      \lpdt_data_r_reg[7]\(3) => dl_enable_sync_i_n_24,
      \lpdt_data_r_reg[7]\(2) => dl_enable_sync_i_n_25,
      \lpdt_data_r_reg[7]\(1) => dl_enable_sync_i_n_26,
      \lpdt_data_r_reg[7]\(0) => dl_enable_sync_i_n_27,
      \out\ => \out\,
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      p_2_in66_in => p_2_in66_in,
      rxwaitesc_r => rxwaitesc_r,
      s_level_out_d2_reg_0 => dl_enable_sync_i_n_6,
      s_level_out_d2_reg_1 => dl_enable_sync_i_n_7,
      system_rst => system_rst
    );
dl_errcontrol_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_01_r,
      I1 => \dl_rx_state__0\(0),
      O => dl_errcontrol_i_10_n_0
    );
dl_errcontrol_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => dl_errcontrol_i_12_n_0
    );
dl_errcontrol_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      I3 => \lpdt_data_r_reg[0]_0\,
      O => dl_errcontrol_i_13_n_0
    );
dl_errcontrol_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      O => dl_errcontrol_i_14_n_0
    );
dl_errcontrol_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => errsyncesc_r_i_2_n_0,
      I5 => \dl_rx_state__0\(0),
      O => dl_errcontrol_i_16_n_0
    );
dl_errcontrol_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(1),
      I2 => lp_01_r,
      O => dl_errcontrol_i_17_n_0
    );
dl_errcontrol_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A800000000"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => lp_01_r,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => dl_errcontrol_i_18_n_0
    );
dl_errcontrol_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000001010"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => dl_errcontrol_i_12_n_0,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => lp_00_r,
      O => dl_errcontrol_i_4_n_0
    );
dl_errcontrol_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => dl_errcontrol_i_16_n_0,
      I1 => dl_ulpsactivenot_i_3_n_0,
      I2 => \dl_rx_state__0\(4),
      I3 => dl_errcontrol_i_17_n_0,
      I4 => lp_11_r_reg_n_0,
      I5 => lp_10_r,
      O => dl_errcontrol_i_6_n_0
    );
dl_errcontrol_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(0),
      O => dl_errcontrol_i_8_n_0
    );
dl_errcontrol_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      O => dl_errcontrol_i_9_n_0
    );
dl_errcontrol_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_46,
      Q => \^dl0_errcontrol\
    );
dl_erresc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAFAAAEAAAE"
    )
        port map (
      I0 => dl_erresc_i_6_n_0,
      I1 => dl_erresc_i_7_n_0,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => dl_rxlpdtesc_i_5_n_0,
      I4 => \lpdt_data_r_reg_n_0_[1]\,
      I5 => \dl_rxtriggeresc[1]_i_2_n_0\,
      O => dl_erresc_i_2_n_0
    );
dl_erresc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[3]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      I2 => \lpdt_data_r_reg_n_0_[4]\,
      I3 => \lpdt_data_r_reg_n_0_[2]\,
      I4 => byte_cnt(1),
      I5 => byte_cnt(0),
      O => dl_erresc_i_3_n_0
    );
dl_erresc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002231113031"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => dl_rxlpdtesc_i_5_n_0,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[7]\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => dl_erresc_i_4_n_0
    );
dl_erresc_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rxwaitesc_r_reg_n_0,
      I1 => \^dl_rxlpdtesc_reg_0\,
      I2 => \^dl_rxulpsesc_reg_0\,
      O => dl_erresc_i_5_n_0
    );
dl_erresc_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => \lpdt_data_r_reg_n_0_[6]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \lpdt_data_r_reg_n_0_[2]\,
      I4 => byte_cnt(1),
      I5 => byte_cnt(0),
      O => dl_erresc_i_6_n_0
    );
dl_erresc_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8E8A"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => \lpdt_data_r_reg_n_0_[7]\,
      I2 => \lpdt_data_r_reg_n_0_[6]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => dl_rxlpdtesc_i_4_n_0,
      O => dl_erresc_i_7_n_0
    );
dl_erresc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_22,
      Q => \^dl0_erresc\,
      R => '0'
    );
dl_errsyncesc_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => errsyncesc_r_reg_n_0,
      Q => dl0_errsyncesc
    );
dl_forcerxmode_ris_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_ris_edge0,
      Q => dl_forcerxmode_ris_edge,
      R => '0'
    );
dl_forcerxmode_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_15\
     port map (
      Q(1 downto 0) => lp_st_out(1 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_forcerxmode => dl0_forcerxmode,
      dl_forcerxmode_out => dl_forcerxmode_out,
      dl_forcerxmode_ris_edge0 => dl_forcerxmode_ris_edge0,
      dl_forcerxmode_sync_r => dl_forcerxmode_sync_r,
      dl_forcerxmode_t0 => dl_forcerxmode_t0,
      \dl_lp_st_t_reg[1]\(1 downto 0) => Q(1 downto 0),
      \lp_st_out_reg[1]\(1 downto 0) => \lp_st_out_reg[1]_0\(1 downto 0),
      \out\ => dl_forcerxmode_out_i(0)
    );
dl_forcerxmode_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_forcerxmode_out_i(0),
      Q => dl_forcerxmode_sync_r,
      R => '0'
    );
\dl_rxdataesc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_36,
      Q => dl0_rxdataesc(0)
    );
\dl_rxdataesc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_35,
      Q => dl0_rxdataesc(1)
    );
\dl_rxdataesc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_34,
      Q => dl0_rxdataesc(2)
    );
\dl_rxdataesc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_33,
      Q => dl0_rxdataesc(3)
    );
\dl_rxdataesc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_32,
      Q => dl0_rxdataesc(4)
    );
\dl_rxdataesc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_31,
      Q => dl0_rxdataesc(5)
    );
\dl_rxdataesc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_30,
      Q => dl0_rxdataesc(6)
    );
\dl_rxdataesc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_38,
      CLR => core_rst,
      D => dl_enable_sync_i_n_29,
      Q => dl0_rxdataesc(7)
    );
dl_rxescclk_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_39,
      Q => dl0_rxclkesc
    );
dl_rxlpdtesc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => rxwaitesc_r_reg_n_0,
      I1 => \^dl_rxulpsesc_reg_0\,
      I2 => dl_rxlpdtesc_i_3_n_0,
      I3 => dl_rxlpdtesc_i_4_n_0,
      I4 => \^dl_rxlpdtesc_reg_0\,
      O => dl_rxlpdtesc_i_2_n_0
    );
dl_rxlpdtesc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => dl_rxlpdtesc_i_5_n_0,
      I1 => \lpdt_data_r_reg_n_0_[1]\,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[7]\,
      O => dl_rxlpdtesc_i_3_n_0
    );
dl_rxlpdtesc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[5]\,
      I1 => \lpdt_data_r_reg_n_0_[4]\,
      I2 => \lpdt_data_r_reg_n_0_[3]\,
      O => dl_rxlpdtesc_i_4_n_0
    );
dl_rxlpdtesc_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      O => dl_rxlpdtesc_i_5_n_0
    );
dl_rxlpdtesc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_rxlpdtesc_i_2_n_0,
      Q => \^dl_rxlpdtesc_reg_0\,
      R => rxwaitesc_r
    );
\dl_rxtriggeresc[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[6]\,
      I1 => \lpdt_data_r_reg_n_0_[7]\,
      O => \dl_rxtriggeresc[1]_i_2_n_0\
    );
\dl_rxtriggeresc[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[4]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      I2 => \lpdt_data_r_reg_n_0_[3]\,
      O => \dl_rxtriggeresc[1]_i_3_n_0\
    );
\dl_rxtriggeresc[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => \lpdt_data_r_reg_n_0_[2]\,
      O => \dl_rxtriggeresc[2]_i_2_n_0\
    );
\dl_rxtriggeresc[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => byte_cnt(1),
      I1 => byte_cnt(0),
      I2 => dl_erresc_i_5_n_0,
      I3 => \dl_rxtriggeresc[1]_i_2_n_0\,
      I4 => \dl_rxtriggeresc[3]_i_5_n_0\,
      I5 => \dl_rxtriggeresc[3]_i_6_n_0\,
      O => \dl_rxtriggeresc[3]_i_3_n_0\
    );
\dl_rxtriggeresc[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000020"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[5]\,
      I1 => \lpdt_data_r_reg_n_0_[4]\,
      I2 => \lpdt_data_r_reg_n_0_[1]\,
      I3 => \lpdt_data_r_reg_n_0_[0]\,
      I4 => \lpdt_data_r_reg_n_0_[3]\,
      I5 => \lpdt_data_r_reg_n_0_[2]\,
      O => \dl_rxtriggeresc[3]_i_5_n_0\
    );
\dl_rxtriggeresc[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001400"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_7_n_0\,
      I1 => \lpdt_data_r_reg_n_0_[0]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \dl_rxtriggeresc[3]_i_8_n_0\,
      I4 => \lpdt_data_r_reg_n_0_[6]\,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => \dl_rxtriggeresc[3]_i_6_n_0\
    );
\dl_rxtriggeresc[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[4]\,
      I1 => \lpdt_data_r_reg_n_0_[5]\,
      O => \dl_rxtriggeresc[3]_i_7_n_0\
    );
\dl_rxtriggeresc[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[2]\,
      I1 => \lpdt_data_r_reg_n_0_[3]\,
      O => \dl_rxtriggeresc[3]_i_8_n_0\
    );
\dl_rxtriggeresc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_27,
      Q => dl0_rxtriggeresc(0),
      R => '0'
    );
\dl_rxtriggeresc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_26,
      Q => dl0_rxtriggeresc(1),
      R => '0'
    );
\dl_rxtriggeresc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_25,
      Q => dl0_rxtriggeresc(2),
      R => '0'
    );
\dl_rxtriggeresc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_23,
      D => dl_enable_sync_i_n_24,
      Q => dl0_rxtriggeresc(3),
      R => '0'
    );
dl_rxulpsesc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => dl_ulpsactivenot_i_4_n_0,
      I1 => rxwaitesc_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      I3 => \^dl_rxulpsesc_reg_0\,
      O => dl_rxulpsesc_i_1_n_0
    );
dl_rxulpsesc_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_rxulpsesc_i_1_n_0,
      Q => \^dl_rxulpsesc_reg_0\,
      R => rxwaitesc_r
    );
dl_rxvalidesc_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_37,
      Q => dl0_rxvalidesc
    );
dl_status_reg_bit_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000208000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      I5 => lp_11_r_reg_n_0,
      O => dl_status_reg_bit_0_i_2_n_0
    );
dl_status_reg_bit_0_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync1_i_n_10,
      Q => \^dl_status_reg\(0)
    );
dl_status_reg_bit_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012000200000000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(0),
      I5 => lp_10_r,
      O => dl_status_reg_bit_1_i_10_n_0
    );
dl_status_reg_bit_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0038000"
    )
        port map (
      I0 => lp_10_r,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(0),
      I4 => lp_01_r,
      I5 => dl_ulpsactivenot_i_2_n_0,
      O => dl_status_reg_bit_1_i_11_n_0
    );
dl_status_reg_bit_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45004000"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => lp_00_r,
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      I4 => \^dl_rxulpsesc_reg_0\,
      I5 => dl_status_reg_bit_1_i_10_n_0,
      O => dl_status_reg_bit_1_i_3_n_0
    );
dl_status_reg_bit_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080B08080"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[4]_i_13_n_0\,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => dl_errcontrol_i_14_n_0,
      I4 => lp_01_r,
      I5 => \dl_rx_state__0\(0),
      O => dl_status_reg_bit_1_i_5_n_0
    );
dl_status_reg_bit_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010C00000000"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(4),
      I5 => lp_11_r_reg_n_0,
      O => dl_status_reg_bit_1_i_6_n_0
    );
dl_status_reg_bit_1_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_41,
      Q => \^dl_status_reg\(1)
    );
dl_status_reg_bit_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => dl_ulpsactivenot_i_4_n_0,
      I1 => rxwaitesc_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => dl_status_reg_bit_2,
      O => dl_status_reg_bit_2_i_1_n_0
    );
dl_status_reg_bit_2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_status_reg_bit_2_i_1_n_0,
      Q => dl_status_reg_bit_2,
      R => rxwaitesc_r
    );
dl_status_reg_bit_4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => dl_status_reg_bit_4_i_2_n_0
    );
dl_status_reg_bit_4_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_43,
      Q => \^dl_status_reg\(3)
    );
dl_status_reg_bit_6_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000047"
    )
        port map (
      I0 => lp_00_r,
      I1 => \dl_rx_state__0\(1),
      I2 => lp_01_r,
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      I5 => \dl_rx_state__0\(0),
      O => dl_status_reg_bit_6_i_11_n_0
    );
dl_status_reg_bit_6_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => lp_10_r,
      I2 => lp_01_r,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => \dl_rx_state__0\(3),
      O => dl_status_reg_bit_6_i_12_n_0
    );
dl_status_reg_bit_6_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(3),
      I4 => lp_11_r_reg_n_0,
      O => dl_status_reg_bit_6_i_13_n_0
    );
dl_status_reg_bit_6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88008AFF88FF8A"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(0),
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(3),
      I4 => \FSM_sequential_dl_rx_state[2]_i_7_n_0\,
      I5 => lp_11_r_reg_n_0,
      O => dl_status_reg_bit_6_i_6_n_0
    );
dl_status_reg_bit_6_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => lp_00_r,
      O => dl_status_reg_bit_6_i_7_n_0
    );
dl_status_reg_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_status_reg_bit_626_out,
      Q => dl_status_reg_bit_6
    );
dl_stopstate_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88CC88CCF8FCF8CC"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => dl_stopstate_i_14_n_0,
      I2 => dl_ulpsactivenot_i_8_n_0,
      I3 => lp_00_r,
      I4 => lp_10_r,
      I5 => dl_errcontrol_i_14_n_0,
      O => dl_stopstate_i_10_n_0
    );
dl_stopstate_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000A3A00000"
    )
        port map (
      I0 => dl_status_reg_bit_6_i_11_n_0,
      I1 => dl_stopstate_i_15_n_0,
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      I4 => lp_11_r_reg_n_0,
      I5 => dl_status_reg_bit_6_i_7_n_0,
      O => dl_stopstate_i_11_n_0
    );
dl_stopstate_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => dl_stopstate_i_12_n_0
    );
dl_stopstate_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => lp_11_r_reg_n_0,
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      O => dl_stopstate_i_14_n_0
    );
dl_stopstate_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_01_r,
      I2 => \^dl_rxulpsesc_reg_0\,
      O => dl_stopstate_i_15_n_0
    );
dl_stopstate_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"103010E0"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(4),
      I2 => dl_status_reg_bit_0_reg_0,
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      O => dl_stopstate_i_3_n_0
    );
dl_stopstate_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[3]_i_9_n_0\,
      I1 => \FSM_sequential_dl_rx_state[4]_i_18_n_0\,
      I2 => lp_00_r,
      I3 => \dl_rx_state__0\(0),
      I4 => lp_10_r,
      I5 => lp_01_r,
      O => dl_stopstate_i_7_n_0
    );
dl_stopstate_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0E0000000000"
    )
        port map (
      I0 => lp_01_r,
      I1 => lp_10_r,
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(3),
      I5 => \FSM_sequential_dl_rx_state[4]_i_13_n_0\,
      O => dl_stopstate_i_8_n_0
    );
dl_stopstate_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020203020"
    )
        port map (
      I0 => \lpdt_data_r[7]_i_3_n_0\,
      I1 => errsyncesc_r_i_2_n_0,
      I2 => lp_11_r_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      I4 => \^dl_rxulpsesc_reg_0\,
      I5 => dl_ulpsactivenot_i_3_n_0,
      O => dl_stopstate_i_9_n_0
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_40,
      Q => dl_stopstate
    );
dl_ulpsactivenot_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      O => dl_ulpsactivenot_i_2_n_0
    );
dl_ulpsactivenot_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(0),
      O => dl_ulpsactivenot_i_3_n_0
    );
dl_ulpsactivenot_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[0]\,
      I1 => \lpdt_data_r_reg_n_0_[6]\,
      I2 => \lpdt_data_r_reg_n_0_[7]\,
      I3 => \dl_rxtriggeresc[1]_i_3_n_0\,
      I4 => dl_ulpsactivenot_i_7_n_0,
      I5 => \lpdt_data_r_reg_n_0_[1]\,
      O => dl_ulpsactivenot_i_4_n_0
    );
dl_ulpsactivenot_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => dl_ulpsactivenot_i_8_n_0,
      I1 => lp_10_r,
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(4),
      I4 => \^dl_rxulpsesc_reg_0\,
      O => dl_ulpsactivenot_i_5_n_0
    );
dl_ulpsactivenot_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => byte_cnt(0),
      I1 => byte_cnt(1),
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      O => dl_ulpsactivenot_i_7_n_0
    );
dl_ulpsactivenot_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      O => dl_ulpsactivenot_i_8_n_0
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => dl_enable_sync_i_n_44,
      PRE => core_rst,
      Q => \^dl0_ulpsactivenot\
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(0),
      Q => SETTLE_TIMEOUT(0),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(1),
      Q => SETTLE_TIMEOUT(1),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(2),
      Q => SETTLE_TIMEOUT(2),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(3),
      Q => SETTLE_TIMEOUT(3),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(4),
      Q => SETTLE_TIMEOUT(4),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(5),
      Q => SETTLE_TIMEOUT(5),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(6),
      Q => SETTLE_TIMEOUT(6),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(7),
      Q => SETTLE_TIMEOUT(7),
      R => '0'
    );
\en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => D(8),
      Q => SETTLE_TIMEOUT(8),
      R => '0'
    );
errsyncesc_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_01_r,
      I2 => lp_00_r,
      O => errsyncesc_r_i_2_n_0
    );
errsyncesc_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000104"
    )
        port map (
      I0 => \dl_rx_state__0\(4),
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(0),
      O => errsyncesc_r_i_3_n_0
    );
errsyncesc_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_2_in66_in,
      I1 => lp_11_r_reg_n_0,
      I2 => \^dl_rxlpdtesc_reg_0\,
      O => errsyncesc_r_i_4_n_0
    );
errsyncesc_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_47,
      Q => errsyncesc_r_reg_n_0
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\,
      I2 => \gen_hs_high_rates_spec_v1_1.stopstate_i_5_n_0\,
      I3 => dl0_stopstate,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_reg\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001010100010"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => dl_state(1),
      I2 => dl_state(0),
      I3 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\,
      I4 => dl_stopstate,
      I5 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030513000"
    )
        port map (
      I0 => \^dl_en_hs_lpn_i\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I2 => rxactivehs_coreclk_sync_r,
      I3 => dl_state(1),
      I4 => dl_stopstate,
      I5 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E5F5E0F0F0F0E"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_stopstate,
      I2 => dl_state(1),
      I3 => \^dl_en_hs_lpn_i\,
      I4 => \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\,
      I5 => rxactivehs_coreclk_sync_r,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_5_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(28)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => SETTLE_TIMEOUT(22)
    );
\lp_00_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_00_r_i_1__0_n_0\
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_00_r_i_1__0_n_0\,
      Q => lp_00_r,
      R => lp_11_r
    );
\lp_01_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => \lp_01_r_i_1__0_n_0\
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_01_r_i_1__0_n_0\,
      Q => lp_01_r,
      R => lp_11_r
    );
\lp_10_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => \lp_10_r_i_1__0_n_0\
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_10_r_i_1__0_n_0\,
      Q => lp_10_r,
      R => lp_11_r
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt,
      Q => lp_11_r_dly,
      R => '0'
    );
lp_11_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[1]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[3]\,
      I3 => \lp_st_cnt_reg_n_0_[2]\,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => lp_11_r
    );
lp_11_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => lp_11_r_i_2_n_0
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_reg_n_0,
      Q => lp_11_r_nxt,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_i_2_n_0,
      Q => lp_11_r_reg_n_0,
      R => lp_11_r
    );
lp_clk_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(4),
      O => lp_clk_i_3_n_0
    );
lp_clk_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(1),
      I3 => lp_00_r,
      I4 => \dl_rx_state__0\(4),
      I5 => dl_status_reg_bit_0_reg_0,
      O => lp_clk_i_7_n_0
    );
lp_clk_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => dl_status_reg_bit_1_i_5_n_0,
      I1 => \FSM_sequential_dl_rx_state[4]_i_13_n_0\,
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => dl_status_reg_bit_6_i_13_n_0,
      I5 => dl_status_reg_bit_1_i_3_n_0,
      O => lp_clk_i_9_n_0
    );
lp_clk_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_enable_sync_i_n_45,
      Q => lp_clk_reg_n_0
    );
\lp_st_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[1]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[3]\,
      I3 => \lp_st_cnt_reg_n_0_[2]\,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => \lp_st_cnt[0]_i_2_n_0\
    );
\lp_st_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => lp_10_r,
      I2 => lp_01_r,
      I3 => lp_00_r,
      I4 => \lp_st_cnt_reg_n_0_[0]\,
      O => \lp_st_cnt[0]_i_3_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(0),
      Q => \lp_st_cnt_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(1),
      Q => \lp_st_cnt_reg_n_0_[1]\,
      R => '0'
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(2),
      Q => \lp_st_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(3),
      Q => \lp_st_cnt_reg_n_0_[3]\,
      R => '0'
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(4),
      Q => \lp_st_cnt_reg_n_0_[4]\,
      R => '0'
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => lp_st_dup(0),
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => lp_st_dup(1),
      R => '0'
    );
\lp_st_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_dup(0),
      Q => lp_st_out(0),
      R => '0'
    );
\lp_st_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_dup(1),
      Q => lp_st_out(1),
      R => '0'
    );
lp_state_sync0_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16\
     port map (
      D(0) => lp_state_sync0_i_n_1,
      \FSM_sequential_dl_rx_state[2]_i_2_0\ => \lpdt_data_r_reg[0]_0\,
      \FSM_sequential_dl_rx_state[3]_i_5_0\ => \FSM_sequential_dl_rx_state[3]_i_9_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]\ => lp_state_sync0_i_n_4,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => lp_state_sync0_i_n_5,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => lp_state_sync0_i_n_7,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => dl_status_reg_bit_0_reg_0,
      \FSM_sequential_dl_rx_state_reg[2]\ => dl_enable_sync_i_n_28,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state[2]_i_4_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_1\ => lp_11_r_reg_n_0,
      \FSM_sequential_dl_rx_state_reg[2]_2\ => \FSM_sequential_dl_rx_state[3]_i_2_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_3\ => \FSM_sequential_dl_rx_state[2]_i_5_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_4\ => \FSM_sequential_dl_rx_state[2]_i_7_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_5\ => \^dl_rxulpsesc_reg_0\,
      \FSM_sequential_dl_rx_state_reg[2]_6\ => dl_status_reg_bit_4_i_2_n_0,
      \FSM_sequential_dl_rx_state_reg[4]\ => lp_state_sync0_i_n_2,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => lp_state_sync0_i_n_6,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      core_clk => core_clk,
      dl_errcontrol_reg => dl_errcontrol_i_9_n_0,
      dl_errcontrol_reg_0 => dl_errcontrol_i_10_n_0,
      dl_errcontrol_reg_1 => lp_clk_i_3_n_0,
      dl_stopstate_i_2 => dl_stopstate_i_12_n_0,
      dl_stopstate_reg => errsyncesc_r_i_2_n_0,
      dl_stopstate_reg_0 => lp_state_sync1_i_n_6,
      lp_00_r => lp_00_r,
      lp_00_r_reg => lp_state_sync0_i_n_3,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_dly => lp_11_r_dly,
      \lp_st_cnt_reg[1]\(4) => \lp_st_cnt_reg_n_0_[4]\,
      \lp_st_cnt_reg[1]\(3) => \lp_st_cnt_reg_n_0_[3]\,
      \lp_st_cnt_reg[1]\(2) => \lp_st_cnt_reg_n_0_[2]\,
      \lp_st_cnt_reg[1]\(1) => \lp_st_cnt_reg_n_0_[1]\,
      \lp_st_cnt_reg[1]\(0) => \lp_st_cnt_reg_n_0_[0]\,
      \lp_st_cnt_reg[2]\(3 downto 0) => lp_st_cnt(4 downto 1),
      \lp_st_cnt_reg[4]\(1 downto 0) => lp_st_dup(1 downto 0),
      \lp_st_cnt_reg[4]_0\ => lp_state_sync(1),
      \out\ => lp_state_sync(0),
      rx_dl0_lp_dn => rx_dl0_lp_dn
    );
lp_state_sync1_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17\
     port map (
      D(0) => p_1_in(0),
      E(0) => lp_state_sync1_i_n_2,
      \FSM_sequential_dl_rx_state[0]_i_6_0\ => \lpdt_data_r_reg[0]_0\,
      \FSM_sequential_dl_rx_state_reg[0]\ => \FSM_sequential_dl_rx_state[4]_i_4_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => \FSM_sequential_dl_rx_state[4]_i_5_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => \FSM_sequential_dl_rx_state[4]_i_6_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => \FSM_sequential_dl_rx_state[4]_i_7_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_3\ => \FSM_sequential_dl_rx_state[4]_i_8_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_4\ => dl_ulpsactivenot_i_3_n_0,
      \FSM_sequential_dl_rx_state_reg[0]_5\ => lp_state_sync0_i_n_6,
      \FSM_sequential_dl_rx_state_reg[0]_6\ => \FSM_sequential_dl_rx_state[4]_i_13_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_7\ => \FSM_sequential_dl_rx_state[4]_i_15_n_0\,
      \FSM_sequential_dl_rx_state_reg[1]\ => \FSM_sequential_dl_rx_state_reg[1]_0\,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state[1]_i_8_n_0\,
      \FSM_sequential_dl_rx_state_reg[4]\ => lp_state_sync1_i_n_7,
      \FSM_sequential_dl_rx_state_reg[4]_0\ => lp_state_sync1_i_n_10,
      Q(4 downto 0) => \dl_rx_state__0\(4 downto 0),
      core_clk => core_clk,
      dl_errcontrol_reg => dl_errcontrol_i_13_n_0,
      dl_errcontrol_reg_0 => dl_errcontrol_i_14_n_0,
      dl_errcontrol_reg_1 => dl_enable_sync_i_n_6,
      dl_status_reg(1) => dl_status_reg_bit_6,
      dl_status_reg(0) => \^dl_status_reg\(0),
      dl_status_reg_bit_0_reg => dl_status_reg_bit_0_reg_0,
      dl_status_reg_bit_0_reg_0 => dl_errcontrol_i_8_n_0,
      dl_status_reg_bit_0_reg_1 => dl_enable_sync_i_n_19,
      dl_status_reg_bit_0_reg_2 => dl_status_reg_bit_0_i_2_n_0,
      dl_status_reg_bit_6_i_5_0 => dl_stopstate_i_3_n_0,
      dl_status_reg_bit_6_i_5_1 => \FSM_sequential_dl_rx_state[0]_i_7_n_0\,
      dl_status_reg_bit_6_reg => dl_enable_sync_i_n_20,
      dl_status_reg_bit_6_reg_0 => lp_11_r_reg_n_0,
      dl_status_reg_bit_6_reg_1 => dl_enable_sync_i_n_7,
      dl_status_reg_bit_6_reg_2 => dl_status_reg_bit_6_i_11_n_0,
      dl_status_reg_bit_6_reg_3 => \lpdt_data_r[7]_i_3_n_0\,
      lp_00_r => lp_00_r,
      lp_00_r_reg => lp_state_sync1_i_n_1,
      lp_00_r_reg_0 => lp_state_sync1_i_n_4,
      lp_00_r_reg_1 => lp_state_sync1_i_n_6,
      lp_10_r => lp_10_r,
      lp_10_r_reg => lp_state_sync1_i_n_5,
      lp_10_r_reg_0 => lp_state_sync1_i_n_9,
      lp_11_r_dly => lp_11_r_dly,
      lp_11_r_reg => lp_state_sync1_i_n_3,
      lp_clk_reg => lp_clk_i_9_n_0,
      lp_clk_reg_0 => dl_enable_sync_i_n_42,
      \lp_st_cnt_reg[0]\ => lp_state_sync(0),
      \lp_st_cnt_reg[0]_0\ => \lp_st_cnt[0]_i_2_n_0\,
      \lp_st_cnt_reg[0]_1\ => \lp_st_cnt[0]_i_3_n_0\,
      \lp_st_cnt_reg[0]_2\(1 downto 0) => lp_st_dup(1 downto 0),
      \lp_st_dup_reg[1]\(0) => lp_st_cnt(0),
      \out\ => lp_state_sync(1),
      rx_dl0_lp_dp => rx_dl0_lp_dp
    );
\lpdt_data_r[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(4),
      I3 => \dl_rx_state__0\(1),
      O => \lpdt_data_r[7]_i_3_n_0\
    );
\lpdt_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(0),
      Q => \lpdt_data_r_reg_n_0_[0]\
    );
\lpdt_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(1),
      Q => \lpdt_data_r_reg_n_0_[1]\
    );
\lpdt_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(2),
      Q => \lpdt_data_r_reg_n_0_[2]\
    );
\lpdt_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(3),
      Q => \lpdt_data_r_reg_n_0_[3]\
    );
\lpdt_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(4),
      Q => \lpdt_data_r_reg_n_0_[4]\
    );
\lpdt_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(5),
      Q => \lpdt_data_r_reg_n_0_[5]\
    );
\lpdt_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(6),
      Q => \lpdt_data_r_reg_n_0_[6]\
    );
\lpdt_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_enable_sync_i_n_21,
      CLR => core_rst,
      D => p_1_in(7),
      Q => \lpdt_data_r_reg_n_0_[7]\
    );
rxwaitesc_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \dl_rxtriggeresc[3]_i_3_n_0\,
      I1 => rxwaitesc_r_i_2_n_0,
      I2 => rxwaitesc_r_i_3_n_0,
      I3 => rxwaitesc_r_reg_n_0,
      O => rxwaitesc_r_i_1_n_0
    );
rxwaitesc_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[7]\,
      I1 => \lpdt_data_r_reg_n_0_[0]\,
      I2 => \lpdt_data_r_reg_n_0_[6]\,
      I3 => \^dl_rxulpsesc_reg_0\,
      I4 => \^dl_rxlpdtesc_reg_0\,
      I5 => rxwaitesc_r_reg_n_0,
      O => rxwaitesc_r_i_2_n_0
    );
rxwaitesc_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \lpdt_data_r_reg_n_0_[1]\,
      I1 => dl_rxlpdtesc_i_5_n_0,
      I2 => \lpdt_data_r_reg_n_0_[2]\,
      I3 => \lpdt_data_r_reg_n_0_[3]\,
      I4 => \lpdt_data_r_reg_n_0_[5]\,
      I5 => \lpdt_data_r_reg_n_0_[4]\,
      O => rxwaitesc_r_i_3_n_0
    );
rxwaitesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => rxwaitesc_r_i_1_n_0,
      Q => rxwaitesc_r_reg_n_0,
      R => rxwaitesc_r
    );
\settle_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => settle_cnt_reg(0),
      O => p_0_in(0)
    );
\settle_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => p_0_in(1)
    );
\settle_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => settle_cnt_reg(1),
      I1 => settle_cnt_reg(0),
      I2 => settle_cnt_reg(2),
      O => p_0_in(2)
    );
\settle_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => settle_cnt_reg(2),
      I1 => settle_cnt_reg(0),
      I2 => settle_cnt_reg(1),
      I3 => settle_cnt_reg(3),
      O => p_0_in(3)
    );
\settle_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => settle_cnt_reg(3),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(2),
      I4 => settle_cnt_reg(4),
      O => p_0_in(4)
    );
\settle_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      I5 => settle_cnt_reg(5),
      O => p_0_in(5)
    );
\settle_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => settle_cnt_reg(5),
      I1 => settle_cnt_reg(3),
      I2 => \settle_cnt[6]_i_2_n_0\,
      I3 => settle_cnt_reg(2),
      I4 => settle_cnt_reg(4),
      I5 => settle_cnt_reg(6),
      O => p_0_in(6)
    );
\settle_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => \settle_cnt[6]_i_2_n_0\
    );
\settle_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(4),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(3),
      I4 => \dl_rx_state__0\(2),
      O => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_out_settle0_carry__1_n_1\,
      O => sel
    );
\settle_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => settle_cnt_reg(6),
      I1 => \settle_cnt[7]_i_4_n_0\,
      I2 => settle_cnt_reg(7),
      O => p_0_in(7)
    );
\settle_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      I5 => settle_cnt_reg(5),
      O => \settle_cnt[7]_i_4_n_0\
    );
\settle_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => settle_cnt_reg(0),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => settle_cnt_reg(1),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(2),
      Q => settle_cnt_reg(2),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(3),
      Q => settle_cnt_reg(3),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(4),
      Q => settle_cnt_reg(4),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => settle_cnt_reg(5),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => settle_cnt_reg(6),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => settle_cnt_reg(7),
      R => \settle_cnt[7]_i_1_n_0\
    );
time_out_settle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => time_out_settle0_carry_n_0,
      CO(2) => time_out_settle0_carry_n_1,
      CO(1) => time_out_settle0_carry_n_2,
      CO(0) => time_out_settle0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_time_out_settle0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => time_out_settle0_carry_i_1_n_0,
      S(2) => time_out_settle0_carry_i_2_n_0,
      S(1) => time_out_settle0_carry_i_3_n_0,
      S(0) => time_out_settle0_carry_i_4_n_0
    );
\time_out_settle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => time_out_settle0_carry_n_0,
      CO(3) => \time_out_settle0_carry__0_n_0\,
      CO(2) => \time_out_settle0_carry__0_n_1\,
      CO(1) => \time_out_settle0_carry__0_n_2\,
      CO(0) => \time_out_settle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_time_out_settle0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \time_out_settle0_carry__0_i_1_n_0\,
      S(2) => \time_out_settle0_carry__0_i_2_n_0\,
      S(1) => \time_out_settle0_carry__0_i_3_n_0\,
      S(0) => \time_out_settle0_carry__0_i_4_n_0\
    );
\time_out_settle0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(23),
      I1 => SETTLE_TIMEOUT(22),
      I2 => SETTLE_TIMEOUT(21),
      O => \time_out_settle0_carry__0_i_1_n_0\
    );
\time_out_settle0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(20),
      I1 => SETTLE_TIMEOUT(19),
      I2 => SETTLE_TIMEOUT(18),
      O => \time_out_settle0_carry__0_i_2_n_0\
    );
\time_out_settle0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(17),
      I1 => SETTLE_TIMEOUT(16),
      I2 => SETTLE_TIMEOUT(15),
      O => \time_out_settle0_carry__0_i_3_n_0\
    );
\time_out_settle0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(14),
      I1 => SETTLE_TIMEOUT(13),
      I2 => SETTLE_TIMEOUT(12),
      O => \time_out_settle0_carry__0_i_4_n_0\
    );
\time_out_settle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_settle0_carry__0_n_0\,
      CO(3) => \NLW_time_out_settle0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \time_out_settle0_carry__1_n_1\,
      CO(1) => \time_out_settle0_carry__1_n_2\,
      CO(0) => \time_out_settle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_time_out_settle0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \time_out_settle0_carry__1_i_1_n_0\,
      S(1) => \time_out_settle0_carry__1_i_2_n_0\,
      S(0) => \time_out_settle0_carry__1_i_3_n_0\
    );
\time_out_settle0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SETTLE_TIMEOUT(30),
      I1 => SETTLE_TIMEOUT(31),
      O => \time_out_settle0_carry__1_i_1_n_0\
    );
\time_out_settle0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(29),
      I1 => SETTLE_TIMEOUT(28),
      I2 => SETTLE_TIMEOUT(27),
      O => \time_out_settle0_carry__1_i_2_n_0\
    );
\time_out_settle0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(26),
      I1 => SETTLE_TIMEOUT(25),
      I2 => SETTLE_TIMEOUT(24),
      O => \time_out_settle0_carry__1_i_3_n_0\
    );
time_out_settle0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(11),
      I1 => SETTLE_TIMEOUT(10),
      I2 => SETTLE_TIMEOUT(9),
      O => time_out_settle0_carry_i_1_n_0
    );
time_out_settle0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => SETTLE_TIMEOUT(8),
      I1 => SETTLE_TIMEOUT(7),
      I2 => settle_cnt_reg(7),
      I3 => settle_cnt_reg(6),
      I4 => SETTLE_TIMEOUT(6),
      O => time_out_settle0_carry_i_2_n_0
    );
time_out_settle0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(5),
      I1 => settle_cnt_reg(5),
      I2 => SETTLE_TIMEOUT(4),
      I3 => settle_cnt_reg(4),
      I4 => settle_cnt_reg(3),
      I5 => SETTLE_TIMEOUT(3),
      O => time_out_settle0_carry_i_3_n_0
    );
time_out_settle0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008241000041"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      I2 => SETTLE_TIMEOUT(1),
      I3 => settle_cnt_reg(2),
      I4 => SETTLE_TIMEOUT(2),
      I5 => SETTLE_TIMEOUT(0),
      O => time_out_settle0_carry_i_4_n_0
    );
time_out_settle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \time_out_settle0_carry__1_n_1\,
      I1 => \settle_cnt[7]_i_1_n_0\,
      I2 => time_out_settle_reg_n_0,
      O => time_out_settle_i_1_n_0
    );
time_out_settle_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => time_out_settle_i_1_n_0,
      Q => time_out_settle_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_dphy_reg is
  port (
    s_axi_arready : out STD_LOGIC;
    \s_level_out_bus_d3_reg[1]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid_reg_0 : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \s_level_out_bus_d3_reg[21]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_level_out_bus_d3_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    core_rst : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    cl_errcontrol : in STD_LOGIC;
    pkt_cnt : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_level_out_bus_d1_cdc_to_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dl_status_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_mode : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_div4_clk : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_dphy_reg;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_dphy_reg is
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_bvalid_reg_0\ : STD_LOGIC;
  signal \^axi_rvalid\ : STD_LOGIC;
  signal axi_rvalid4_out : STD_LOGIC;
  signal cl_errcontrol_axi : STD_LOGIC;
  signal cl_errcontrol_r_axi_i_1_n_0 : STD_LOGIC;
  signal cl_errcontrol_r_axi_reg_n_0 : STD_LOGIC;
  signal cl_init_done_axi : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dl0_pkt_cnt_axi : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal dl0_pkt_cnt_sync_n_10 : STD_LOGIC;
  signal dl0_pkt_cnt_sync_n_11 : STD_LOGIC;
  signal dl0_pkt_cnt_sync_n_12 : STD_LOGIC;
  signal dl0_pkt_cnt_sync_n_13 : STD_LOGIC;
  signal dl0_pkt_cnt_sync_n_14 : STD_LOGIC;
  signal dl0_pkt_cnt_sync_n_15 : STD_LOGIC;
  signal dl1_pkt_cnt_axi : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal dl1_pkt_cnt_sync_n_11 : STD_LOGIC;
  signal dl1_pkt_cnt_sync_n_12 : STD_LOGIC;
  signal dl1_pkt_cnt_sync_n_13 : STD_LOGIC;
  signal dl1_pkt_cnt_sync_n_14 : STD_LOGIC;
  signal dl1_pkt_cnt_sync_n_15 : STD_LOGIC;
  signal dl2_pkt_cnt_axi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dl3_pkt_cnt_axi : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dl3_pkt_cnt_sync_n_10 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_11 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_12 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_13 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_14 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_15 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_5 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_6 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_7 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_8 : STD_LOGIC;
  signal dl3_pkt_cnt_sync_n_9 : STD_LOGIC;
  signal dl5_pkt_cnt_axi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dl6_pkt_cnt_axi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dl7_pkt_cnt_axi : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dphy_en_axi1 : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_1_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_2_n_0\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9]\ : STD_LOGIC;
  signal hs_settle_reg_axi : STD_LOGIC;
  signal hs_settle_reg_axi_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hs_settle_reg_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln1_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln1_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln1_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln1_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln1_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln2_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln2_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln2_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln2_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln2_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln2_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of hs_settle_reg_ln2_w : signal is "4";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln2_w : signal is "found";
  signal hs_settle_reg_ln3_axi : STD_LOGIC;
  signal hs_settle_reg_ln3_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln3_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[1]_i_4_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[2]_i_4_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[2]_i_5_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln3_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln3_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln3_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln3_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_ln3_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln3_w : signal is "found";
  signal hs_settle_reg_ln4_axi : STD_LOGIC;
  signal hs_settle_reg_ln4_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln4_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln4_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln4_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln4_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln4_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_ln4_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln4_w : signal is "found";
  signal hs_settle_reg_ln5_axi : STD_LOGIC;
  signal hs_settle_reg_ln5_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln5_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln5_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln5_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln5_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln5_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_ln5_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln5_w : signal is "found";
  signal hs_settle_reg_ln6_axi : STD_LOGIC;
  signal hs_settle_reg_ln6_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln6_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln6_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln6_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln6_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln6_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_ln6_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln6_w : signal is "found";
  signal hs_settle_reg_ln7_axi : STD_LOGIC;
  signal hs_settle_reg_ln7_axi_r1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hs_settle_reg_ln7_axi_r1[0]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[1]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[2]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[2]_i_3_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r1[6]_i_1_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln7_axi_r2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hs_settle_reg_ln7_axi_r20 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hs_settle_reg_ln7_axi_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[8]_i_1_n_0\ : STD_LOGIC;
  signal \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0\ : STD_LOGIC;
  signal hs_settle_reg_ln7_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_ln7_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln7_w : signal is "found";
  signal init_value_axi : STD_LOGIC;
  signal mode_sync_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_req : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal reset_released_r : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stopstate_sync_n_0 : STD_LOGIC;
  signal stopstate_sync_n_1 : STD_LOGIC;
  signal \wr_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req07_out : STD_LOGIC;
  signal wr_req_i_1_n_0 : STD_LOGIC;
  signal NLW_cl_errcontrol_sync_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_cl_errcontrol_sync_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_init_done_sync_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_init_done_sync_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_bvalid_i_1 : label is "soft_lutpair36";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cl_errcontrol_sync : label is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of cl_errcontrol_sync : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of cl_errcontrol_sync : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of cl_errcontrol_sync : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of cl_errcontrol_sync : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of cl_errcontrol_sync : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of cl_errcontrol_sync : label is "8'b00000010";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.axi_rvalid_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_regs_wo_debug_wo_timeout.init_value_axi[31]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r1[2]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r1[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r1[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r1[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hs_settle_reg_axi_r2[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r1[2]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r1[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r1[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r1[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln1_axi_r2[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r1[2]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r1[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r1[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r1[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln2_axi_r2[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r1[1]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r1[1]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r1[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r1[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln3_axi_r2[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r1[2]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r1[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r1[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r1[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln4_axi_r2[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r1[2]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r1[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r1[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r1[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln5_axi_r2[8]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r1[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r1[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r1[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r1[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln6_axi_r2[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r1[2]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r1[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r1[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r1[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \hs_settle_reg_ln7_axi_r2[8]_i_1\ : label is "soft_lutpair46";
  attribute DowngradeIPIdentifiedWarnings of init_done_sync : label is "yes";
  attribute c_cdc_type of init_done_sync : label is "2'b01";
  attribute c_flop_input of init_done_sync : label is "1'b0";
  attribute c_mtbf_stages of init_done_sync : label is 3;
  attribute c_reset_state of init_done_sync : label is "1'b1";
  attribute c_single_bit of init_done_sync : label is "1'b1";
  attribute c_vector_width of init_done_sync : label is "8'b00000010";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of wr_req_i_2 : label is "soft_lutpair16";
begin
  axi_bvalid_reg_0 <= \^axi_bvalid_reg_0\;
  axi_rvalid <= \^axi_rvalid\;
axi_bvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C50"
    )
        port map (
      I0 => s_axi_bready,
      I1 => wr_req,
      I2 => \^axi_bvalid_reg_0\,
      I3 => s_axi_wvalid,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid_reg_0\
    );
cl_errcontrol_r_axi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => cl_errcontrol_axi,
      I1 => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0\,
      I2 => p_12_in(0),
      I3 => cl_errcontrol_r_axi_reg_n_0,
      O => cl_errcontrol_r_axi_i_1_n_0
    );
cl_errcontrol_r_axi_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => cl_errcontrol_r_axi_i_1_n_0,
      Q => cl_errcontrol_r_axi_reg_n_0
    );
cl_errcontrol_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__4\
     port map (
      prmry_ack => NLW_cl_errcontrol_sync_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => cl_errcontrol,
      prmry_rst_n => '0',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => s_axi_aclk,
      scndry_out => cl_errcontrol_axi,
      scndry_rst_n => s_axi_aresetn,
      scndry_vect_out(1 downto 0) => NLW_cl_errcontrol_sync_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
control_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized6\
     port map (
      core_clk => core_clk,
      core_rst => core_rst,
      data0(0) => data0(1),
      \out\(1 downto 0) => \out\(1 downto 0),
      p_12_in(0) => p_12_in(0),
      \s_level_out_bus_d3_reg[1]_0\ => \s_level_out_bus_d3_reg[1]\
    );
d_termen_reg_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8\
     port map (
      core_clk => core_clk,
      system_rst => system_rst
    );
dl0_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2\
     port map (
      D(9 downto 4) => dl0_pkt_cnt_axi(14 downto 9),
      D(3) => dl0_pkt_cnt_axi(6),
      D(2 downto 0) => dl0_pkt_cnt_axi(3 downto 1),
      Q(4 downto 0) => sel0(4 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7_0\(0) => dl1_pkt_cnt_axi(15),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\ => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(3) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(2) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(1) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\(0) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_1\ => dl1_pkt_cnt_sync_n_15,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\ => dl3_pkt_cnt_sync_n_15,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\(0) => dl2_pkt_cnt_axi(15),
      \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24]\ => dl0_pkt_cnt_sync_n_13,
      pkt_cnt(15 downto 0) => pkt_cnt(15 downto 0),
      \rd_addr_reg[2]\ => dl0_pkt_cnt_sync_n_12,
      \rd_addr_reg[5]\ => dl0_pkt_cnt_sync_n_10,
      \rd_addr_reg[5]_0\ => dl0_pkt_cnt_sync_n_11,
      \rd_addr_reg[5]_1\ => dl0_pkt_cnt_sync_n_14,
      \rd_addr_reg[6]\ => dl0_pkt_cnt_sync_n_15,
      rd_req => rd_req,
      s_axi_aclk => s_axi_aclk
    );
dl1_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_22\
     port map (
      D(10 downto 4) => dl1_pkt_cnt_axi(15 downto 9),
      D(3) => dl1_pkt_cnt_axi(6),
      D(2 downto 0) => dl1_pkt_cnt_axi(3 downto 1),
      Q(1 downto 0) => sel0(1 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(4 downto 3) => dl2_pkt_cnt_axi(8 downto 7),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(2 downto 1) => dl2_pkt_cnt_axi(5 downto 4),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4\(0) => dl2_pkt_cnt_axi(0),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(4 downto 3) => dl3_pkt_cnt_axi(8 downto 7),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(2 downto 1) => dl3_pkt_cnt_axi(5 downto 4),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_4_0\(0) => dl3_pkt_cnt_axi(0),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      s_axi_aclk => s_axi_aclk,
      \s_level_out_bus_d1_cdc_to_reg[15]_0\(15 downto 0) => \s_level_out_bus_d1_cdc_to_reg[15]\(15 downto 0),
      \s_level_out_bus_d3_reg[0]_0\ => dl1_pkt_cnt_sync_n_14,
      \s_level_out_bus_d3_reg[4]_0\ => dl1_pkt_cnt_sync_n_13,
      \s_level_out_bus_d3_reg[5]_0\ => dl1_pkt_cnt_sync_n_12,
      \s_level_out_bus_d3_reg[7]_0\ => dl1_pkt_cnt_sync_n_11,
      \s_level_out_bus_d3_reg[8]_0\ => dl1_pkt_cnt_sync_n_15
    );
dl2_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_23\
     port map (
      D(15 downto 0) => dl2_pkt_cnt_axi(15 downto 0),
      SR(0) => mode_sync_n_2,
      s_axi_aclk => s_axi_aclk
    );
dl3_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_24\
     port map (
      D(4 downto 3) => dl3_pkt_cnt_axi(8 downto 7),
      D(2 downto 1) => dl3_pkt_cnt_axi(5 downto 4),
      D(0) => dl3_pkt_cnt_axi(0),
      Q(10) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31]\,
      Q(9) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30]\,
      Q(8) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29]\,
      Q(7) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28]\,
      Q(6) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27]\,
      Q(5) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26]\,
      Q(4) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25]\,
      Q(3) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22]\,
      Q(2) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19]\,
      Q(1) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18]\,
      Q(0) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17]\,
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(9 downto 4) => dl2_pkt_cnt_axi(14 downto 9),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(3) => dl2_pkt_cnt_axi(6),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_0\(2 downto 0) => dl2_pkt_cnt_axi(3 downto 1),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(9 downto 4) => dl1_pkt_cnt_axi(14 downto 9),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(3) => dl1_pkt_cnt_axi(6),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_3_1\(2 downto 0) => dl1_pkt_cnt_axi(3 downto 1),
      \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_7\(3 downto 0) => sel0(3 downto 0),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(9 downto 4) => dl0_pkt_cnt_axi(14 downto 9),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(3) => dl0_pkt_cnt_axi(6),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\(2 downto 0) => dl0_pkt_cnt_axi(3 downto 1),
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]\ => dl3_pkt_cnt_sync_n_5,
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[18]\ => dl3_pkt_cnt_sync_n_6,
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]\ => dl3_pkt_cnt_sync_n_7,
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[25]\ => dl3_pkt_cnt_sync_n_9,
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[27]\ => dl3_pkt_cnt_sync_n_11,
      \gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28]\ => dl3_pkt_cnt_sync_n_12,
      s_axi_aclk => s_axi_aclk,
      \s_level_out_bus_d3_reg[10]_0\ => dl3_pkt_cnt_sync_n_10,
      \s_level_out_bus_d3_reg[13]_0\ => dl3_pkt_cnt_sync_n_13,
      \s_level_out_bus_d3_reg[14]_0\ => dl3_pkt_cnt_sync_n_14,
      \s_level_out_bus_d3_reg[15]_0\ => dl3_pkt_cnt_sync_n_15,
      \s_level_out_bus_d3_reg[6]_0\ => dl3_pkt_cnt_sync_n_8
    );
dl4_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_25\
     port map (
      D(15 downto 0) => dl5_pkt_cnt_axi(15 downto 0),
      Q(4 downto 0) => sel0(4 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\ => dl0_pkt_cnt_sync_n_13,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_0\ => dl1_pkt_cnt_sync_n_14,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]_1\ => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_1\ => dl3_pkt_cnt_sync_n_5,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]_2\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]\ => dl3_pkt_cnt_sync_n_6,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]\ => dl3_pkt_cnt_sync_n_7,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]\ => dl0_pkt_cnt_sync_n_10,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]_0\ => dl1_pkt_cnt_sync_n_13,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]\ => dl0_pkt_cnt_sync_n_14,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]_0\ => dl1_pkt_cnt_sync_n_12,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]\ => dl3_pkt_cnt_sync_n_8,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\ => dl0_pkt_cnt_sync_n_11,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]_0\ => dl1_pkt_cnt_sync_n_11,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]_0\ => dl0_pkt_cnt_sync_n_15,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]\ => dl3_pkt_cnt_sync_n_9,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]\ => dl3_pkt_cnt_sync_n_10,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]\ => dl3_pkt_cnt_sync_n_11,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]\ => dl3_pkt_cnt_sync_n_12,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]\ => dl3_pkt_cnt_sync_n_13,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\ => dl3_pkt_cnt_sync_n_14,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\(15 downto 0) => dl6_pkt_cnt_axi(15 downto 0),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_0\(15 downto 0) => dl7_pkt_cnt_axi(15 downto 0),
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]_1\ => dl0_pkt_cnt_sync_n_12,
      rd_req => rd_req,
      s_axi_aclk => s_axi_aclk,
      \s_level_out_bus_d3_reg[15]_0\(15 downto 0) => \p_1_in__0\(31 downto 16)
    );
dl5_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_26\
     port map (
      D(15 downto 0) => dl5_pkt_cnt_axi(15 downto 0),
      SR(0) => mode_sync_n_2,
      s_axi_aclk => s_axi_aclk
    );
dl6_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_27\
     port map (
      D(15 downto 0) => dl6_pkt_cnt_axi(15 downto 0),
      SR(0) => mode_sync_n_2,
      s_axi_aclk => s_axi_aclk
    );
dl7_pkt_cnt_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized2_28\
     port map (
      D(15 downto 0) => dl7_pkt_cnt_axi(15 downto 0),
      SR(0) => mode_sync_n_2,
      s_axi_aclk => s_axi_aclk
    );
esc_abort_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3\
     port map (
      SR(0) => mode_sync_n_2,
      s_axi_aclk => s_axi_aclk
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353535F5F5F535F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA08A0080A0800"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_10_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => p_12_in(0),
      I5 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_8_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(10)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(11)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(12)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(13)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(14)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(15)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101100001000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => data0(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1]\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\,
      I3 => sel0(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010110000100000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_req,
      I1 => \^axi_rvalid\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(4),
      I1 => rd_req,
      I2 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_req,
      I1 => sel0(4),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => rd_req,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0\,
      I2 => sel0(4),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0\,
      I4 => sel0(3),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0\,
      O => \p_1_in__0\(3)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFB3FFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => cl_init_done_axi,
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353535F5F5F535F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD47"
    )
        port map (
      I0 => cl_init_done_axi,
      I1 => sel0(2),
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I3 => sel0(1),
      I4 => sel0(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000800000008"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3]\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[3]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000000FFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0\,
      I5 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F7FFFF57F7"
    )
        port map (
      I0 => sel0(1),
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      I2 => sel0(0),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      I4 => sel0(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00AE00000000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\,
      I3 => sel0(4),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0\,
      I5 => rd_req,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5]\,
      I1 => sel0(2),
      I2 => cl_errcontrol_r_axi_reg_n_0,
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => sel0(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000000FFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0\,
      I5 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F7FFFF57F7"
    )
        port map (
      I0 => sel0(1),
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      I2 => sel0(0),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      I4 => sel0(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F7FFFF57F7"
    )
        port map (
      I0 => sel0(1),
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I2 => sel0(0),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I4 => sel0(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_7_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE222E00000000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0\,
      I5 => rd_req,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003200000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F7FFFF57F7"
    )
        port map (
      I0 => sel0(1),
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I2 => sel0(0),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I4 => sel0(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00AE00000000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\,
      I3 => sel0(4),
      I4 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0\,
      I5 => rd_req,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010110000100000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F222FF"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[24]_i_3_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0\,
      I4 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_4_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FDFFFFF1FDF"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I4 => sel0(2),
      I5 => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_7_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_6_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I4 => sel0(0),
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      O => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_7_n_0\
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9]\,
      I1 => sel0(0),
      I2 => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_8_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \p_1_in__0\(9)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(0),
      Q => s_axi_rdata(0)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(10),
      Q => s_axi_rdata(10)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(11),
      Q => s_axi_rdata(11)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(12),
      Q => s_axi_rdata(12)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(13),
      Q => s_axi_rdata(13)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(14),
      Q => s_axi_rdata(14)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(15),
      Q => s_axi_rdata(15)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(16),
      Q => s_axi_rdata(16)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(17),
      Q => s_axi_rdata(17)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(18),
      Q => s_axi_rdata(18)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(19),
      Q => s_axi_rdata(19)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(1),
      Q => s_axi_rdata(1)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(20),
      Q => s_axi_rdata(20)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(21),
      Q => s_axi_rdata(21)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(22),
      Q => s_axi_rdata(22)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(23),
      Q => s_axi_rdata(23)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(24),
      Q => s_axi_rdata(24)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(25),
      Q => s_axi_rdata(25)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(26),
      Q => s_axi_rdata(26)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(27),
      Q => s_axi_rdata(27)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(28),
      Q => s_axi_rdata(28)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(29),
      Q => s_axi_rdata(29)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(2),
      Q => s_axi_rdata(2)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(30),
      Q => s_axi_rdata(30)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(31),
      Q => s_axi_rdata(31)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(3),
      Q => s_axi_rdata(3)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => stopstate_sync_n_1,
      Q => s_axi_rdata(4)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \gen_regs_wo_debug_wo_timeout.axi_rdata[5]_i_1_n_0\,
      Q => s_axi_rdata(5)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => stopstate_sync_n_0,
      Q => s_axi_rdata(6)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \gen_regs_wo_debug_wo_timeout.axi_rdata[7]_i_1_n_0\,
      Q => s_axi_rdata(7)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_1_n_0\,
      Q => s_axi_rdata(8)
    );
\gen_regs_wo_debug_wo_timeout.axi_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => \p_1_in__0\(9),
      Q => s_axi_rdata(9)
    );
\gen_regs_wo_debug_wo_timeout.axi_rvalid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_rready,
      I2 => \^axi_rvalid\,
      O => axi_rvalid4_out
    );
\gen_regs_wo_debug_wo_timeout.axi_rvalid_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => axi_rvalid4_out,
      Q => \^axi_rvalid\
    );
\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00080000000800"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => wr_req,
      I2 => \^axi_bvalid_reg_0\,
      I3 => s_axi_wvalid,
      I4 => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_i_1_n_0\,
      Q => \gen_regs_wo_debug_wo_timeout.cl_errcontrol_clr_axi_reg_n_0\
    );
\gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => data0(1),
      O => \gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.dphy_en_axi_reg\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gen_regs_wo_debug_wo_timeout.dphy_en_axi_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => data0(1)
    );
\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_12_in(0),
      O => \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wvalid,
      I2 => \^axi_bvalid_reg_0\,
      I3 => wr_req,
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.dphy_srst_axi_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \gen_regs_wo_debug_wo_timeout.dphy_srst_axi_i_1_n_0\,
      Q => p_12_in(0)
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => dphy_en_axi1,
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => hs_settle_reg_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => dphy_en_axi1,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => dphy_en_axi1,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0\,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => dphy_en_axi1,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(2),
      O => hs_settle_reg_ln3_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln3_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => dphy_en_axi1,
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(2),
      O => hs_settle_reg_ln4_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln4_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => dphy_en_axi1,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => hs_settle_reg_ln5_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln5_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => dphy_en_axi1,
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => hs_settle_reg_ln6_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln6_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => dphy_en_axi1,
      I2 => p_0_in(1),
      I3 => p_0_in(4),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => hs_settle_reg_ln7_axi
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      D => s_axi_wdata(0),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      D => s_axi_wdata(4),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(5),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => hs_settle_reg_ln7_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_2_n_0\,
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => wr_req,
      I1 => \^axi_bvalid_reg_0\,
      I2 => s_axi_wvalid,
      I3 => p_0_in(1),
      O => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1[24]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_2_n_0\,
      O => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_1_n_0\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => s_axi_wvalid,
      I4 => \^axi_bvalid_reg_0\,
      I5 => wr_req,
      O => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_2_n_0\
    );
\gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2[24]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => dphy_en_axi1,
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => init_value_axi
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^axi_bvalid_reg_0\,
      I2 => wr_req,
      O => dphy_en_axi1
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(0),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(10),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(11),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(12),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(13),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(14),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(15),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(16),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(17),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(18),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(19),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(1),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(20),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(21),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(22),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(23),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(24),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(25),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(26),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(27),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(28),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(29),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(2),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(30),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(31),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(3),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(4),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(5),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(6),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(7),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      CLR => mode_sync_n_2,
      D => s_axi_wdata(8),
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8]\
    );
\gen_regs_wo_debug_wo_timeout.init_value_axi_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => init_value_axi,
      D => s_axi_wdata(9),
      PRE => mode_sync_n_2,
      Q => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9]\
    );
hs_abort_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized3_29\
     port map (
      SR(0) => mode_sync_n_2,
      dl_status_reg(1) => dl_status_reg(8),
      dl_status_reg(0) => dl_status_reg(3),
      s_axi_aclk => s_axi_aclk
    );
hs_rx_timeout_div4clk_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_30\
     port map (
      rx_div4_clk => rx_div4_clk
    );
\hs_settle_reg_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_axi_r1[1]_i_3_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA271BBAA2271BA2"
    )
        port map (
      I0 => \hs_settle_reg_axi_r1[1]_i_2_n_0\,
      I1 => \hs_settle_reg_axi_r1[2]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\,
      I3 => \hs_settle_reg_axi_r1[1]_i_3_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1]\,
      O => \hs_settle_reg_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA596A9A95A6A96"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_axi_r1[1]_i_3_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r1(0)
    );
\hs_settle_reg_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_axi_r1(1)
    );
\hs_settle_reg_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_axi_r1(2)
    );
\hs_settle_reg_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_axi_r1(3)
    );
\hs_settle_reg_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r1(4)
    );
\hs_settle_reg_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_axi_r1(5)
    );
\hs_settle_reg_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_axi_r1(6)
    );
\hs_settle_reg_axi_r1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r1(7)
    );
\hs_settle_reg_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(0),
      O => hs_settle_reg_axi_r20(0)
    );
\hs_settle_reg_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(0),
      I1 => hs_settle_reg_axi_r1(1),
      O => \hs_settle_reg_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(1),
      I1 => hs_settle_reg_axi_r1(0),
      I2 => hs_settle_reg_axi_r1(2),
      O => hs_settle_reg_axi_r20(2)
    );
\hs_settle_reg_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(0),
      I1 => hs_settle_reg_axi_r1(1),
      I2 => hs_settle_reg_axi_r1(2),
      I3 => hs_settle_reg_axi_r1(3),
      O => \hs_settle_reg_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(3),
      I1 => hs_settle_reg_axi_r1(2),
      I2 => hs_settle_reg_axi_r1(1),
      I3 => hs_settle_reg_axi_r1(0),
      I4 => hs_settle_reg_axi_r1(4),
      O => \hs_settle_reg_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(4),
      I1 => hs_settle_reg_axi_r1(0),
      I2 => hs_settle_reg_axi_r1(1),
      I3 => hs_settle_reg_axi_r1(2),
      I4 => hs_settle_reg_axi_r1(3),
      I5 => hs_settle_reg_axi_r1(5),
      O => \hs_settle_reg_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_axi_r1(6),
      O => \hs_settle_reg_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(6),
      I1 => \hs_settle_reg_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(6),
      I1 => \hs_settle_reg_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_axi_r1(4),
      I1 => hs_settle_reg_axi_r1(0),
      I2 => hs_settle_reg_axi_r1(1),
      I3 => hs_settle_reg_axi_r1(2),
      I4 => hs_settle_reg_axi_r1(3),
      I5 => hs_settle_reg_axi_r1(5),
      O => \hs_settle_reg_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r2(0)
    );
\hs_settle_reg_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_axi_r2(1)
    );
\hs_settle_reg_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_axi_r20(2),
      Q => hs_settle_reg_axi_r2(2)
    );
\hs_settle_reg_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_axi_r2(3)
    );
\hs_settle_reg_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r2(4)
    );
\hs_settle_reg_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_axi_r2(5)
    );
\hs_settle_reg_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_axi_r2(6)
    );
\hs_settle_reg_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_axi_r2(7)
    );
\hs_settle_reg_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_axi_r2(8)
    );
\hs_settle_reg_ln1_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_ln1_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln1_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln1_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln1_axi_r1[1]_i_3_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln1_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln1_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA271BBAA2271BA2"
    )
        port map (
      I0 => \hs_settle_reg_ln1_axi_r1[1]_i_2_n_0\,
      I1 => \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\,
      I3 => \hs_settle_reg_ln1_axi_r1[1]_i_3_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]\,
      O => \hs_settle_reg_ln1_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA596A9A95A6A96"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln1_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln1_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln1_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln1_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln1_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_ln1_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln1_axi_r1[1]_i_3_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_ln1_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_ln1_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln1_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln1_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln1_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln1_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln1_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln1_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln1_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln1_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln1_axi_r1(0)
    );
\hs_settle_reg_ln1_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r1(1)
    );
\hs_settle_reg_ln1_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r1(2)
    );
\hs_settle_reg_ln1_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r1(3)
    );
\hs_settle_reg_ln1_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln1_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln1_axi_r1(4)
    );
\hs_settle_reg_ln1_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r1(5)
    );
\hs_settle_reg_ln1_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r1(6)
    );
\hs_settle_reg_ln1_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(0),
      O => hs_settle_reg_ln1_axi_r20(0)
    );
\hs_settle_reg_ln1_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(0),
      I1 => hs_settle_reg_ln1_axi_r1(1),
      O => \hs_settle_reg_ln1_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(1),
      I1 => hs_settle_reg_ln1_axi_r1(0),
      I2 => hs_settle_reg_ln1_axi_r1(2),
      O => hs_settle_reg_ln1_axi_r20(2)
    );
\hs_settle_reg_ln1_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(0),
      I1 => hs_settle_reg_ln1_axi_r1(1),
      I2 => hs_settle_reg_ln1_axi_r1(2),
      I3 => hs_settle_reg_ln1_axi_r1(3),
      O => \hs_settle_reg_ln1_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(3),
      I1 => hs_settle_reg_ln1_axi_r1(2),
      I2 => hs_settle_reg_ln1_axi_r1(1),
      I3 => hs_settle_reg_ln1_axi_r1(0),
      I4 => hs_settle_reg_ln1_axi_r1(4),
      O => \hs_settle_reg_ln1_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(4),
      I1 => hs_settle_reg_ln1_axi_r1(0),
      I2 => hs_settle_reg_ln1_axi_r1(1),
      I3 => hs_settle_reg_ln1_axi_r1(2),
      I4 => hs_settle_reg_ln1_axi_r1(3),
      I5 => hs_settle_reg_ln1_axi_r1(5),
      O => \hs_settle_reg_ln1_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln1_axi_r1(6),
      O => \hs_settle_reg_ln1_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(6),
      I1 => \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln1_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(6),
      I1 => \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln1_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln1_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln1_axi_r1(4),
      I1 => hs_settle_reg_ln1_axi_r1(0),
      I2 => hs_settle_reg_ln1_axi_r1(1),
      I3 => hs_settle_reg_ln1_axi_r1(2),
      I4 => hs_settle_reg_ln1_axi_r1(3),
      I5 => hs_settle_reg_ln1_axi_r1(5),
      O => \hs_settle_reg_ln1_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln1_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln1_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln1_axi_r2(0)
    );
\hs_settle_reg_ln1_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r2(1)
    );
\hs_settle_reg_ln1_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln1_axi_r20(2),
      Q => hs_settle_reg_ln1_axi_r2(2)
    );
\hs_settle_reg_ln1_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r2(3)
    );
\hs_settle_reg_ln1_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln1_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln1_axi_r2(4)
    );
\hs_settle_reg_ln1_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r2(5)
    );
\hs_settle_reg_ln1_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r2(6)
    );
\hs_settle_reg_ln1_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln1_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln1_axi_r2(7)
    );
\hs_settle_reg_ln1_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln1_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln1_axi_r2(8)
    );
hs_settle_reg_ln1_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln1_axi_r2(8 downto 0),
      core_clk => core_clk,
      \s_level_out_bus_d3_reg[8]_0\(8 downto 0) => \s_level_out_bus_d3_reg[8]\(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln2_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_ln2_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln2_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln2_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln2_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln2_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B2DDFF0044B266"
    )
        port map (
      I0 => \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[1]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\,
      I4 => \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0\,
      I5 => \hs_settle_reg_ln2_axi_r1[1]_i_3_n_0\,
      O => \hs_settle_reg_ln2_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln2_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AA596A9A95A6A96"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln2_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln2_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln2_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_ln2_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln2_axi_r1[1]_i_2_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_ln2_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_ln2_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln2_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln2_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln2_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln2_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln2_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln2_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln2_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln2_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln2_axi_r1(0)
    );
\hs_settle_reg_ln2_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r1(1)
    );
\hs_settle_reg_ln2_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r1(2)
    );
\hs_settle_reg_ln2_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r1(3)
    );
\hs_settle_reg_ln2_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln2_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln2_axi_r1(4)
    );
\hs_settle_reg_ln2_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r1(5)
    );
\hs_settle_reg_ln2_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r1(6)
    );
\hs_settle_reg_ln2_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(0),
      O => hs_settle_reg_ln2_axi_r20(0)
    );
\hs_settle_reg_ln2_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(0),
      I1 => hs_settle_reg_ln2_axi_r1(1),
      O => \hs_settle_reg_ln2_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(1),
      I1 => hs_settle_reg_ln2_axi_r1(0),
      I2 => hs_settle_reg_ln2_axi_r1(2),
      O => hs_settle_reg_ln2_axi_r20(2)
    );
\hs_settle_reg_ln2_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(0),
      I1 => hs_settle_reg_ln2_axi_r1(1),
      I2 => hs_settle_reg_ln2_axi_r1(2),
      I3 => hs_settle_reg_ln2_axi_r1(3),
      O => \hs_settle_reg_ln2_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(3),
      I1 => hs_settle_reg_ln2_axi_r1(2),
      I2 => hs_settle_reg_ln2_axi_r1(1),
      I3 => hs_settle_reg_ln2_axi_r1(0),
      I4 => hs_settle_reg_ln2_axi_r1(4),
      O => \hs_settle_reg_ln2_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(4),
      I1 => hs_settle_reg_ln2_axi_r1(0),
      I2 => hs_settle_reg_ln2_axi_r1(1),
      I3 => hs_settle_reg_ln2_axi_r1(2),
      I4 => hs_settle_reg_ln2_axi_r1(3),
      I5 => hs_settle_reg_ln2_axi_r1(5),
      O => \hs_settle_reg_ln2_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln2_axi_r1(6),
      O => \hs_settle_reg_ln2_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(6),
      I1 => \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln2_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(6),
      I1 => \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln2_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln2_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln2_axi_r1(4),
      I1 => hs_settle_reg_ln2_axi_r1(0),
      I2 => hs_settle_reg_ln2_axi_r1(1),
      I3 => hs_settle_reg_ln2_axi_r1(2),
      I4 => hs_settle_reg_ln2_axi_r1(3),
      I5 => hs_settle_reg_ln2_axi_r1(5),
      O => \hs_settle_reg_ln2_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln2_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln2_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln2_axi_r2(0)
    );
\hs_settle_reg_ln2_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r2(1)
    );
\hs_settle_reg_ln2_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln2_axi_r20(2),
      Q => hs_settle_reg_ln2_axi_r2(2)
    );
\hs_settle_reg_ln2_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r2(3)
    );
\hs_settle_reg_ln2_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln2_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln2_axi_r2(4)
    );
\hs_settle_reg_ln2_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r2(5)
    );
\hs_settle_reg_ln2_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r2(6)
    );
\hs_settle_reg_ln2_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln2_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln2_axi_r2(7)
    );
\hs_settle_reg_ln2_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln2_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln2_axi_r2(8)
    );
hs_settle_reg_ln2_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_31\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln2_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln2_w(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln3_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7A7F7869E101A10"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      I3 => \hs_settle_reg_ln3_axi_r1[1]_i_1_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[0]\,
      I5 => \hs_settle_reg_ln3_axi_r1[1]_i_4_n_0\,
      O => \hs_settle_reg_ln3_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066F666F0666066F"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r1[1]_i_2_n_0\,
      I1 => \hs_settle_reg_ln3_axi_r1[1]_i_3_n_0\,
      I2 => \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0\,
      I3 => \hs_settle_reg_ln3_axi_r1[1]_i_4_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[1]\,
      O => \hs_settle_reg_ln3_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88CF"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r1[2]_i_4_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln3_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln3_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"997967E6E69E9979"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      O => \hs_settle_reg_ln3_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln3_axi_r1[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln3_axi_r1[1]_i_4_n_0\
    );
\hs_settle_reg_ln3_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln3_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5DD44445454"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r1[2]_i_3_n_0\,
      I1 => \hs_settle_reg_ln3_axi_r1[2]_i_4_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I3 => \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln3_axi_r1[2]_i_5_n_0\,
      O => \hs_settle_reg_ln3_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln3_axi_r1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E68E39638E9863E6"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln3_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln3_axi_r1[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7CF10710C10F7CF"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln3_axi_r1[2]_i_4_n_0\
    );
\hs_settle_reg_ln3_axi_r1[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D69929B96B4694"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln3_axi_r1[2]_i_5_n_0\
    );
\hs_settle_reg_ln3_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36B3CD6C2432C94C"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66D64694"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln3_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln3_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln3_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln3_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln3_axi_r1(0)
    );
\hs_settle_reg_ln3_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r1(1)
    );
\hs_settle_reg_ln3_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r1(2)
    );
\hs_settle_reg_ln3_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r1(3)
    );
\hs_settle_reg_ln3_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln3_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln3_axi_r1(4)
    );
\hs_settle_reg_ln3_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r1(5)
    );
\hs_settle_reg_ln3_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r1(6)
    );
\hs_settle_reg_ln3_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(0),
      O => hs_settle_reg_ln3_axi_r20(0)
    );
\hs_settle_reg_ln3_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(0),
      I1 => hs_settle_reg_ln3_axi_r1(1),
      O => \hs_settle_reg_ln3_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(1),
      I1 => hs_settle_reg_ln3_axi_r1(0),
      I2 => hs_settle_reg_ln3_axi_r1(2),
      O => hs_settle_reg_ln3_axi_r20(2)
    );
\hs_settle_reg_ln3_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(0),
      I1 => hs_settle_reg_ln3_axi_r1(1),
      I2 => hs_settle_reg_ln3_axi_r1(2),
      I3 => hs_settle_reg_ln3_axi_r1(3),
      O => \hs_settle_reg_ln3_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(3),
      I1 => hs_settle_reg_ln3_axi_r1(2),
      I2 => hs_settle_reg_ln3_axi_r1(1),
      I3 => hs_settle_reg_ln3_axi_r1(0),
      I4 => hs_settle_reg_ln3_axi_r1(4),
      O => \hs_settle_reg_ln3_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(4),
      I1 => hs_settle_reg_ln3_axi_r1(0),
      I2 => hs_settle_reg_ln3_axi_r1(1),
      I3 => hs_settle_reg_ln3_axi_r1(2),
      I4 => hs_settle_reg_ln3_axi_r1(3),
      I5 => hs_settle_reg_ln3_axi_r1(5),
      O => \hs_settle_reg_ln3_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln3_axi_r1(6),
      O => \hs_settle_reg_ln3_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(6),
      I1 => \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln3_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(6),
      I1 => \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln3_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln3_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln3_axi_r1(4),
      I1 => hs_settle_reg_ln3_axi_r1(0),
      I2 => hs_settle_reg_ln3_axi_r1(1),
      I3 => hs_settle_reg_ln3_axi_r1(2),
      I4 => hs_settle_reg_ln3_axi_r1(3),
      I5 => hs_settle_reg_ln3_axi_r1(5),
      O => \hs_settle_reg_ln3_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln3_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln3_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln3_axi_r2(0)
    );
\hs_settle_reg_ln3_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r2(1)
    );
\hs_settle_reg_ln3_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln3_axi_r20(2),
      Q => hs_settle_reg_ln3_axi_r2(2)
    );
\hs_settle_reg_ln3_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r2(3)
    );
\hs_settle_reg_ln3_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln3_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln3_axi_r2(4)
    );
\hs_settle_reg_ln3_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r2(5)
    );
\hs_settle_reg_ln3_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r2(6)
    );
\hs_settle_reg_ln3_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln3_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln3_axi_r2(7)
    );
\hs_settle_reg_ln3_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln3_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln3_axi_r2(8)
    );
hs_settle_reg_ln3_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_32\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln3_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln3_w(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln4_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDEBA9EB286A2842"
    )
        port map (
      I0 => \hs_settle_reg_ln4_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\,
      I2 => \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[0]\,
      I5 => \hs_settle_reg_ln4_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln4_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln4_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln4_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB7EA12AAB7A8128"
    )
        port map (
      I0 => \hs_settle_reg_ln4_axi_r1[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\,
      I2 => \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I4 => \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[1]\,
      O => \hs_settle_reg_ln4_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"793C86C39EC76138"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln4_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln4_axi_r1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B0F6BD4290F2B5"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln4_axi_r1[2]_i_2_n_0\,
      I3 => \hs_settle_reg_ln4_axi_r1[4]_i_1_n_0\,
      I4 => \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln4_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln4_axi_r1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln4_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln4_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln4_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln4_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln4_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln4_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln4_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln4_axi_r1(0)
    );
\hs_settle_reg_ln4_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r1(1)
    );
\hs_settle_reg_ln4_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r1(2)
    );
\hs_settle_reg_ln4_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r1(3)
    );
\hs_settle_reg_ln4_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln4_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln4_axi_r1(4)
    );
\hs_settle_reg_ln4_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r1(5)
    );
\hs_settle_reg_ln4_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r1(6)
    );
\hs_settle_reg_ln4_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(0),
      O => hs_settle_reg_ln4_axi_r20(0)
    );
\hs_settle_reg_ln4_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(0),
      I1 => hs_settle_reg_ln4_axi_r1(1),
      O => \hs_settle_reg_ln4_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(1),
      I1 => hs_settle_reg_ln4_axi_r1(0),
      I2 => hs_settle_reg_ln4_axi_r1(2),
      O => hs_settle_reg_ln4_axi_r20(2)
    );
\hs_settle_reg_ln4_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(0),
      I1 => hs_settle_reg_ln4_axi_r1(1),
      I2 => hs_settle_reg_ln4_axi_r1(2),
      I3 => hs_settle_reg_ln4_axi_r1(3),
      O => \hs_settle_reg_ln4_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(3),
      I1 => hs_settle_reg_ln4_axi_r1(2),
      I2 => hs_settle_reg_ln4_axi_r1(1),
      I3 => hs_settle_reg_ln4_axi_r1(0),
      I4 => hs_settle_reg_ln4_axi_r1(4),
      O => \hs_settle_reg_ln4_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(4),
      I1 => hs_settle_reg_ln4_axi_r1(0),
      I2 => hs_settle_reg_ln4_axi_r1(1),
      I3 => hs_settle_reg_ln4_axi_r1(2),
      I4 => hs_settle_reg_ln4_axi_r1(3),
      I5 => hs_settle_reg_ln4_axi_r1(5),
      O => \hs_settle_reg_ln4_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln4_axi_r1(6),
      O => \hs_settle_reg_ln4_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(6),
      I1 => \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln4_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(6),
      I1 => \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln4_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln4_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln4_axi_r1(4),
      I1 => hs_settle_reg_ln4_axi_r1(0),
      I2 => hs_settle_reg_ln4_axi_r1(1),
      I3 => hs_settle_reg_ln4_axi_r1(2),
      I4 => hs_settle_reg_ln4_axi_r1(3),
      I5 => hs_settle_reg_ln4_axi_r1(5),
      O => \hs_settle_reg_ln4_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln4_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln4_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln4_axi_r2(0)
    );
\hs_settle_reg_ln4_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r2(1)
    );
\hs_settle_reg_ln4_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln4_axi_r20(2),
      Q => hs_settle_reg_ln4_axi_r2(2)
    );
\hs_settle_reg_ln4_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r2(3)
    );
\hs_settle_reg_ln4_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln4_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln4_axi_r2(4)
    );
\hs_settle_reg_ln4_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r2(5)
    );
\hs_settle_reg_ln4_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r2(6)
    );
\hs_settle_reg_ln4_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln4_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln4_axi_r2(7)
    );
\hs_settle_reg_ln4_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln4_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln4_axi_r2(8)
    );
hs_settle_reg_ln4_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_33\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln4_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln4_w(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln5_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_ln5_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln5_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln5_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln5_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln5_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B2DDFF0044B266"
    )
        port map (
      I0 => \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[1]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\,
      I4 => \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0\,
      I5 => \hs_settle_reg_ln5_axi_r1[1]_i_3_n_0\,
      O => \hs_settle_reg_ln5_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln5_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"793C86C39EC76138"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln5_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln5_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln5_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_ln5_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln5_axi_r1[1]_i_2_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_ln5_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_ln5_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln5_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln5_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln5_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln5_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln5_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln5_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln5_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln5_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln5_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln5_axi_r1(0)
    );
\hs_settle_reg_ln5_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r1(1)
    );
\hs_settle_reg_ln5_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r1(2)
    );
\hs_settle_reg_ln5_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r1(3)
    );
\hs_settle_reg_ln5_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln5_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln5_axi_r1(4)
    );
\hs_settle_reg_ln5_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r1(5)
    );
\hs_settle_reg_ln5_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r1(6)
    );
\hs_settle_reg_ln5_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(0),
      O => hs_settle_reg_ln5_axi_r20(0)
    );
\hs_settle_reg_ln5_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(0),
      I1 => hs_settle_reg_ln5_axi_r1(1),
      O => \hs_settle_reg_ln5_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(1),
      I1 => hs_settle_reg_ln5_axi_r1(0),
      I2 => hs_settle_reg_ln5_axi_r1(2),
      O => hs_settle_reg_ln5_axi_r20(2)
    );
\hs_settle_reg_ln5_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(0),
      I1 => hs_settle_reg_ln5_axi_r1(1),
      I2 => hs_settle_reg_ln5_axi_r1(2),
      I3 => hs_settle_reg_ln5_axi_r1(3),
      O => \hs_settle_reg_ln5_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(3),
      I1 => hs_settle_reg_ln5_axi_r1(2),
      I2 => hs_settle_reg_ln5_axi_r1(1),
      I3 => hs_settle_reg_ln5_axi_r1(0),
      I4 => hs_settle_reg_ln5_axi_r1(4),
      O => \hs_settle_reg_ln5_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(4),
      I1 => hs_settle_reg_ln5_axi_r1(0),
      I2 => hs_settle_reg_ln5_axi_r1(1),
      I3 => hs_settle_reg_ln5_axi_r1(2),
      I4 => hs_settle_reg_ln5_axi_r1(3),
      I5 => hs_settle_reg_ln5_axi_r1(5),
      O => \hs_settle_reg_ln5_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln5_axi_r1(6),
      O => \hs_settle_reg_ln5_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(6),
      I1 => \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln5_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(6),
      I1 => \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln5_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln5_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln5_axi_r1(4),
      I1 => hs_settle_reg_ln5_axi_r1(0),
      I2 => hs_settle_reg_ln5_axi_r1(1),
      I3 => hs_settle_reg_ln5_axi_r1(2),
      I4 => hs_settle_reg_ln5_axi_r1(3),
      I5 => hs_settle_reg_ln5_axi_r1(5),
      O => \hs_settle_reg_ln5_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln5_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln5_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln5_axi_r2(0)
    );
\hs_settle_reg_ln5_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r2(1)
    );
\hs_settle_reg_ln5_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln5_axi_r20(2),
      Q => hs_settle_reg_ln5_axi_r2(2)
    );
\hs_settle_reg_ln5_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r2(3)
    );
\hs_settle_reg_ln5_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln5_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln5_axi_r2(4)
    );
\hs_settle_reg_ln5_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r2(5)
    );
\hs_settle_reg_ln5_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r2(6)
    );
\hs_settle_reg_ln5_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln5_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln5_axi_r2(7)
    );
\hs_settle_reg_ln5_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln5_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln5_axi_r2(8)
    );
hs_settle_reg_ln5_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_34\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln5_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln5_w(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln6_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_ln6_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln6_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln6_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln6_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln6_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B2DDFF0044B266"
    )
        port map (
      I0 => \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[1]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\,
      I4 => \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0\,
      I5 => \hs_settle_reg_ln6_axi_r1[1]_i_3_n_0\,
      O => \hs_settle_reg_ln6_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln6_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"793C86C39EC76138"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln6_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln6_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln6_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_ln6_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln6_axi_r1[1]_i_2_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_ln6_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_ln6_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln6_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln6_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln6_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln6_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln6_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln6_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln6_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln6_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln6_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln6_axi_r1(0)
    );
\hs_settle_reg_ln6_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r1(1)
    );
\hs_settle_reg_ln6_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r1(2)
    );
\hs_settle_reg_ln6_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r1(3)
    );
\hs_settle_reg_ln6_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln6_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln6_axi_r1(4)
    );
\hs_settle_reg_ln6_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r1(5)
    );
\hs_settle_reg_ln6_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r1(6)
    );
\hs_settle_reg_ln6_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(0),
      O => hs_settle_reg_ln6_axi_r20(0)
    );
\hs_settle_reg_ln6_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(0),
      I1 => hs_settle_reg_ln6_axi_r1(1),
      O => \hs_settle_reg_ln6_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(1),
      I1 => hs_settle_reg_ln6_axi_r1(0),
      I2 => hs_settle_reg_ln6_axi_r1(2),
      O => hs_settle_reg_ln6_axi_r20(2)
    );
\hs_settle_reg_ln6_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(0),
      I1 => hs_settle_reg_ln6_axi_r1(1),
      I2 => hs_settle_reg_ln6_axi_r1(2),
      I3 => hs_settle_reg_ln6_axi_r1(3),
      O => \hs_settle_reg_ln6_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(3),
      I1 => hs_settle_reg_ln6_axi_r1(2),
      I2 => hs_settle_reg_ln6_axi_r1(1),
      I3 => hs_settle_reg_ln6_axi_r1(0),
      I4 => hs_settle_reg_ln6_axi_r1(4),
      O => \hs_settle_reg_ln6_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(4),
      I1 => hs_settle_reg_ln6_axi_r1(0),
      I2 => hs_settle_reg_ln6_axi_r1(1),
      I3 => hs_settle_reg_ln6_axi_r1(2),
      I4 => hs_settle_reg_ln6_axi_r1(3),
      I5 => hs_settle_reg_ln6_axi_r1(5),
      O => \hs_settle_reg_ln6_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln6_axi_r1(6),
      O => \hs_settle_reg_ln6_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(6),
      I1 => \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln6_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(6),
      I1 => \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln6_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln6_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln6_axi_r1(4),
      I1 => hs_settle_reg_ln6_axi_r1(0),
      I2 => hs_settle_reg_ln6_axi_r1(1),
      I3 => hs_settle_reg_ln6_axi_r1(2),
      I4 => hs_settle_reg_ln6_axi_r1(3),
      I5 => hs_settle_reg_ln6_axi_r1(5),
      O => \hs_settle_reg_ln6_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln6_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln6_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln6_axi_r2(0)
    );
\hs_settle_reg_ln6_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r2(1)
    );
\hs_settle_reg_ln6_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln6_axi_r20(2),
      Q => hs_settle_reg_ln6_axi_r2(2)
    );
\hs_settle_reg_ln6_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r2(3)
    );
\hs_settle_reg_ln6_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln6_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln6_axi_r2(4)
    );
\hs_settle_reg_ln6_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r2(5)
    );
\hs_settle_reg_ln6_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r2(6)
    );
\hs_settle_reg_ln6_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln6_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln6_axi_r2(7)
    );
\hs_settle_reg_ln6_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln6_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln6_axi_r2(8)
    );
hs_settle_reg_ln6_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_35\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln6_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln6_w(8 downto 0),
      system_rst => system_rst
    );
\hs_settle_reg_ln7_axi_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABB77EAA81122A8"
    )
        port map (
      I0 => \hs_settle_reg_ln7_axi_r1[0]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0]\,
      I3 => \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\,
      I5 => \hs_settle_reg_ln7_axi_r1[1]_i_1_n_0\,
      O => \hs_settle_reg_ln7_axi_r1[0]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I1 => \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\,
      O => \hs_settle_reg_ln7_axi_r1[0]_i_2_n_0\
    );
\hs_settle_reg_ln7_axi_r1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B2DDFF0044B266"
    )
        port map (
      I0 => \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\,
      I4 => \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0\,
      I5 => \hs_settle_reg_ln7_axi_r1[1]_i_3_n_0\,
      O => \hs_settle_reg_ln7_axi_r1[1]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1C770F10F1CC70F"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0\
    );
\hs_settle_reg_ln7_axi_r1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"793C86C39EC76138"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln7_axi_r1[1]_i_3_n_0\
    );
\hs_settle_reg_ln7_axi_r1[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0\,
      O => \hs_settle_reg_ln7_axi_r1[2]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E451755175D8D8"
    )
        port map (
      I0 => \hs_settle_reg_ln7_axi_r1[2]_i_3_n_0\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      I2 => \hs_settle_reg_ln7_axi_r1[1]_i_2_n_0\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      I5 => \hs_settle_reg_ln7_axi_r1[4]_i_1_n_0\,
      O => \hs_settle_reg_ln7_axi_r1[2]_i_2_n_0\
    );
\hs_settle_reg_ln7_axi_r1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB65249A"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln7_axi_r1[2]_i_3_n_0\
    );
\hs_settle_reg_ln7_axi_r1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65BA5DA645A25924"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      I5 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[3]\,
      O => \hs_settle_reg_ln7_axi_r1[3]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9E1C86"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      I4 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[4]\,
      O => \hs_settle_reg_ln7_axi_r1[4]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A624"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I3 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[5]\,
      O => \hs_settle_reg_ln7_axi_r1[5]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[8]\,
      I1 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      I2 => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[7]\,
      O => \hs_settle_reg_ln7_axi_r1[6]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln7_axi_r1[0]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln7_axi_r1(0)
    );
\hs_settle_reg_ln7_axi_r1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r1[1]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r1(1)
    );
\hs_settle_reg_ln7_axi_r1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r1[2]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r1(2)
    );
\hs_settle_reg_ln7_axi_r1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r1[3]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r1(3)
    );
\hs_settle_reg_ln7_axi_r1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln7_axi_r1[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln7_axi_r1(4)
    );
\hs_settle_reg_ln7_axi_r1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r1[5]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r1(5)
    );
\hs_settle_reg_ln7_axi_r1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r1[6]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r1(6)
    );
\hs_settle_reg_ln7_axi_r2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(0),
      O => hs_settle_reg_ln7_axi_r20(0)
    );
\hs_settle_reg_ln7_axi_r2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(0),
      I1 => hs_settle_reg_ln7_axi_r1(1),
      O => \hs_settle_reg_ln7_axi_r2[1]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(1),
      I1 => hs_settle_reg_ln7_axi_r1(0),
      I2 => hs_settle_reg_ln7_axi_r1(2),
      O => hs_settle_reg_ln7_axi_r20(2)
    );
\hs_settle_reg_ln7_axi_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(0),
      I1 => hs_settle_reg_ln7_axi_r1(1),
      I2 => hs_settle_reg_ln7_axi_r1(2),
      I3 => hs_settle_reg_ln7_axi_r1(3),
      O => \hs_settle_reg_ln7_axi_r2[3]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA1115"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(3),
      I1 => hs_settle_reg_ln7_axi_r1(2),
      I2 => hs_settle_reg_ln7_axi_r1(1),
      I3 => hs_settle_reg_ln7_axi_r1(0),
      I4 => hs_settle_reg_ln7_axi_r1(4),
      O => \hs_settle_reg_ln7_axi_r2[4]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000155"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(4),
      I1 => hs_settle_reg_ln7_axi_r1(0),
      I2 => hs_settle_reg_ln7_axi_r1(1),
      I3 => hs_settle_reg_ln7_axi_r1(2),
      I4 => hs_settle_reg_ln7_axi_r1(3),
      I5 => hs_settle_reg_ln7_axi_r1(5),
      O => \hs_settle_reg_ln7_axi_r2[5]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0\,
      I1 => hs_settle_reg_ln7_axi_r1(6),
      O => \hs_settle_reg_ln7_axi_r2[6]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(6),
      I1 => \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln7_axi_r2[7]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(6),
      I1 => \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0\,
      I2 => hs_settle_reg_axi_r1(7),
      O => \hs_settle_reg_ln7_axi_r2[8]_i_1_n_0\
    );
\hs_settle_reg_ln7_axi_r2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => hs_settle_reg_ln7_axi_r1(4),
      I1 => hs_settle_reg_ln7_axi_r1(0),
      I2 => hs_settle_reg_ln7_axi_r1(1),
      I3 => hs_settle_reg_ln7_axi_r1(2),
      I4 => hs_settle_reg_ln7_axi_r1(3),
      I5 => hs_settle_reg_ln7_axi_r1(5),
      O => \hs_settle_reg_ln7_axi_r2[8]_i_2_n_0\
    );
\hs_settle_reg_ln7_axi_r2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hs_settle_reg_ln7_axi_r20(0),
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln7_axi_r2(0)
    );
\hs_settle_reg_ln7_axi_r2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r2[1]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r2(1)
    );
\hs_settle_reg_ln7_axi_r2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => hs_settle_reg_ln7_axi_r20(2),
      Q => hs_settle_reg_ln7_axi_r2(2)
    );
\hs_settle_reg_ln7_axi_r2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r2[3]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r2(3)
    );
\hs_settle_reg_ln7_axi_r2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln7_axi_r2[4]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln7_axi_r2(4)
    );
\hs_settle_reg_ln7_axi_r2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r2[5]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r2(5)
    );
\hs_settle_reg_ln7_axi_r2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r2[6]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r2(6)
    );
\hs_settle_reg_ln7_axi_r2_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \hs_settle_reg_ln7_axi_r2[7]_i_1_n_0\,
      PRE => mode_sync_n_2,
      Q => hs_settle_reg_ln7_axi_r2(7)
    );
\hs_settle_reg_ln7_axi_r2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => \hs_settle_reg_ln7_axi_r2[8]_i_1_n_0\,
      Q => hs_settle_reg_ln7_axi_r2(8)
    );
hs_settle_reg_ln7_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_36\
     port map (
      Q(8 downto 0) => hs_settle_reg_ln7_axi_r2(8 downto 0),
      core_clk => core_clk,
      in0(8 downto 0) => hs_settle_reg_ln7_w(8 downto 0),
      system_rst => system_rst
    );
hs_settle_reg_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_37\
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(8 downto 0) => hs_settle_reg_axi_r2(8 downto 0),
      core_clk => core_clk,
      system_rst => system_rst
    );
idelay_value_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized7\
     port map (
      core_clk => core_clk,
      \s_level_out_bus_d1_cdc_to_reg[16]_0\ => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap1_reg_n_0_[24]\,
      \s_level_out_bus_d1_cdc_to_reg[48]_0\ => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\,
      system_rst => system_rst
    );
init_done_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__3\
     port map (
      prmry_ack => NLW_init_done_sync_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => s_level_out_d1_cdc_to_reg,
      prmry_rst_n => '0',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => s_axi_aclk,
      scndry_out => cl_init_done_axi,
      scndry_rst_n => s_axi_aresetn,
      scndry_vect_out(1 downto 0) => NLW_init_done_sync_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
init_reg_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized8_38\
     port map (
      Q(31) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[31]\,
      Q(30) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[30]\,
      Q(29) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[29]\,
      Q(28) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[28]\,
      Q(27) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[27]\,
      Q(26) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[26]\,
      Q(25) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[25]\,
      Q(24) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[24]\,
      Q(23) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[23]\,
      Q(22) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[22]\,
      Q(21) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[21]\,
      Q(20) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[20]\,
      Q(19) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[19]\,
      Q(18) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[18]\,
      Q(17) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[17]\,
      Q(16) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[16]\,
      Q(15) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[15]\,
      Q(14) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[14]\,
      Q(13) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[13]\,
      Q(12) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[12]\,
      Q(11) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[11]\,
      Q(10) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[10]\,
      Q(9) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[9]\,
      Q(8) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[8]\,
      Q(7) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[7]\,
      Q(6) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6]\,
      Q(5) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[5]\,
      Q(4) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4]\,
      Q(3) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[3]\,
      Q(2) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2]\,
      Q(1) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[1]\,
      Q(0) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[0]\,
      core_clk => core_clk,
      \s_level_out_bus_d3_reg[21]_0\(13 downto 0) => \s_level_out_bus_d3_reg[21]\(13 downto 0)
    );
mode_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized5\
     port map (
      D(1 downto 0) => \p_1_in__0\(1 downto 0),
      Q(4 downto 0) => sel0(4 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_0\(1) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[1]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_0\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[0]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_1\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_2\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_10_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_2_3\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_1\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[0]_i_7_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[0]_2\ => \gen_regs_wo_debug_wo_timeout.idelay_fixed_tap2_reg_n_0_[24]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_1\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_6_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_2\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_8_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_3\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[1]_i_9_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_4\(1) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[1]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[1]_4\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[0]\,
      rd_req => rd_req,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_level_out_bus_d1_cdc_to_reg[17]_0\(5 downto 4) => dl_status_reg(1 downto 0),
      \s_level_out_bus_d1_cdc_to_reg[17]_0\(3 downto 2) => dl_status_reg(6 downto 5),
      \s_level_out_bus_d1_cdc_to_reg[17]_0\(1) => cl_status_reg(0),
      \s_level_out_bus_d1_cdc_to_reg[17]_0\(0) => cl_mode(0)
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      O => rd_req0
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => rd_req0,
      CLR => mode_sync_n_2,
      D => s_axi_araddr(0),
      Q => sel0(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => rd_req0,
      CLR => mode_sync_n_2,
      D => s_axi_araddr(1),
      Q => sel0(1)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => rd_req0,
      CLR => mode_sync_n_2,
      D => s_axi_araddr(2),
      Q => sel0(2)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => rd_req0,
      CLR => mode_sync_n_2,
      D => s_axi_araddr(3),
      Q => sel0(3)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => rd_req0,
      CLR => mode_sync_n_2,
      D => s_axi_araddr(4),
      Q => sel0(4)
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400AEAAAEAAAEAA"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released_r,
      I2 => wr_req,
      I3 => s_axi_arvalid,
      I4 => s_axi_rready,
      I5 => \^axi_rvalid\,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => rd_req_i_1_n_0,
      Q => rd_req
    );
reset_released_r_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => reset_released,
      Q => reset_released_r
    );
reset_released_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => mode_sync_n_2,
      D => '1',
      Q => reset_released
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released_r,
      I2 => wr_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released_r,
      I2 => rd_req,
      I3 => s_axi_arvalid,
      O => s_axi_awready
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^axi_bvalid_reg_0\,
      O => s_axi_wready
    );
stopstate_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_39\
     port map (
      D(1) => stopstate_sync_n_0,
      D(0) => stopstate_sync_n_1,
      Q(4 downto 0) => sel0(4 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_4_0\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[6]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[4]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[4]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\(1) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[6]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[4]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_1\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[6]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_2\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_3\(1) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[6]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_3\(0) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[4]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_4\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[6]_5\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_5_n_0\,
      rd_req => rd_req,
      s_axi_aclk => s_axi_aclk,
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(2) => dl_status_reg(4),
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(1) => dl_status_reg(9),
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(0) => cl_status_reg(2)
    );
ulps_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized4_40\
     port map (
      D(0) => \p_1_in__0\(2),
      Q(4 downto 0) => sel0(4 downto 0),
      SR(0) => mode_sync_n_2,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_4_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_0\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[30]_i_6_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_1\(0) => \gen_regs_wo_debug_wo_timeout.init_value_axi_reg_n_0_[2]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_2\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[8]_i_3_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_3\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg_n_0_[2]\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_4\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_8_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_5\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[2]_i_9_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_6\ => \gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_5_n_0\,
      \gen_regs_wo_debug_wo_timeout.axi_rdata_reg[2]_7\(0) => \gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln7_axi_reg_n_0_[2]\,
      rd_req => rd_req,
      s_axi_aclk => s_axi_aclk,
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(2) => dl_status_reg(2),
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(1) => dl_status_reg(7),
      \s_level_out_bus_d1_cdc_to_reg[8]_0\(0) => cl_status_reg(1)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      I4 => s_axi_arvalid,
      I5 => s_axi_awvalid,
      O => \wr_addr[2]_i_1_n_0\
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      I4 => s_axi_arvalid,
      I5 => s_axi_awvalid,
      O => \wr_addr[3]_i_1_n_0\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      I4 => s_axi_arvalid,
      I5 => s_axi_awvalid,
      O => \wr_addr[4]_i_1_n_0\
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      I4 => s_axi_arvalid,
      I5 => s_axi_awvalid,
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => wr_req,
      I2 => reset_released_r,
      I3 => rd_req,
      I4 => s_axi_arvalid,
      I5 => s_axi_awvalid,
      O => \wr_addr[6]_i_1_n_0\
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => \wr_addr[2]_i_1_n_0\,
      Q => p_0_in(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => \wr_addr[3]_i_1_n_0\,
      Q => p_0_in(1)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => \wr_addr[4]_i_1_n_0\,
      Q => p_0_in(2)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => \wr_addr[5]_i_1_n_0\,
      Q => p_0_in(3)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => \wr_addr[6]_i_1_n_0\,
      Q => p_0_in(4)
    );
wr_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wr_req07_out,
      I1 => s_axi_bready,
      I2 => \^axi_bvalid_reg_0\,
      O => wr_req_i_1_n_0
    );
wr_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => rd_req,
      I3 => reset_released_r,
      I4 => wr_req,
      O => wr_req07_out
    );
wr_req_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => wr_req_i_1_n_0,
      CLR => mode_sync_n_2,
      D => wr_req07_out,
      Q => wr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    srst : in STD_LOGIC;
    dphyen : in STD_LOGIC;
    system_rst_byteclk : out STD_LOGIC;
    system_rst : out STD_LOGIC
  );
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is 3;
  attribute RESET_FSM_DONE : string;
  attribute RESET_FSM_DONE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "2'b10";
  attribute RST_BEGIN : string;
  attribute RST_BEGIN of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "2'b00";
  attribute STABLE_CLK_PERIOD : string;
  attribute STABLE_CLK_PERIOD of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "5.000000";
  attribute WAIT_FOR_ENABLE : string;
  attribute WAIT_FOR_ENABLE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series : entity is "2'b01";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series is
  signal \<const0>\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[1]_i_1_n_0\ : STD_LOGIC;
  signal core_rst_sync : STD_LOGIC;
  signal rst_blk_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^system_rst\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_rst : signal is "true";
  signal system_rst_byteclk_i_1_n_0 : STD_LOGIC;
  signal system_rst_byteclk_orig : STD_LOGIC;
  attribute RTL_KEEP of system_rst_byteclk_orig : signal is "true";
  signal system_rst_i_1_n_0 : STD_LOGIC;
  signal NLW_core_rst_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[1]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[0]\ : label is "RST_BEGIN:00,RESET_FSM_DONE:01,WAIT_FOR_ENABLE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[1]\ : label is "RST_BEGIN:00,RESET_FSM_DONE:01,WAIT_FOR_ENABLE:10";
  attribute DowngradeIPIdentifiedWarnings of core_rst_sync_i : label is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of core_rst_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of core_rst_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of core_rst_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of core_rst_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of core_rst_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of core_rst_sync_i : label is "8'b00000010";
  attribute KEEP : string;
  attribute KEEP of system_rst_byteclk_reg : label is "yes";
  attribute KEEP of system_rst_reg : label is "yes";
  attribute keep of system_rst : signal is "true";
  attribute keep of system_rst_byteclk : signal is "true";
begin
  system_rst <= \^system_rst\;
  system_rst_byteclk <= \<const0>\;
\FSM_sequential_rst_blk_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => rst_blk_state(1),
      I1 => srst,
      I2 => dphyen,
      I3 => rst_blk_state(0),
      O => \FSM_sequential_rst_blk_state[0]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFCF"
    )
        port map (
      I0 => rst_blk_state(1),
      I1 => srst,
      I2 => dphyen,
      I3 => rst_blk_state(0),
      O => \FSM_sequential_rst_blk_state[1]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[0]_i_1_n_0\,
      Q => rst_blk_state(0)
    );
\FSM_sequential_rst_blk_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[1]_i_1_n_0\,
      Q => rst_blk_state(1)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_rst_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__2\
     port map (
      prmry_ack => NLW_core_rst_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => core_rst,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => core_rst_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
system_rst_byteclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0DDDD00D0DDDD"
    )
        port map (
      I0 => dphyen,
      I1 => srst,
      I2 => system_rst_byteclk_orig,
      I3 => rst_blk_state(0),
      I4 => rst_blk_state(1),
      I5 => system_rst_byteclk_orig,
      O => system_rst_byteclk_i_1_n_0
    );
system_rst_byteclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_byteclk_i_1_n_0,
      PRE => core_rst_sync,
      Q => system_rst_byteclk_orig
    );
system_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0DDDD00D0DDDD"
    )
        port map (
      I0 => dphyen,
      I1 => srst,
      I2 => \^system_rst\,
      I3 => rst_blk_state(0),
      I4 => rst_blk_state(1),
      I5 => \^system_rst\,
      O => system_rst_i_1_n_0
    );
system_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    pkt_cnt_r0 : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \align_done_i_10__0_n_0\ : STD_LOGIC;
  signal \align_done_i_11__0_n_0\ : STD_LOGIC;
  signal \align_done_i_12__0_n_0\ : STD_LOGIC;
  signal \align_done_i_13__0_n_0\ : STD_LOGIC;
  signal \align_done_i_14__0_n_0\ : STD_LOGIC;
  signal \align_done_i_15__0_n_0\ : STD_LOGIC;
  signal \align_done_i_16__0_n_0\ : STD_LOGIC;
  signal \align_done_i_17__0_n_0\ : STD_LOGIC;
  signal \align_done_i_18__0_n_0\ : STD_LOGIC;
  signal \align_done_i_19__0_n_0\ : STD_LOGIC;
  signal \align_done_i_1__0_n_0\ : STD_LOGIC;
  signal \align_done_i_20__0_n_0\ : STD_LOGIC;
  signal \align_done_i_21__0_n_0\ : STD_LOGIC;
  signal \align_done_i_2__0_n_0\ : STD_LOGIC;
  signal \align_done_i_3__0_n_0\ : STD_LOGIC;
  signal \align_done_i_4__0_n_0\ : STD_LOGIC;
  signal \align_done_i_5__0_n_0\ : STD_LOGIC;
  signal \align_done_i_6__0_n_0\ : STD_LOGIC;
  signal \align_done_i_7__0_n_0\ : STD_LOGIC;
  signal \align_done_i_8__0_n_0\ : STD_LOGIC;
  signal \align_done_i_9__0_n_0\ : STD_LOGIC;
  signal \^dl1_errsoths\ : STD_LOGIC;
  signal \^dl1_errsotsynchs\ : STD_LOGIC;
  signal \^dl1_rxsynchs\ : STD_LOGIC;
  signal \^dl1_rxvalidhs\ : STD_LOGIC;
  signal en_hs_lpn_sync : STD_LOGIC;
  signal en_hs_lpn_sync_r : STD_LOGIC;
  signal \errsoths_i_10__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_11__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_12__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_13__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_14__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_15__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_16__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_17__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_18__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_1__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_2__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_3__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_4__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_5__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_6__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_7__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_8__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_9__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_10__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_11__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_12__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_13__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_14__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_15__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_16__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_17__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_18__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_1__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_2__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_3__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_4__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_5__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_6__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_7__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_8__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_9__0_n_0\ : STD_LOGIC;
  signal h_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of h_reg : signal is std.standard.true;
  signal hs_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hs_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \hs_dvalid_i_1__0_n_0\ : STD_LOGIC;
  signal rx_hs_dp_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxsynchs_i_1__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_2__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_3__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_4__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_5__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_6__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_7__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_done_i_5__0\ : label is "soft_lutpair119";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of en_hs_lpn_sync_r_reg : label is "no";
  attribute SOFT_HLUTNM of \errsoths_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \errsotsynchs_i_2__0\ : label is "soft_lutpair119";
  attribute DONT_TOUCH of \h_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \h_reg_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[12]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[13]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[14]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[15]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \hs_data[0]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \hs_data[1]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \hs_data[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \hs_data[3]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \hs_data[4]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \hs_data[5]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \hs_data[6]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \hs_data[7]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rxsynchs_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rxsynchs_i_4__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \start_bit[0]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \start_bit[1]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \start_bit[2]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \start_bit[2]_i_4__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \start_bit[2]_i_5__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \start_bit[2]_i_6__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \start_bit[2]_i_7__0\ : label is "soft_lutpair120";
begin
  E(0) <= \^e\(0);
  dl1_errsoths <= \^dl1_errsoths\;
  dl1_errsotsynchs <= \^dl1_errsotsynchs\;
  dl1_rxsynchs <= \^dl1_rxsynchs\;
  dl1_rxvalidhs <= \^dl1_rxvalidhs\;
\align_done_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000008E080800"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(12),
      I4 => h_reg(14),
      I5 => h_reg(9),
      O => \align_done_i_10__0_n_0\
    );
\align_done_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAABABABAB"
    )
        port map (
      I0 => \rxsynchs_i_6__0_n_0\,
      I1 => \errsotsynchs_i_6__0_n_0\,
      I2 => \align_done_i_18__0_n_0\,
      I3 => \align_done_i_19__0_n_0\,
      I4 => \align_done_i_20__0_n_0\,
      I5 => \align_done_i_21__0_n_0\,
      O => \align_done_i_11__0_n_0\
    );
\align_done_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(13),
      I2 => h_reg(11),
      I3 => h_reg(10),
      I4 => h_reg(12),
      O => \align_done_i_12__0_n_0\
    );
\align_done_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1F10"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(12),
      I2 => h_reg(10),
      I3 => h_reg(7),
      I4 => h_reg(6),
      O => \align_done_i_13__0_n_0\
    );
\align_done_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03BF"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(13),
      I2 => h_reg(11),
      I3 => h_reg(10),
      O => \align_done_i_14__0_n_0\
    );
\align_done_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(11),
      O => \align_done_i_15__0_n_0\
    );
\align_done_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044C4C"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(12),
      I3 => h_reg(13),
      I4 => h_reg(14),
      O => \align_done_i_16__0_n_0\
    );
\align_done_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(8),
      I2 => h_reg(11),
      I3 => h_reg(12),
      I4 => h_reg(13),
      I5 => h_reg(10),
      O => \align_done_i_17__0_n_0\
    );
\align_done_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(7),
      I2 => h_reg(8),
      I3 => h_reg(5),
      I4 => h_reg(6),
      O => \align_done_i_18__0_n_0\
    );
\align_done_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(3),
      I2 => h_reg(2),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => \align_done_i_19__0_n_0\
    );
\align_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FDFF0000"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \align_done_i_4__0_n_0\,
      I3 => \align_done_i_5__0_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \align_done_i_1__0_n_0\
    );
\align_done_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000B00"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => \align_done_i_20__0_n_0\
    );
\align_done_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(5),
      I2 => h_reg(6),
      I3 => h_reg(9),
      I4 => h_reg(7),
      O => \align_done_i_21__0_n_0\
    );
\align_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2BFFBFFFBFFFFF"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(14),
      I4 => h_reg(15),
      I5 => h_reg(12),
      O => \align_done_i_2__0_n_0\
    );
\align_done_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000101F"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => \align_done_i_6__0_n_0\,
      I4 => h_reg(11),
      I5 => \align_done_i_7__0_n_0\,
      O => \align_done_i_3__0_n_0\
    );
\align_done_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \align_done_i_8__0_n_0\,
      I1 => \align_done_i_2__0_n_0\,
      I2 => \align_done_i_9__0_n_0\,
      I3 => \align_done_i_10__0_n_0\,
      O => \align_done_i_4__0_n_0\
    );
\align_done_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \start_bit[0]_i_4__0_n_0\,
      I1 => \align_done_i_11__0_n_0\,
      O => \align_done_i_5__0_n_0\
    );
\align_done_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      O => \align_done_i_6__0_n_0\
    );
\align_done_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAEEEAEEEEE"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(14),
      I4 => h_reg(15),
      I5 => h_reg(12),
      O => \align_done_i_7__0_n_0\
    );
\align_done_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445454544454"
    )
        port map (
      I0 => \start_bit[2]_i_12__0_n_0\,
      I1 => \align_done_i_10__0_n_0\,
      I2 => \align_done_i_12__0_n_0\,
      I3 => \align_done_i_13__0_n_0\,
      I4 => h_reg(9),
      I5 => \align_done_i_14__0_n_0\,
      O => \align_done_i_8__0_n_0\
    );
\align_done_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => h_reg(14),
      I1 => \align_done_i_15__0_n_0\,
      I2 => h_reg(9),
      I3 => \align_done_i_16__0_n_0\,
      I4 => \align_done_i_17__0_n_0\,
      O => \align_done_i_9__0_n_0\
    );
align_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \align_done_i_1__0_n_0\,
      Q => \^e\(0),
      R => '0'
    );
en_hs_lpn_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_9\
     port map (
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \out\ => en_hs_lpn_sync,
      rx_div4_clk => rx_div4_clk
    );
en_hs_lpn_sync_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => en_hs_lpn_sync,
      Q => en_hs_lpn_sync_r,
      R => '0'
    );
\errsoths_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => h_reg(3),
      I1 => h_reg(4),
      I2 => h_reg(7),
      I3 => h_reg(8),
      I4 => h_reg(9),
      I5 => h_reg(6),
      O => \errsoths_i_10__0_n_0\
    );
\errsoths_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(6),
      I2 => h_reg(7),
      I3 => h_reg(10),
      I4 => h_reg(8),
      O => \errsoths_i_11__0_n_0\
    );
\errsoths_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(10),
      I2 => h_reg(7),
      I3 => h_reg(9),
      I4 => h_reg(8),
      O => \errsoths_i_12__0_n_0\
    );
\errsoths_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(8),
      I2 => h_reg(9),
      O => \errsoths_i_13__0_n_0\
    );
\errsoths_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F7F7FF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => h_reg(9),
      I3 => h_reg(8),
      I4 => h_reg(10),
      O => \errsoths_i_14__0_n_0\
    );
\errsoths_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080006880"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(11),
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => h_reg(10),
      I5 => h_reg(6),
      O => \errsoths_i_15__0_n_0\
    );
\errsoths_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => h_reg(11),
      I4 => h_reg(10),
      I5 => h_reg(9),
      O => \errsoths_i_16__0_n_0\
    );
\errsoths_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(14),
      I2 => h_reg(15),
      I3 => h_reg(12),
      I4 => h_reg(11),
      I5 => h_reg(10),
      O => \errsoths_i_17__0_n_0\
    );
\errsoths_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(10),
      I3 => h_reg(11),
      I4 => h_reg(9),
      I5 => h_reg(8),
      O => \errsoths_i_18__0_n_0\
    );
\errsoths_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAFFFFA8AA0000"
    )
        port map (
      I0 => \errsoths_i_2__0_n_0\,
      I1 => \errsoths_i_3__0_n_0\,
      I2 => \errsoths_i_4__0_n_0\,
      I3 => \errsoths_i_5__0_n_0\,
      I4 => \rxsynchs_i_3__0_n_0\,
      I5 => \^dl1_errsoths\,
      O => \errsoths_i_1__0_n_0\
    );
\errsoths_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      I1 => \^e\(0),
      O => \errsoths_i_2__0_n_0\
    );
\errsoths_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094404000"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(7),
      I2 => h_reg(6),
      I3 => h_reg(9),
      I4 => h_reg(5),
      I5 => h_reg(4),
      O => \errsoths_i_3__0_n_0\
    );
\errsoths_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080680080"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(5),
      I2 => h_reg(8),
      I3 => h_reg(7),
      I4 => h_reg(6),
      I5 => h_reg(3),
      O => \errsoths_i_4__0_n_0\
    );
\errsoths_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E00FFFFFFFF"
    )
        port map (
      I0 => \errsoths_i_6__0_n_0\,
      I1 => \errsoths_i_7__0_n_0\,
      I2 => \errsoths_i_8__0_n_0\,
      I3 => \rxsynchs_i_4__0_n_0\,
      I4 => \errsoths_i_9__0_n_0\,
      I5 => \align_done_i_5__0_n_0\,
      O => \errsoths_i_5__0_n_0\
    );
\errsoths_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF6BFFBFFFBFFFFF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(11),
      I4 => h_reg(10),
      I5 => h_reg(12),
      O => \errsoths_i_6__0_n_0\
    );
\errsoths_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFEF"
    )
        port map (
      I0 => \errsotsynchs_i_6__0_n_0\,
      I1 => \errsoths_i_10__0_n_0\,
      I2 => \errsoths_i_11__0_n_0\,
      I3 => \errsoths_i_12__0_n_0\,
      I4 => \errsotsynchs_i_9__0_n_0\,
      O => \errsoths_i_7__0_n_0\
    );
\errsoths_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF94009455"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(7),
      I2 => h_reg(6),
      I3 => \errsoths_i_13__0_n_0\,
      I4 => \errsoths_i_14__0_n_0\,
      I5 => \errsoths_i_15__0_n_0\,
      O => \errsoths_i_8__0_n_0\
    );
\errsoths_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \errsoths_i_16__0_n_0\,
      I1 => \align_done_i_8__0_n_0\,
      I2 => \errsoths_i_17__0_n_0\,
      I3 => \errsoths_i_18__0_n_0\,
      O => \errsoths_i_9__0_n_0\
    );
errsoths_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \errsoths_i_1__0_n_0\,
      Q => \^dl1_errsoths\,
      R => '0'
    );
\errsotsynchs_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(11),
      I2 => h_reg(10),
      I3 => h_reg(12),
      I4 => h_reg(13),
      O => \errsotsynchs_i_10__0_n_0\
    );
\errsotsynchs_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707070007"
    )
        port map (
      I0 => \errsotsynchs_i_14__0_n_0\,
      I1 => h_reg(13),
      I2 => h_reg(8),
      I3 => \align_done_i_13__0_n_0\,
      I4 => h_reg(9),
      I5 => \align_done_i_14__0_n_0\,
      O => \errsotsynchs_i_11__0_n_0\
    );
\errsotsynchs_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFEEEEFFFF"
    )
        port map (
      I0 => \errsotsynchs_i_15__0_n_0\,
      I1 => \align_done_i_9__0_n_0\,
      I2 => \errsotsynchs_i_16__0_n_0\,
      I3 => \align_done_i_3__0_n_0\,
      I4 => \align_done_i_8__0_n_0\,
      I5 => \errsotsynchs_i_17__0_n_0\,
      O => \errsotsynchs_i_12__0_n_0\
    );
\errsotsynchs_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(7),
      O => \errsotsynchs_i_13__0_n_0\
    );
\errsotsynchs_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(12),
      O => \errsotsynchs_i_14__0_n_0\
    );
\errsotsynchs_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(12),
      I3 => h_reg(13),
      I4 => h_reg(14),
      O => \errsotsynchs_i_15__0_n_0\
    );
\errsotsynchs_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => h_reg(15),
      I1 => h_reg(14),
      I2 => h_reg(13),
      I3 => h_reg(11),
      I4 => h_reg(12),
      O => \errsotsynchs_i_16__0_n_0\
    );
\errsotsynchs_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045555"
    )
        port map (
      I0 => \align_done_i_10__0_n_0\,
      I1 => \errsotsynchs_i_18__0_n_0\,
      I2 => \align_done_i_16__0_n_0\,
      I3 => \align_done_i_17__0_n_0\,
      I4 => \align_done_i_2__0_n_0\,
      O => \errsotsynchs_i_17__0_n_0\
    );
\errsotsynchs_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => h_reg(11),
      I4 => h_reg(14),
      O => \errsotsynchs_i_18__0_n_0\
    );
\errsotsynchs_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AFFFF888A0000"
    )
        port map (
      I0 => \errsoths_i_2__0_n_0\,
      I1 => \errsotsynchs_i_2__0_n_0\,
      I2 => \errsotsynchs_i_3__0_n_0\,
      I3 => \errsotsynchs_i_4__0_n_0\,
      I4 => \rxsynchs_i_3__0_n_0\,
      I5 => \^dl1_errsotsynchs\,
      O => \errsotsynchs_i_1__0_n_0\
    );
\errsotsynchs_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \start_bit[0]_i_4__0_n_0\,
      I1 => \errsotsynchs_i_5__0_n_0\,
      I2 => \errsotsynchs_i_6__0_n_0\,
      I3 => \rxsynchs_i_7__0_n_0\,
      O => \errsotsynchs_i_2__0_n_0\
    );
\errsotsynchs_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \errsotsynchs_i_7__0_n_0\,
      I1 => \errsotsynchs_i_8__0_n_0\,
      I2 => \errsotsynchs_i_9__0_n_0\,
      I3 => \errsotsynchs_i_6__0_n_0\,
      O => \errsotsynchs_i_3__0_n_0\
    );
\errsotsynchs_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540000FFFFFFFF"
    )
        port map (
      I0 => \rxsynchs_i_4__0_n_0\,
      I1 => \errsotsynchs_i_10__0_n_0\,
      I2 => \errsotsynchs_i_11__0_n_0\,
      I3 => \align_done_i_10__0_n_0\,
      I4 => \errsotsynchs_i_12__0_n_0\,
      I5 => \align_done_i_5__0_n_0\,
      O => \errsotsynchs_i_4__0_n_0\
    );
\errsotsynchs_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFE2ABEAEEEAEFE"
    )
        port map (
      I0 => \align_done_i_19__0_n_0\,
      I1 => h_reg(5),
      I2 => h_reg(6),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(9),
      O => \errsotsynchs_i_5__0_n_0\
    );
\errsotsynchs_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(10),
      I4 => h_reg(7),
      I5 => h_reg(5),
      O => \errsotsynchs_i_6__0_n_0\
    );
\errsotsynchs_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F771FFF7FFF7FFFF"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(10),
      I2 => h_reg(11),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(9),
      O => \errsotsynchs_i_7__0_n_0\
    );
\errsotsynchs_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444444"
    )
        port map (
      I0 => \errsoths_i_10__0_n_0\,
      I1 => \errsoths_i_11__0_n_0\,
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => \errsotsynchs_i_13__0_n_0\,
      I5 => h_reg(5),
      O => \errsotsynchs_i_8__0_n_0\
    );
\errsotsynchs_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(9),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(6),
      O => \errsotsynchs_i_9__0_n_0\
    );
errsotsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \errsotsynchs_i_1__0_n_0\,
      Q => \^dl1_errsotsynchs\,
      R => '0'
    );
\h_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(8),
      Q => h_reg(0),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(2),
      Q => h_reg(10),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(3),
      Q => h_reg(11),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(4),
      Q => h_reg(12),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(5),
      Q => h_reg(13),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(6),
      Q => h_reg(14),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(7),
      Q => h_reg(15),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(9),
      Q => h_reg(1),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(10),
      Q => h_reg(2),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(11),
      Q => h_reg(3),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(12),
      Q => h_reg(4),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(13),
      Q => h_reg(5),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(14),
      Q => h_reg(6),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(15),
      Q => h_reg(7),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(0),
      Q => h_reg(8),
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(1),
      Q => h_reg(9),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[0]_i_2__0_n_0\,
      O => hs_data(0)
    );
\hs_data[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(3),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(2),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(1),
      O => \hs_data[0]_i_2__0_n_0\
    );
\hs_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[1]_i_2__0_n_0\,
      O => hs_data(1)
    );
\hs_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(4),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(3),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(2),
      O => \hs_data[1]_i_2__0_n_0\
    );
\hs_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[2]_i_2__0_n_0\,
      O => hs_data(2)
    );
\hs_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(5),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(4),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(3),
      O => \hs_data[2]_i_2__0_n_0\
    );
\hs_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_4__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[3]_i_2__0_n_0\,
      O => hs_data(3)
    );
\hs_data[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(5),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(4),
      O => \hs_data[3]_i_2__0_n_0\
    );
\hs_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[4]_i_3__0_n_0\,
      O => hs_data(4)
    );
\hs_data[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(11),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(10),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(9),
      O => \hs_data[4]_i_2__0_n_0\
    );
\hs_data[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(7),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(6),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(5),
      O => \hs_data[4]_i_3__0_n_0\
    );
\hs_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[5]_i_3__0_n_0\,
      O => hs_data(5)
    );
\hs_data[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(11),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(10),
      O => \hs_data[5]_i_2__0_n_0\
    );
\hs_data[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(7),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(6),
      O => \hs_data[5]_i_3__0_n_0\
    );
\hs_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[6]_i_3__0_n_0\,
      O => hs_data(6)
    );
\hs_data[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(12),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(11),
      O => \hs_data[6]_i_2__0_n_0\
    );
\hs_data[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(9),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(8),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(7),
      O => \hs_data[6]_i_3__0_n_0\
    );
\hs_data[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      O => \hs_data[7]_i_1__0_n_0\
    );
\hs_data[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[7]_i_4__0_n_0\,
      O => hs_data(7)
    );
\hs_data[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(15),
      I1 => h_reg(14),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(13),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(12),
      O => \hs_data[7]_i_3__0_n_0\
    );
\hs_data[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(9),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(8),
      O => \hs_data[7]_i_4__0_n_0\
    );
\hs_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(0),
      Q => dl1_rxdatahs(0),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(1),
      Q => dl1_rxdatahs(1),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(2),
      Q => dl1_rxdatahs(2),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(3),
      Q => dl1_rxdatahs(3),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(4),
      Q => dl1_rxdatahs(4),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(5),
      Q => dl1_rxdatahs(5),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(6),
      Q => dl1_rxdatahs(6),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(7),
      Q => dl1_rxdatahs(7),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_dvalid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \^dl1_rxvalidhs\,
      O => \hs_dvalid_i_1__0_n_0\
    );
hs_dvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \hs_dvalid_i_1__0_n_0\,
      Q => \^dl1_rxvalidhs\,
      R => '0'
    );
\pkt_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^dl1_rxsynchs\,
      I2 => \^dl1_errsoths\,
      I3 => \^dl1_errsotsynchs\,
      O => pkt_cnt_r0
    );
\rx_hs_dp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(0),
      Q => rx_hs_dp_r(0),
      R => '0'
    );
\rx_hs_dp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(1),
      Q => rx_hs_dp_r(1),
      R => '0'
    );
\rx_hs_dp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(2),
      Q => rx_hs_dp_r(2),
      R => '0'
    );
\rx_hs_dp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(3),
      Q => rx_hs_dp_r(3),
      R => '0'
    );
\rx_hs_dp_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(4),
      Q => rx_hs_dp_r(4),
      R => '0'
    );
\rx_hs_dp_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(5),
      Q => rx_hs_dp_r(5),
      R => '0'
    );
\rx_hs_dp_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(6),
      Q => rx_hs_dp_r(6),
      R => '0'
    );
\rx_hs_dp_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(7),
      Q => rx_hs_dp_r(7),
      R => '0'
    );
\rxsynchs_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \rxsynchs_i_2__0_n_0\,
      I3 => \rxsynchs_i_3__0_n_0\,
      I4 => \^dl1_rxsynchs\,
      O => \rxsynchs_i_1__0_n_0\
    );
\rxsynchs_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004FEF"
    )
        port map (
      I0 => \rxsynchs_i_4__0_n_0\,
      I1 => \rxsynchs_i_5__0_n_0\,
      I2 => \align_done_i_5__0_n_0\,
      I3 => \errsotsynchs_i_3__0_n_0\,
      I4 => \rxsynchs_i_6__0_n_0\,
      I5 => \rxsynchs_i_7__0_n_0\,
      O => \rxsynchs_i_2__0_n_0\
    );
\rxsynchs_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \align_done_i_5__0_n_0\,
      I3 => \align_done_i_4__0_n_0\,
      I4 => \^e\(0),
      I5 => en_hs_lpn_sync_r,
      O => \rxsynchs_i_3__0_n_0\
    );
\rxsynchs_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \start_bit[2]_i_3__0_n_0\,
      I1 => \start_bit[0]_i_5__0_n_0\,
      I2 => \errsoths_i_7__0_n_0\,
      O => \rxsynchs_i_4__0_n_0\
    );
\rxsynchs_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \errsotsynchs_i_11__0_n_0\,
      I2 => \align_done_i_10__0_n_0\,
      I3 => \start_bit[2]_i_12__0_n_0\,
      O => \rxsynchs_i_5__0_n_0\
    );
\rxsynchs_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(8),
      I2 => h_reg(5),
      I3 => h_reg(6),
      I4 => h_reg(9),
      I5 => h_reg(4),
      O => \rxsynchs_i_6__0_n_0\
    );
\rxsynchs_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080E80080"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(5),
      I2 => h_reg(8),
      I3 => h_reg(7),
      I4 => h_reg(6),
      I5 => h_reg(3),
      O => \rxsynchs_i_7__0_n_0\
    );
rxsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rxsynchs_i_1__0_n_0\,
      Q => \^dl1_rxsynchs\,
      R => '0'
    );
\start_bit[0]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(11),
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => h_reg(10),
      O => \start_bit[0]_i_10__0_n_0\
    );
\start_bit[0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(5),
      I4 => h_reg(4),
      O => \start_bit[0]_i_11__0_n_0\
    );
\start_bit[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFEFFFEF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(10),
      I4 => h_reg(11),
      O => \start_bit[0]_i_12__0_n_0\
    );
\start_bit[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000DD000000"
    )
        port map (
      I0 => \start_bit[0]_i_2__0_n_0\,
      I1 => \start_bit[0]_i_3__0_n_0\,
      I2 => \start_bit_reg_n_0_[0]\,
      I3 => \start_bit[0]_i_4__0_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[0]_i_1__0_n_0\
    );
\start_bit[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F0F0"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \rxsynchs_i_4__0_n_0\,
      I3 => \align_done_i_4__0_n_0\,
      I4 => \align_done_i_8__0_n_0\,
      O => \start_bit[0]_i_2__0_n_0\
    );
\start_bit[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \errsoths_i_7__0_n_0\,
      I1 => \start_bit[0]_i_5__0_n_0\,
      I2 => \align_done_i_11__0_n_0\,
      O => \start_bit[0]_i_3__0_n_0\
    );
\start_bit[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF005D"
    )
        port map (
      I0 => \start_bit[0]_i_6__0_n_0\,
      I1 => \start_bit[0]_i_7__0_n_0\,
      I2 => \start_bit[0]_i_8__0_n_0\,
      I3 => h_reg(3),
      I4 => \rxsynchs_i_6__0_n_0\,
      I5 => \rxsynchs_i_7__0_n_0\,
      O => \start_bit[0]_i_4__0_n_0\
    );
\start_bit[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => \errsotsynchs_i_9__0_n_0\,
      I1 => \start_bit[0]_i_9__0_n_0\,
      I2 => \start_bit[0]_i_10__0_n_0\,
      I3 => \start_bit[0]_i_11__0_n_0\,
      I4 => \start_bit[0]_i_12__0_n_0\,
      I5 => \errsotsynchs_i_7__0_n_0\,
      O => \start_bit[0]_i_5__0_n_0\
    );
\start_bit[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(5),
      O => \start_bit[0]_i_6__0_n_0\
    );
\start_bit[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D55"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => \start_bit[0]_i_7__0_n_0\
    );
\start_bit[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0F0E000E0F0E"
    )
        port map (
      I0 => h_reg(2),
      I1 => h_reg(1),
      I2 => h_reg(4),
      I3 => h_reg(5),
      I4 => h_reg(7),
      I5 => h_reg(8),
      O => \start_bit[0]_i_8__0_n_0\
    );
\start_bit[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(8),
      I2 => h_reg(11),
      I3 => h_reg(7),
      I4 => h_reg(9),
      O => \start_bit[0]_i_9__0_n_0\
    );
\start_bit[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0444444004444"
    )
        port map (
      I0 => \start_bit[1]_i_2__0_n_0\,
      I1 => \start_bit[1]_i_3__0_n_0\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \align_done_i_5__0_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[1]_i_1__0_n_0\
    );
\start_bit[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEFEF"
    )
        port map (
      I0 => \align_done_i_11__0_n_0\,
      I1 => \^e\(0),
      I2 => en_hs_lpn_sync_r,
      I3 => \start_bit[2]_i_7__0_n_0\,
      I4 => \start_bit[2]_i_3__0_n_0\,
      O => \start_bit[1]_i_2__0_n_0\
    );
\start_bit[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC8CCC"
    )
        port map (
      I0 => \align_done_i_3__0_n_0\,
      I1 => \align_done_i_8__0_n_0\,
      I2 => \align_done_i_2__0_n_0\,
      I3 => \align_done_i_9__0_n_0\,
      I4 => \align_done_i_10__0_n_0\,
      I5 => \start_bit[2]_i_7__0_n_0\,
      O => \start_bit[1]_i_3__0_n_0\
    );
\start_bit[2]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => h_reg(5),
      I3 => h_reg(9),
      I4 => h_reg(8),
      O => \start_bit[2]_i_10__0_n_0\
    );
\start_bit[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7FFF3"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(9),
      I2 => h_reg(10),
      I3 => h_reg(8),
      I4 => h_reg(11),
      O => \start_bit[2]_i_11__0_n_0\
    );
\start_bit[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(9),
      I3 => h_reg(10),
      I4 => h_reg(11),
      I5 => h_reg(8),
      O => \start_bit[2]_i_12__0_n_0\
    );
\start_bit[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
        port map (
      I0 => \start_bit[2]_i_2__0_n_0\,
      I1 => \start_bit[2]_i_3__0_n_0\,
      I2 => \start_bit[2]_i_4__0_n_0\,
      I3 => \start_bit[2]_i_5__0_n_0\,
      I4 => \start_bit_reg_n_0_[2]\,
      I5 => \start_bit[2]_i_6__0_n_0\,
      O => \start_bit[2]_i_1__0_n_0\
    );
\start_bit[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \align_done_i_11__0_n_0\,
      I1 => \^e\(0),
      I2 => en_hs_lpn_sync_r,
      I3 => \start_bit[2]_i_7__0_n_0\,
      O => \start_bit[2]_i_2__0_n_0\
    );
\start_bit[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557F777F7F"
    )
        port map (
      I0 => \errsotsynchs_i_7__0_n_0\,
      I1 => \start_bit[2]_i_8__0_n_0\,
      I2 => \start_bit[2]_i_9__0_n_0\,
      I3 => \start_bit[2]_i_10__0_n_0\,
      I4 => \start_bit[2]_i_11__0_n_0\,
      I5 => \start_bit[2]_i_12__0_n_0\,
      O => \start_bit[2]_i_3__0_n_0\
    );
\start_bit[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \align_done_i_4__0_n_0\,
      O => \start_bit[2]_i_4__0_n_0\
    );
\start_bit[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_5__0_n_0\
    );
\start_bit[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \start_bit[2]_i_7__0_n_0\,
      I3 => \align_done_i_5__0_n_0\,
      O => \start_bit[2]_i_6__0_n_0\
    );
\start_bit[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \errsoths_i_7__0_n_0\,
      I1 => \start_bit[0]_i_5__0_n_0\,
      O => \start_bit[2]_i_7__0_n_0\
    );
\start_bit[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(9),
      I2 => h_reg(10),
      I3 => h_reg(8),
      I4 => h_reg(12),
      O => \start_bit[2]_i_8__0_n_0\
    );
\start_bit[2]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(12),
      I2 => h_reg(9),
      I3 => h_reg(10),
      I4 => h_reg(11),
      O => \start_bit[2]_i_9__0_n_0\
    );
\start_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[0]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[0]\,
      R => '0'
    );
\start_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[1]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[1]\,
      R => '0'
    );
\start_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[2]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    hs_dvalid_reg_0 : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg : out STD_LOGIC;
    pkt_cnt_r0 : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align_11 : entity is "mipi_dphy_v4_1_3_rx_sot_det_align";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align_11;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align_11 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_done_i_10_n_0 : STD_LOGIC;
  signal align_done_i_11_n_0 : STD_LOGIC;
  signal align_done_i_12_n_0 : STD_LOGIC;
  signal align_done_i_13_n_0 : STD_LOGIC;
  signal align_done_i_14_n_0 : STD_LOGIC;
  signal align_done_i_15_n_0 : STD_LOGIC;
  signal align_done_i_16_n_0 : STD_LOGIC;
  signal align_done_i_17_n_0 : STD_LOGIC;
  signal align_done_i_18_n_0 : STD_LOGIC;
  signal align_done_i_19_n_0 : STD_LOGIC;
  signal align_done_i_1_n_0 : STD_LOGIC;
  signal align_done_i_20_n_0 : STD_LOGIC;
  signal align_done_i_21_n_0 : STD_LOGIC;
  signal align_done_i_2_n_0 : STD_LOGIC;
  signal align_done_i_3_n_0 : STD_LOGIC;
  signal align_done_i_4_n_0 : STD_LOGIC;
  signal align_done_i_5_n_0 : STD_LOGIC;
  signal align_done_i_6_n_0 : STD_LOGIC;
  signal align_done_i_7_n_0 : STD_LOGIC;
  signal align_done_i_8_n_0 : STD_LOGIC;
  signal align_done_i_9_n_0 : STD_LOGIC;
  signal \^dl0_errsoths\ : STD_LOGIC;
  signal \^dl0_errsotsynchs\ : STD_LOGIC;
  signal \^dl0_rxsynchs\ : STD_LOGIC;
  signal en_hs_lpn_sync : STD_LOGIC;
  signal en_hs_lpn_sync_r : STD_LOGIC;
  signal errsoths_i_10_n_0 : STD_LOGIC;
  signal errsoths_i_11_n_0 : STD_LOGIC;
  signal errsoths_i_12_n_0 : STD_LOGIC;
  signal errsoths_i_13_n_0 : STD_LOGIC;
  signal errsoths_i_14_n_0 : STD_LOGIC;
  signal errsoths_i_15_n_0 : STD_LOGIC;
  signal errsoths_i_16_n_0 : STD_LOGIC;
  signal errsoths_i_17_n_0 : STD_LOGIC;
  signal errsoths_i_18_n_0 : STD_LOGIC;
  signal errsoths_i_1_n_0 : STD_LOGIC;
  signal errsoths_i_2_n_0 : STD_LOGIC;
  signal errsoths_i_3_n_0 : STD_LOGIC;
  signal errsoths_i_4_n_0 : STD_LOGIC;
  signal errsoths_i_5_n_0 : STD_LOGIC;
  signal errsoths_i_6_n_0 : STD_LOGIC;
  signal errsoths_i_7_n_0 : STD_LOGIC;
  signal errsoths_i_8_n_0 : STD_LOGIC;
  signal errsoths_i_9_n_0 : STD_LOGIC;
  signal errsotsynchs_i_10_n_0 : STD_LOGIC;
  signal errsotsynchs_i_11_n_0 : STD_LOGIC;
  signal errsotsynchs_i_12_n_0 : STD_LOGIC;
  signal errsotsynchs_i_13_n_0 : STD_LOGIC;
  signal errsotsynchs_i_14_n_0 : STD_LOGIC;
  signal errsotsynchs_i_15_n_0 : STD_LOGIC;
  signal errsotsynchs_i_16_n_0 : STD_LOGIC;
  signal errsotsynchs_i_17_n_0 : STD_LOGIC;
  signal errsotsynchs_i_18_n_0 : STD_LOGIC;
  signal errsotsynchs_i_1_n_0 : STD_LOGIC;
  signal errsotsynchs_i_2_n_0 : STD_LOGIC;
  signal errsotsynchs_i_3_n_0 : STD_LOGIC;
  signal errsotsynchs_i_4_n_0 : STD_LOGIC;
  signal errsotsynchs_i_5_n_0 : STD_LOGIC;
  signal errsotsynchs_i_6_n_0 : STD_LOGIC;
  signal errsotsynchs_i_7_n_0 : STD_LOGIC;
  signal errsotsynchs_i_8_n_0 : STD_LOGIC;
  signal errsotsynchs_i_9_n_0 : STD_LOGIC;
  signal h_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of h_reg : signal is std.standard.true;
  signal hs_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hs_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_4_n_0\ : STD_LOGIC;
  signal hs_dvalid_i_1_n_0 : STD_LOGIC;
  signal \^hs_dvalid_reg_0\ : STD_LOGIC;
  signal rx_hs_dp_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxsynchs_i_1_n_0 : STD_LOGIC;
  signal rxsynchs_i_2_n_0 : STD_LOGIC;
  signal rxsynchs_i_3_n_0 : STD_LOGIC;
  signal rxsynchs_i_4_n_0 : STD_LOGIC;
  signal rxsynchs_i_5_n_0 : STD_LOGIC;
  signal rxsynchs_i_6_n_0 : STD_LOGIC;
  signal rxsynchs_i_7_n_0 : STD_LOGIC;
  signal \start_bit[0]_i_10_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_11_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_12_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_4_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_5_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_6_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_7_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_8_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_9_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_10_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_11_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_12_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_4_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_5_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_6_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_7_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_8_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_9_n_0\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of align_done_i_5 : label is "soft_lutpair75";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of en_hs_lpn_sync_r_reg : label is "no";
  attribute SOFT_HLUTNM of errsoths_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of errsotsynchs_i_2 : label is "soft_lutpair75";
  attribute DONT_TOUCH of \h_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \h_reg_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[12]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[13]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[14]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[15]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \h_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \h_reg_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \hs_data[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hs_data[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hs_data[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hs_data[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hs_data[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hs_data[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hs_data[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hs_data[7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of hs_dvalid_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pkt_cnt_r[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of rxsynchs_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rxsynchs_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \start_bit[0]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \start_bit[1]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \start_bit[2]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \start_bit[2]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \start_bit[2]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \start_bit[2]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \start_bit[2]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \two_lane_hs_rx_timeout.hs_wait_count[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \two_lane_hs_rx_timeout.maxfrm_wait_done_i_1\ : label is "soft_lutpair74";
begin
  E(0) <= \^e\(0);
  dl0_errsoths <= \^dl0_errsoths\;
  dl0_errsotsynchs <= \^dl0_errsotsynchs\;
  dl0_rxsynchs <= \^dl0_rxsynchs\;
  hs_dvalid_reg_0 <= \^hs_dvalid_reg_0\;
align_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FDFF0000"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => align_done_i_4_n_0,
      I3 => align_done_i_5_n_0,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => align_done_i_1_n_0
    );
align_done_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000008E080800"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(12),
      I4 => h_reg(14),
      I5 => h_reg(9),
      O => align_done_i_10_n_0
    );
align_done_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAABABABAB"
    )
        port map (
      I0 => rxsynchs_i_6_n_0,
      I1 => errsotsynchs_i_6_n_0,
      I2 => align_done_i_18_n_0,
      I3 => align_done_i_19_n_0,
      I4 => align_done_i_20_n_0,
      I5 => align_done_i_21_n_0,
      O => align_done_i_11_n_0
    );
align_done_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(13),
      I2 => h_reg(11),
      I3 => h_reg(10),
      I4 => h_reg(12),
      O => align_done_i_12_n_0
    );
align_done_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1F10"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(12),
      I2 => h_reg(10),
      I3 => h_reg(7),
      I4 => h_reg(6),
      O => align_done_i_13_n_0
    );
align_done_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03BF"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(13),
      I2 => h_reg(11),
      I3 => h_reg(10),
      O => align_done_i_14_n_0
    );
align_done_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(11),
      O => align_done_i_15_n_0
    );
align_done_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044C4C"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(12),
      I3 => h_reg(13),
      I4 => h_reg(14),
      O => align_done_i_16_n_0
    );
align_done_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(8),
      I2 => h_reg(11),
      I3 => h_reg(12),
      I4 => h_reg(13),
      I5 => h_reg(10),
      O => align_done_i_17_n_0
    );
align_done_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(7),
      I2 => h_reg(8),
      I3 => h_reg(5),
      I4 => h_reg(6),
      O => align_done_i_18_n_0
    );
align_done_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(3),
      I2 => h_reg(2),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => align_done_i_19_n_0
    );
align_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2BFFBFFFBFFFFF"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(14),
      I4 => h_reg(15),
      I5 => h_reg(12),
      O => align_done_i_2_n_0
    );
align_done_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000B00"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => align_done_i_20_n_0
    );
align_done_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(5),
      I2 => h_reg(6),
      I3 => h_reg(9),
      I4 => h_reg(7),
      O => align_done_i_21_n_0
    );
align_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000101F"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => align_done_i_6_n_0,
      I4 => h_reg(11),
      I5 => align_done_i_7_n_0,
      O => align_done_i_3_n_0
    );
align_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => align_done_i_8_n_0,
      I1 => align_done_i_2_n_0,
      I2 => align_done_i_9_n_0,
      I3 => align_done_i_10_n_0,
      O => align_done_i_4_n_0
    );
align_done_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \start_bit[0]_i_4_n_0\,
      I1 => align_done_i_11_n_0,
      O => align_done_i_5_n_0
    );
align_done_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      O => align_done_i_6_n_0
    );
align_done_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAEEEAEEEEE"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(13),
      I3 => h_reg(14),
      I4 => h_reg(15),
      I5 => h_reg(12),
      O => align_done_i_7_n_0
    );
align_done_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445454544454"
    )
        port map (
      I0 => \start_bit[2]_i_12_n_0\,
      I1 => align_done_i_10_n_0,
      I2 => align_done_i_12_n_0,
      I3 => align_done_i_13_n_0,
      I4 => h_reg(9),
      I5 => align_done_i_14_n_0,
      O => align_done_i_8_n_0
    );
align_done_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => h_reg(14),
      I1 => align_done_i_15_n_0,
      I2 => h_reg(9),
      I3 => align_done_i_16_n_0,
      I4 => align_done_i_17_n_0,
      O => align_done_i_9_n_0
    );
align_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => align_done_i_1_n_0,
      Q => \^e\(0),
      R => '0'
    );
en_hs_lpn_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18\
     port map (
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \out\ => en_hs_lpn_sync,
      rx_div4_clk => rx_div4_clk
    );
en_hs_lpn_sync_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => en_hs_lpn_sync,
      Q => en_hs_lpn_sync_r,
      R => '0'
    );
errsoths_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAFFFFA8AA0000"
    )
        port map (
      I0 => errsoths_i_2_n_0,
      I1 => errsoths_i_3_n_0,
      I2 => errsoths_i_4_n_0,
      I3 => errsoths_i_5_n_0,
      I4 => rxsynchs_i_3_n_0,
      I5 => \^dl0_errsoths\,
      O => errsoths_i_1_n_0
    );
errsoths_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => h_reg(3),
      I1 => h_reg(4),
      I2 => h_reg(7),
      I3 => h_reg(8),
      I4 => h_reg(9),
      I5 => h_reg(6),
      O => errsoths_i_10_n_0
    );
errsoths_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(6),
      I2 => h_reg(7),
      I3 => h_reg(10),
      I4 => h_reg(8),
      O => errsoths_i_11_n_0
    );
errsoths_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(10),
      I2 => h_reg(7),
      I3 => h_reg(9),
      I4 => h_reg(8),
      O => errsoths_i_12_n_0
    );
errsoths_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(8),
      I2 => h_reg(9),
      O => errsoths_i_13_n_0
    );
errsoths_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F7F7FF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => h_reg(9),
      I3 => h_reg(8),
      I4 => h_reg(10),
      O => errsoths_i_14_n_0
    );
errsoths_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080006880"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(11),
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => h_reg(10),
      I5 => h_reg(6),
      O => errsoths_i_15_n_0
    );
errsoths_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => h_reg(11),
      I4 => h_reg(10),
      I5 => h_reg(9),
      O => errsoths_i_16_n_0
    );
errsoths_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(14),
      I2 => h_reg(15),
      I3 => h_reg(12),
      I4 => h_reg(11),
      I5 => h_reg(10),
      O => errsoths_i_17_n_0
    );
errsoths_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(10),
      I3 => h_reg(11),
      I4 => h_reg(9),
      I5 => h_reg(8),
      O => errsoths_i_18_n_0
    );
errsoths_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      I1 => \^e\(0),
      O => errsoths_i_2_n_0
    );
errsoths_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094404000"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(7),
      I2 => h_reg(6),
      I3 => h_reg(9),
      I4 => h_reg(5),
      I5 => h_reg(4),
      O => errsoths_i_3_n_0
    );
errsoths_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080680080"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(5),
      I2 => h_reg(8),
      I3 => h_reg(7),
      I4 => h_reg(6),
      I5 => h_reg(3),
      O => errsoths_i_4_n_0
    );
errsoths_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E00FFFFFFFF"
    )
        port map (
      I0 => errsoths_i_6_n_0,
      I1 => errsoths_i_7_n_0,
      I2 => errsoths_i_8_n_0,
      I3 => rxsynchs_i_4_n_0,
      I4 => errsoths_i_9_n_0,
      I5 => align_done_i_5_n_0,
      O => errsoths_i_5_n_0
    );
errsoths_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF6BFFBFFFBFFFFF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(11),
      I4 => h_reg(10),
      I5 => h_reg(12),
      O => errsoths_i_6_n_0
    );
errsoths_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFEF"
    )
        port map (
      I0 => errsotsynchs_i_6_n_0,
      I1 => errsoths_i_10_n_0,
      I2 => errsoths_i_11_n_0,
      I3 => errsoths_i_12_n_0,
      I4 => errsotsynchs_i_9_n_0,
      O => errsoths_i_7_n_0
    );
errsoths_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF94009455"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(7),
      I2 => h_reg(6),
      I3 => errsoths_i_13_n_0,
      I4 => errsoths_i_14_n_0,
      I5 => errsoths_i_15_n_0,
      O => errsoths_i_8_n_0
    );
errsoths_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => errsoths_i_16_n_0,
      I1 => align_done_i_8_n_0,
      I2 => errsoths_i_17_n_0,
      I3 => errsoths_i_18_n_0,
      O => errsoths_i_9_n_0
    );
errsoths_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => errsoths_i_1_n_0,
      Q => \^dl0_errsoths\,
      R => '0'
    );
errsotsynchs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AFFFF888A0000"
    )
        port map (
      I0 => errsoths_i_2_n_0,
      I1 => errsotsynchs_i_2_n_0,
      I2 => errsotsynchs_i_3_n_0,
      I3 => errsotsynchs_i_4_n_0,
      I4 => rxsynchs_i_3_n_0,
      I5 => \^dl0_errsotsynchs\,
      O => errsotsynchs_i_1_n_0
    );
errsotsynchs_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(11),
      I2 => h_reg(10),
      I3 => h_reg(12),
      I4 => h_reg(13),
      O => errsotsynchs_i_10_n_0
    );
errsotsynchs_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707070007"
    )
        port map (
      I0 => errsotsynchs_i_14_n_0,
      I1 => h_reg(13),
      I2 => h_reg(8),
      I3 => align_done_i_13_n_0,
      I4 => h_reg(9),
      I5 => align_done_i_14_n_0,
      O => errsotsynchs_i_11_n_0
    );
errsotsynchs_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFEEEEFFFF"
    )
        port map (
      I0 => errsotsynchs_i_15_n_0,
      I1 => align_done_i_9_n_0,
      I2 => errsotsynchs_i_16_n_0,
      I3 => align_done_i_3_n_0,
      I4 => align_done_i_8_n_0,
      I5 => errsotsynchs_i_17_n_0,
      O => errsotsynchs_i_12_n_0
    );
errsotsynchs_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(7),
      O => errsotsynchs_i_13_n_0
    );
errsotsynchs_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(12),
      O => errsotsynchs_i_14_n_0
    );
errsotsynchs_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(11),
      I2 => h_reg(12),
      I3 => h_reg(13),
      I4 => h_reg(14),
      O => errsotsynchs_i_15_n_0
    );
errsotsynchs_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => h_reg(15),
      I1 => h_reg(14),
      I2 => h_reg(13),
      I3 => h_reg(11),
      I4 => h_reg(12),
      O => errsotsynchs_i_16_n_0
    );
errsotsynchs_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045555"
    )
        port map (
      I0 => align_done_i_10_n_0,
      I1 => errsotsynchs_i_18_n_0,
      I2 => align_done_i_16_n_0,
      I3 => align_done_i_17_n_0,
      I4 => align_done_i_2_n_0,
      O => errsotsynchs_i_17_n_0
    );
errsotsynchs_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(13),
      I2 => h_reg(12),
      I3 => h_reg(11),
      I4 => h_reg(14),
      O => errsotsynchs_i_18_n_0
    );
errsotsynchs_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \start_bit[0]_i_4_n_0\,
      I1 => errsotsynchs_i_5_n_0,
      I2 => errsotsynchs_i_6_n_0,
      I3 => rxsynchs_i_7_n_0,
      O => errsotsynchs_i_2_n_0
    );
errsotsynchs_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => errsotsynchs_i_7_n_0,
      I1 => errsotsynchs_i_8_n_0,
      I2 => errsotsynchs_i_9_n_0,
      I3 => errsotsynchs_i_6_n_0,
      O => errsotsynchs_i_3_n_0
    );
errsotsynchs_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540000FFFFFFFF"
    )
        port map (
      I0 => rxsynchs_i_4_n_0,
      I1 => errsotsynchs_i_10_n_0,
      I2 => errsotsynchs_i_11_n_0,
      I3 => align_done_i_10_n_0,
      I4 => errsotsynchs_i_12_n_0,
      I5 => align_done_i_5_n_0,
      O => errsotsynchs_i_4_n_0
    );
errsotsynchs_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFE2ABEAEEEAEFE"
    )
        port map (
      I0 => align_done_i_19_n_0,
      I1 => h_reg(5),
      I2 => h_reg(6),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(9),
      O => errsotsynchs_i_5_n_0
    );
errsotsynchs_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(10),
      I4 => h_reg(7),
      I5 => h_reg(5),
      O => errsotsynchs_i_6_n_0
    );
errsotsynchs_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F771FFF7FFF7FFFF"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(10),
      I2 => h_reg(11),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(9),
      O => errsotsynchs_i_7_n_0
    );
errsotsynchs_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444444"
    )
        port map (
      I0 => errsoths_i_10_n_0,
      I1 => errsoths_i_11_n_0,
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => errsotsynchs_i_13_n_0,
      I5 => h_reg(5),
      O => errsotsynchs_i_8_n_0
    );
errsotsynchs_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => h_reg(9),
      I3 => h_reg(7),
      I4 => h_reg(8),
      I5 => h_reg(6),
      O => errsotsynchs_i_9_n_0
    );
errsotsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => errsotsynchs_i_1_n_0,
      Q => \^dl0_errsotsynchs\,
      R => '0'
    );
\h_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(8),
      Q => h_reg(0),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(2),
      Q => h_reg(10),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(3),
      Q => h_reg(11),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(4),
      Q => h_reg(12),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(5),
      Q => h_reg(13),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(6),
      Q => h_reg(14),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(7),
      Q => h_reg(15),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(9),
      Q => h_reg(1),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(10),
      Q => h_reg(2),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(11),
      Q => h_reg(3),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(12),
      Q => h_reg(4),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(13),
      Q => h_reg(5),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(14),
      Q => h_reg(6),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => h_reg(15),
      Q => h_reg(7),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(0),
      Q => h_reg(8),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(1),
      Q => h_reg(9),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[0]_i_2_n_0\,
      O => hs_data(0)
    );
\hs_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(3),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(2),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(1),
      O => \hs_data[0]_i_2_n_0\
    );
\hs_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[1]_i_2_n_0\,
      O => hs_data(1)
    );
\hs_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(5),
      I1 => h_reg(4),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(3),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(2),
      O => \hs_data[1]_i_2_n_0\
    );
\hs_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[2]_i_2_n_0\,
      O => hs_data(2)
    );
\hs_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(5),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(4),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(3),
      O => \hs_data[2]_i_2_n_0\
    );
\hs_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_4_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[3]_i_2_n_0\,
      O => hs_data(3)
    );
\hs_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(5),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(4),
      O => \hs_data[3]_i_2_n_0\
    );
\hs_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[4]_i_3_n_0\,
      O => hs_data(4)
    );
\hs_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(11),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(10),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(9),
      O => \hs_data[4]_i_2_n_0\
    );
\hs_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(7),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(6),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(5),
      O => \hs_data[4]_i_3_n_0\
    );
\hs_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[5]_i_3_n_0\,
      O => hs_data(5)
    );
\hs_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(11),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(10),
      O => \hs_data[5]_i_2_n_0\
    );
\hs_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(9),
      I1 => h_reg(8),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(7),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(6),
      O => \hs_data[5]_i_3_n_0\
    );
\hs_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[6]_i_3_n_0\,
      O => hs_data(6)
    );
\hs_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(14),
      I1 => h_reg(13),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(12),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(11),
      O => \hs_data[6]_i_2_n_0\
    );
\hs_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(9),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(8),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(7),
      O => \hs_data[6]_i_3_n_0\
    );
\hs_data[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      O => \hs_data[7]_i_1_n_0\
    );
\hs_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[7]_i_4_n_0\,
      O => hs_data(7)
    );
\hs_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(15),
      I1 => h_reg(14),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(13),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(12),
      O => \hs_data[7]_i_3_n_0\
    );
\hs_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(10),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => h_reg(9),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => h_reg(8),
      O => \hs_data[7]_i_4_n_0\
    );
\hs_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(0),
      Q => dl0_rxdatahs(0),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(1),
      Q => dl0_rxdatahs(1),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(2),
      Q => dl0_rxdatahs(2),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(3),
      Q => dl0_rxdatahs(3),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(4),
      Q => dl0_rxdatahs(4),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(5),
      Q => dl0_rxdatahs(5),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(6),
      Q => dl0_rxdatahs(6),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(7),
      Q => dl0_rxdatahs(7),
      R => \hs_data[7]_i_1_n_0\
    );
hs_dvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \^hs_dvalid_reg_0\,
      O => hs_dvalid_i_1_n_0
    );
hs_dvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => hs_dvalid_i_1_n_0,
      Q => \^hs_dvalid_reg_0\,
      R => '0'
    );
\pkt_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^dl0_rxsynchs\,
      I2 => \^dl0_errsoths\,
      I3 => \^dl0_errsotsynchs\,
      O => pkt_cnt_r0
    );
\rx_hs_dp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(0),
      Q => rx_hs_dp_r(0),
      R => '0'
    );
\rx_hs_dp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(1),
      Q => rx_hs_dp_r(1),
      R => '0'
    );
\rx_hs_dp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(2),
      Q => rx_hs_dp_r(2),
      R => '0'
    );
\rx_hs_dp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(3),
      Q => rx_hs_dp_r(3),
      R => '0'
    );
\rx_hs_dp_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(4),
      Q => rx_hs_dp_r(4),
      R => '0'
    );
\rx_hs_dp_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(5),
      Q => rx_hs_dp_r(5),
      R => '0'
    );
\rx_hs_dp_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(6),
      Q => rx_hs_dp_r(6),
      R => '0'
    );
\rx_hs_dp_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(7),
      Q => rx_hs_dp_r(7),
      R => '0'
    );
rxsynchs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => rxsynchs_i_2_n_0,
      I3 => rxsynchs_i_3_n_0,
      I4 => \^dl0_rxsynchs\,
      O => rxsynchs_i_1_n_0
    );
rxsynchs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004FEF"
    )
        port map (
      I0 => rxsynchs_i_4_n_0,
      I1 => rxsynchs_i_5_n_0,
      I2 => align_done_i_5_n_0,
      I3 => errsotsynchs_i_3_n_0,
      I4 => rxsynchs_i_6_n_0,
      I5 => rxsynchs_i_7_n_0,
      O => rxsynchs_i_2_n_0
    );
rxsynchs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => align_done_i_5_n_0,
      I3 => align_done_i_4_n_0,
      I4 => \^e\(0),
      I5 => en_hs_lpn_sync_r,
      O => rxsynchs_i_3_n_0
    );
rxsynchs_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \start_bit[2]_i_3_n_0\,
      I1 => \start_bit[0]_i_5_n_0\,
      I2 => errsoths_i_7_n_0,
      O => rxsynchs_i_4_n_0
    );
rxsynchs_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => errsotsynchs_i_11_n_0,
      I2 => align_done_i_10_n_0,
      I3 => \start_bit[2]_i_12_n_0\,
      O => rxsynchs_i_5_n_0
    );
rxsynchs_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(8),
      I2 => h_reg(5),
      I3 => h_reg(6),
      I4 => h_reg(9),
      I5 => h_reg(4),
      O => rxsynchs_i_6_n_0
    );
rxsynchs_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080E80080"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(5),
      I2 => h_reg(8),
      I3 => h_reg(7),
      I4 => h_reg(6),
      I5 => h_reg(3),
      O => rxsynchs_i_7_n_0
    );
rxsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rxsynchs_i_1_n_0,
      Q => \^dl0_rxsynchs\,
      R => '0'
    );
\start_bit[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000DD000000"
    )
        port map (
      I0 => \start_bit[0]_i_2_n_0\,
      I1 => \start_bit[0]_i_3_n_0\,
      I2 => \start_bit_reg_n_0_[0]\,
      I3 => \start_bit[0]_i_4_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[0]_i_1_n_0\
    );
\start_bit[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(11),
      I2 => h_reg(8),
      I3 => h_reg(9),
      I4 => h_reg(10),
      O => \start_bit[0]_i_10_n_0\
    );
\start_bit[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(5),
      I4 => h_reg(4),
      O => \start_bit[0]_i_11_n_0\
    );
\start_bit[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFEFFFEF"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(9),
      I2 => h_reg(8),
      I3 => h_reg(10),
      I4 => h_reg(11),
      O => \start_bit[0]_i_12_n_0\
    );
\start_bit[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F0F0"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => rxsynchs_i_4_n_0,
      I3 => align_done_i_4_n_0,
      I4 => align_done_i_8_n_0,
      O => \start_bit[0]_i_2_n_0\
    );
\start_bit[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => errsoths_i_7_n_0,
      I1 => \start_bit[0]_i_5_n_0\,
      I2 => align_done_i_11_n_0,
      O => \start_bit[0]_i_3_n_0\
    );
\start_bit[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF005D"
    )
        port map (
      I0 => \start_bit[0]_i_6_n_0\,
      I1 => \start_bit[0]_i_7_n_0\,
      I2 => \start_bit[0]_i_8_n_0\,
      I3 => h_reg(3),
      I4 => rxsynchs_i_6_n_0,
      I5 => rxsynchs_i_7_n_0,
      O => \start_bit[0]_i_4_n_0\
    );
\start_bit[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => errsotsynchs_i_9_n_0,
      I1 => \start_bit[0]_i_9_n_0\,
      I2 => \start_bit[0]_i_10_n_0\,
      I3 => \start_bit[0]_i_11_n_0\,
      I4 => \start_bit[0]_i_12_n_0\,
      I5 => errsotsynchs_i_7_n_0,
      O => \start_bit[0]_i_5_n_0\
    );
\start_bit[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => h_reg(6),
      I1 => h_reg(5),
      O => \start_bit[0]_i_6_n_0\
    );
\start_bit[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D55"
    )
        port map (
      I0 => h_reg(4),
      I1 => h_reg(8),
      I2 => h_reg(7),
      I3 => h_reg(6),
      I4 => h_reg(5),
      O => \start_bit[0]_i_7_n_0\
    );
\start_bit[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E0F0E000E0F0E"
    )
        port map (
      I0 => h_reg(2),
      I1 => h_reg(1),
      I2 => h_reg(4),
      I3 => h_reg(5),
      I4 => h_reg(7),
      I5 => h_reg(8),
      O => \start_bit[0]_i_8_n_0\
    );
\start_bit[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => h_reg(10),
      I1 => h_reg(8),
      I2 => h_reg(11),
      I3 => h_reg(7),
      I4 => h_reg(9),
      O => \start_bit[0]_i_9_n_0\
    );
\start_bit[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0444444004444"
    )
        port map (
      I0 => \start_bit[1]_i_2_n_0\,
      I1 => \start_bit[1]_i_3_n_0\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => align_done_i_5_n_0,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[1]_i_1_n_0\
    );
\start_bit[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEFEF"
    )
        port map (
      I0 => align_done_i_11_n_0,
      I1 => \^e\(0),
      I2 => en_hs_lpn_sync_r,
      I3 => \start_bit[2]_i_7_n_0\,
      I4 => \start_bit[2]_i_3_n_0\,
      O => \start_bit[1]_i_2_n_0\
    );
\start_bit[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC8CCC"
    )
        port map (
      I0 => align_done_i_3_n_0,
      I1 => align_done_i_8_n_0,
      I2 => align_done_i_2_n_0,
      I3 => align_done_i_9_n_0,
      I4 => align_done_i_10_n_0,
      I5 => \start_bit[2]_i_7_n_0\,
      O => \start_bit[1]_i_3_n_0\
    );
\start_bit[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
        port map (
      I0 => \start_bit[2]_i_2_n_0\,
      I1 => \start_bit[2]_i_3_n_0\,
      I2 => \start_bit[2]_i_4_n_0\,
      I3 => \start_bit[2]_i_5_n_0\,
      I4 => \start_bit_reg_n_0_[2]\,
      I5 => \start_bit[2]_i_6_n_0\,
      O => \start_bit[2]_i_1_n_0\
    );
\start_bit[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => h_reg(7),
      I1 => h_reg(6),
      I2 => h_reg(5),
      I3 => h_reg(9),
      I4 => h_reg(8),
      O => \start_bit[2]_i_10_n_0\
    );
\start_bit[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7FFF3"
    )
        port map (
      I0 => h_reg(12),
      I1 => h_reg(9),
      I2 => h_reg(10),
      I3 => h_reg(8),
      I4 => h_reg(11),
      O => \start_bit[2]_i_11_n_0\
    );
\start_bit[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => h_reg(13),
      I1 => h_reg(12),
      I2 => h_reg(9),
      I3 => h_reg(10),
      I4 => h_reg(11),
      I5 => h_reg(8),
      O => \start_bit[2]_i_12_n_0\
    );
\start_bit[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => align_done_i_11_n_0,
      I1 => \^e\(0),
      I2 => en_hs_lpn_sync_r,
      I3 => \start_bit[2]_i_7_n_0\,
      O => \start_bit[2]_i_2_n_0\
    );
\start_bit[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557F777F7F"
    )
        port map (
      I0 => errsotsynchs_i_7_n_0,
      I1 => \start_bit[2]_i_8_n_0\,
      I2 => \start_bit[2]_i_9_n_0\,
      I3 => \start_bit[2]_i_10_n_0\,
      I4 => \start_bit[2]_i_11_n_0\,
      I5 => \start_bit[2]_i_12_n_0\,
      O => \start_bit[2]_i_3_n_0\
    );
\start_bit[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => align_done_i_4_n_0,
      O => \start_bit[2]_i_4_n_0\
    );
\start_bit[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_5_n_0\
    );
\start_bit[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \start_bit[2]_i_7_n_0\,
      I3 => align_done_i_5_n_0,
      O => \start_bit[2]_i_6_n_0\
    );
\start_bit[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => errsoths_i_7_n_0,
      I1 => \start_bit[0]_i_5_n_0\,
      O => \start_bit[2]_i_7_n_0\
    );
\start_bit[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => h_reg(11),
      I1 => h_reg(9),
      I2 => h_reg(10),
      I3 => h_reg(8),
      I4 => h_reg(12),
      O => \start_bit[2]_i_8_n_0\
    );
\start_bit[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => h_reg(8),
      I1 => h_reg(12),
      I2 => h_reg(9),
      I3 => h_reg(10),
      I4 => h_reg(11),
      O => \start_bit[2]_i_9_n_0\
    );
\start_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[0]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[0]\,
      R => '0'
    );
\start_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[1]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[1]\,
      R => '0'
    );
\start_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[2]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[2]\,
      R => '0'
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^hs_dvalid_reg_0\,
      I1 => \^e\(0),
      O => SR(0)
    );
\two_lane_hs_rx_timeout.maxfrm_wait_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0008000"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\,
      I1 => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\,
      I2 => \^hs_dvalid_reg_0\,
      I3 => \^e\(0),
      I4 => prmry_in,
      O => s_level_out_d3_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_support_rst_logic is
  port (
    system_rst_reg_0 : out STD_LOGIC;
    system_rst : out STD_LOGIC;
    system_rst_reg_1 : out STD_LOGIC;
    stopstate0 : out STD_LOGIC;
    system_rst_byteclk : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state[0]_i_9__0\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg\ : in STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_rst_blk_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_support_rst_logic;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_support_rst_logic is
  signal \FSM_sequential_rst_blk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[2]_i_1_n_0\ : STD_LOGIC;
  signal core_rst_sync : STD_LOGIC;
  signal phy_rdy_sync : STD_LOGIC;
  signal \rst_blk_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^system_rst\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of system_rst : signal is std.standard.true;
  signal \^system_rst_byteclk\ : STD_LOGIC;
  attribute DONT_TOUCH of system_rst_byteclk : signal is std.standard.true;
  signal system_rst_byteclk_i_1_n_0 : STD_LOGIC;
  signal system_rst_byteclk_i_2_n_0 : STD_LOGIC;
  signal system_rst_i_1_n_0 : STD_LOGIC;
  signal NLW_core_rst_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[0]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[1]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[2]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of core_rst_sync_i : label is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of core_rst_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of core_rst_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of core_rst_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of core_rst_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of core_rst_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of core_rst_sync_i : label is "8'b00000010";
  attribute DowngradeIPIdentifiedWarnings of phy_rdy_sync_i : label is "yes";
  attribute c_cdc_type of phy_rdy_sync_i : label is "2'b01";
  attribute c_flop_input of phy_rdy_sync_i : label is "1'b0";
  attribute c_mtbf_stages of phy_rdy_sync_i : label is 3;
  attribute c_reset_state of phy_rdy_sync_i : label is "1'b1";
  attribute c_single_bit of phy_rdy_sync_i : label is "1'b1";
  attribute c_vector_width of phy_rdy_sync_i : label is "8'b00000010";
  attribute DONT_TOUCH of system_rst_byteclk_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of system_rst_byteclk_reg : label is "yes";
  attribute DONT_TOUCH of system_rst_reg : label is std.standard.true;
  attribute KEEP of system_rst_reg : label is "yes";
begin
  system_rst <= \^system_rst\;
  system_rst_byteclk <= \^system_rst_byteclk\;
\FSM_sequential_dl_rx_state[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_rst\,
      I1 => \out\,
      O => system_rst_reg_0
    );
\FSM_sequential_dl_rx_state[1]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_rst\,
      I1 => \FSM_sequential_dl_rx_state[0]_i_9__0\,
      O => system_rst_reg_1
    );
\FSM_sequential_rst_blk_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AA022A22200A"
    )
        port map (
      I0 => \FSM_sequential_rst_blk_state_reg[2]_0\(1),
      I1 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I2 => \rst_blk_state__0\(1),
      I3 => \rst_blk_state__0\(0),
      I4 => phy_rdy_sync,
      I5 => \rst_blk_state__0\(2),
      O => \FSM_sequential_rst_blk_state[0]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A2A0A220222AA0"
    )
        port map (
      I0 => \FSM_sequential_rst_blk_state_reg[2]_0\(1),
      I1 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I2 => \rst_blk_state__0\(1),
      I3 => \rst_blk_state__0\(0),
      I4 => phy_rdy_sync,
      I5 => \rst_blk_state__0\(2),
      O => \FSM_sequential_rst_blk_state[1]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA880888000"
    )
        port map (
      I0 => \FSM_sequential_rst_blk_state_reg[2]_0\(1),
      I1 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I2 => \rst_blk_state__0\(1),
      I3 => \rst_blk_state__0\(0),
      I4 => phy_rdy_sync,
      I5 => \rst_blk_state__0\(2),
      O => \FSM_sequential_rst_blk_state[2]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[0]_i_1_n_0\,
      Q => \rst_blk_state__0\(0)
    );
\FSM_sequential_rst_blk_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[1]_i_1_n_0\,
      Q => \rst_blk_state__0\(1)
    );
\FSM_sequential_rst_blk_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[2]_i_1_n_0\,
      Q => \rst_blk_state__0\(2)
    );
core_rst_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__5\
     port map (
      prmry_ack => NLW_core_rst_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => system_rst_in,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => core_rst_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_rst\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_reg\,
      O => stopstate0
    );
phy_rdy_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__6\
     port map (
      prmry_ack => NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => '1',
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => phy_rdy_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
system_rst_byteclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0200"
    )
        port map (
      I0 => \^system_rst_byteclk\,
      I1 => \rst_blk_state__0\(2),
      I2 => \rst_blk_state__0\(0),
      I3 => \rst_blk_state__0\(1),
      I4 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I5 => system_rst_byteclk_i_2_n_0,
      O => system_rst_byteclk_i_1_n_0
    );
system_rst_byteclk_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44005545FFFFFFFF"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I2 => phy_rdy_sync,
      I3 => \rst_blk_state__0\(0),
      I4 => \rst_blk_state__0\(1),
      I5 => \FSM_sequential_rst_blk_state_reg[2]_0\(1),
      O => system_rst_byteclk_i_2_n_0
    );
system_rst_byteclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_byteclk_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_byteclk\
    );
system_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0200"
    )
        port map (
      I0 => \^system_rst\,
      I1 => \rst_blk_state__0\(2),
      I2 => \rst_blk_state__0\(0),
      I3 => \rst_blk_state__0\(1),
      I4 => \FSM_sequential_rst_blk_state_reg[2]_0\(0),
      I5 => system_rst_byteclk_i_2_n_0,
      O => system_rst_i_1_n_0
    );
system_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_serdes_idelay_ddr is
  port (
    CLK : out STD_LOGIC;
    rst_iserdes_reg_0 : out STD_LOGIC;
    data_in_to_device : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC;
    CLKB0 : in STD_LOGIC;
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_serdes_idelay_ddr;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_serdes_idelay_ddr is
  signal \^clk\ : STD_LOGIC;
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \c_sweep_delay[4]_i_2_n_0\ : STD_LOGIC;
  signal \c_sweep_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \c_sweep_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \c_sweep_delay_reg_n_0_[2]\ : STD_LOGIC;
  signal \c_sweep_delay_reg_n_0_[3]\ : STD_LOGIC;
  signal \c_sweep_delay_reg_n_0_[4]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \clk_iserdes_data_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_iserdes_data_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_iserdes_data_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_iserdes_data_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_iserdes_data_d_reg_n_0_[3]\ : STD_LOGIC;
  signal data_different : STD_LOGIC;
  signal data_different2_out : STD_LOGIC;
  signal data_different_i_1_n_0 : STD_LOGIC;
  signal data_different_i_2_n_0 : STD_LOGIC;
  signal data_different_i_3_n_0 : STD_LOGIC;
  signal data_different_i_4_n_0 : STD_LOGIC;
  signal \initial_delay[4]_i_2_n_0\ : STD_LOGIC;
  signal \initial_delay[4]_i_4_n_0\ : STD_LOGIC;
  signal \initial_delay[4]_i_5_n_0\ : STD_LOGIC;
  signal \initial_delay__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \initial_delay_reg_n_0_[0]\ : STD_LOGIC;
  signal \initial_delay_reg_n_0_[1]\ : STD_LOGIC;
  signal \initial_delay_reg_n_0_[2]\ : STD_LOGIC;
  signal \initial_delay_reg_n_0_[3]\ : STD_LOGIC;
  signal \initial_delay_reg_n_0_[4]\ : STD_LOGIC;
  signal iserdes_cm_n_1 : STD_LOGIC;
  signal iserdes_cm_n_2 : STD_LOGIC;
  signal iserdes_cm_n_3 : STD_LOGIC;
  signal iserdes_cm_n_4 : STD_LOGIC;
  signal \loop0[0].idelay_m_n_1\ : STD_LOGIC;
  signal \loop0[0].idelay_m_n_2\ : STD_LOGIC;
  signal \loop0[0].idelay_m_n_3\ : STD_LOGIC;
  signal \loop0[0].idelay_m_n_4\ : STD_LOGIC;
  signal \loop0[0].idelay_m_n_5\ : STD_LOGIC;
  signal \loop0[0].idelay_s_n_1\ : STD_LOGIC;
  signal \loop0[0].idelay_s_n_2\ : STD_LOGIC;
  signal \loop0[0].idelay_s_n_3\ : STD_LOGIC;
  signal \loop0[0].idelay_s_n_4\ : STD_LOGIC;
  signal \loop0[0].idelay_s_n_5\ : STD_LOGIC;
  signal \loop0[1].idelay_m_n_1\ : STD_LOGIC;
  signal \loop0[1].idelay_m_n_2\ : STD_LOGIC;
  signal \loop0[1].idelay_m_n_3\ : STD_LOGIC;
  signal \loop0[1].idelay_m_n_4\ : STD_LOGIC;
  signal \loop0[1].idelay_m_n_5\ : STD_LOGIC;
  signal \loop0[1].idelay_s_n_1\ : STD_LOGIC;
  signal \loop0[1].idelay_s_n_2\ : STD_LOGIC;
  signal \loop0[1].idelay_s_n_3\ : STD_LOGIC;
  signal \loop0[1].idelay_s_n_4\ : STD_LOGIC;
  signal \loop0[1].idelay_s_n_5\ : STD_LOGIC;
  signal \loop0[1].iserdes_s_n_3\ : STD_LOGIC;
  signal \loop0[1].iserdes_s_n_4\ : STD_LOGIC;
  signal \loop0[1].iserdes_s_n_8\ : STD_LOGIC;
  signal m_count : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \m_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_count_reg_n_0_[5]\ : STD_LOGIC;
  signal not_rx_lckd_intd4 : STD_LOGIC;
  signal not_rx_lckd_intd4_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rst_iserdes__0\ : STD_LOGIC;
  signal rst_iserdes_i_1_n_0 : STD_LOGIC;
  signal rst_iserdes_n_0 : STD_LOGIC;
  signal \^rst_iserdes_reg_0\ : STD_LOGIC;
  signal rx_clk_in_p : STD_LOGIC;
  signal rx_clk_in_pc : STD_LOGIC;
  signal rx_clk_in_pd : STD_LOGIC;
  signal rx_data_in_md_0 : STD_LOGIC;
  signal rx_data_in_md_1 : STD_LOGIC;
  signal rx_data_in_n_0 : STD_LOGIC;
  signal rx_data_in_n_1 : STD_LOGIC;
  signal rx_data_in_p_0 : STD_LOGIC;
  signal rx_data_in_p_1 : STD_LOGIC;
  signal rx_data_in_sd_0 : STD_LOGIC;
  signal rx_data_in_sd_1 : STD_LOGIC;
  signal \rx_lckd_intd4__0\ : STD_LOGIC;
  signal rx_lckd_intd4_i_1_n_0 : STD_LOGIC;
  signal \state2_count[2]_i_1_n_0\ : STD_LOGIC;
  signal state2_count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal su_locked : STD_LOGIC;
  signal su_locked_i_1_n_0 : STD_LOGIC;
  signal su_locked_i_2_n_0 : STD_LOGIC;
  signal temp_shift : STD_LOGIC;
  signal zflag : STD_LOGIC;
  signal zflag_i_1_n_0 : STD_LOGIC;
  signal zflag_i_2_n_0 : STD_LOGIC;
  signal zflag_i_3_n_0 : STD_LOGIC;
  signal NLW_idelay_cm_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_iserdes_cm_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_Q5_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_Q6_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_Q7_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_Q8_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_iserdes_cm_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_m_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_s_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_s_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[0].iserdes_s_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_m_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_m_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_m_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_m_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_s_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_s_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_s_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_loop0[1].iserdes_s_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufio_mmcm_xn : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_sweep_delay[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \c_sweep_delay[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \c_sweep_delay[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \c_sweep_delay[4]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of data_different_i_2 : label is "soft_lutpair229";
  attribute BOX_TYPE of idelay_cm : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of idelay_cm : label is "mipi_dphy_idly_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of idelay_cm : label is 0;
  attribute SOFT_HLUTNM of \initial_delay[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \initial_delay[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \initial_delay[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \initial_delay[4]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \initial_delay[4]_i_5\ : label is "soft_lutpair225";
  attribute BOX_TYPE of iob_clk_in : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of iob_clk_in : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of iob_clk_in : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of iob_clk_in : label is "IBUFGDS";
  attribute BOX_TYPE of iserdes_cm : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of iserdes_cm : label is "MLO";
  attribute BOX_TYPE of \loop0[0].data_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \loop0[0].idelay_m\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \loop0[0].idelay_m\ : label is "mipi_dphy_idly_group";
  attribute SIM_DELAY_D of \loop0[0].idelay_m\ : label is 0;
  attribute BOX_TYPE of \loop0[0].idelay_s\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \loop0[0].idelay_s\ : label is "mipi_dphy_idly_group";
  attribute SIM_DELAY_D of \loop0[0].idelay_s\ : label is 0;
  attribute BOX_TYPE of \loop0[0].iserdes_m\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \loop0[0].iserdes_m\ : label is "MLO";
  attribute BOX_TYPE of \loop0[0].iserdes_s\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \loop0[0].iserdes_s\ : label is "MLO";
  attribute BOX_TYPE of \loop0[1].data_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \loop0[1].idelay_m\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \loop0[1].idelay_m\ : label is "mipi_dphy_idly_group";
  attribute SIM_DELAY_D of \loop0[1].idelay_m\ : label is 0;
  attribute BOX_TYPE of \loop0[1].idelay_s\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \loop0[1].idelay_s\ : label is "mipi_dphy_idly_group";
  attribute SIM_DELAY_D of \loop0[1].idelay_s\ : label is 0;
  attribute BOX_TYPE of \loop0[1].iserdes_m\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \loop0[1].iserdes_m\ : label is "MLO";
  attribute BOX_TYPE of \loop0[1].iserdes_s\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \loop0[1].iserdes_s\ : label is "MLO";
  attribute BOX_TYPE of \loop2c.bufr_mmcm_x1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \m_count[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_count[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_count[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_count[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \state2_count[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \state2_count[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \state2_count[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \state2_count[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \state2_count[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of zflag_i_2 : label is "soft_lutpair225";
begin
  CLK <= \^clk\;
  rst_iserdes_reg_0 <= \^rst_iserdes_reg_0\;
\__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg_n_0_[3]\,
      I1 => \m_count_reg_n_0_[2]\,
      I2 => \m_count_reg_n_0_[5]\,
      I3 => \m_count_reg_n_0_[4]\,
      I4 => \m_count_reg_n_0_[1]\,
      I5 => \m_count_reg_n_0_[0]\,
      O => \__0/i__n_0\
    );
bufio_mmcm_xn: unisim.vcomponents.BUFIO
     port map (
      I => rx_clk_in_pc,
      O => \^rst_iserdes_reg_0\
    );
\c_sweep_delay[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[0]\,
      I1 => \c_sweep_delay_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\c_sweep_delay[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[0]\,
      I1 => \c_sweep_delay_reg_n_0_[1]\,
      I2 => \c_sweep_delay_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\c_sweep_delay[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[1]\,
      I1 => \c_sweep_delay_reg_n_0_[0]\,
      I2 => \c_sweep_delay_reg_n_0_[2]\,
      I3 => \c_sweep_delay_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\c_sweep_delay[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => zflag_i_2_n_0,
      I1 => su_locked,
      O => temp_shift
    );
\c_sweep_delay[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => state2_count_reg(4),
      I1 => zflag,
      I2 => state2_count_reg(1),
      I3 => state2_count_reg(0),
      I4 => state2_count_reg(3),
      I5 => state2_count_reg(2),
      O => \c_sweep_delay[4]_i_2_n_0\
    );
\c_sweep_delay[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[2]\,
      I1 => \c_sweep_delay_reg_n_0_[0]\,
      I2 => \c_sweep_delay_reg_n_0_[1]\,
      I3 => \c_sweep_delay_reg_n_0_[3]\,
      I4 => \c_sweep_delay_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\c_sweep_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \c_sweep_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(0),
      Q => \c_sweep_delay_reg_n_0_[0]\,
      R => temp_shift
    );
\c_sweep_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \c_sweep_delay[4]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \c_sweep_delay_reg_n_0_[1]\,
      R => temp_shift
    );
\c_sweep_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \c_sweep_delay[4]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \c_sweep_delay_reg_n_0_[2]\,
      R => temp_shift
    );
\c_sweep_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \c_sweep_delay[4]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \c_sweep_delay_reg_n_0_[3]\,
      R => temp_shift
    );
\c_sweep_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \c_sweep_delay[4]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \c_sweep_delay_reg_n_0_[4]\,
      R => temp_shift
    );
\clk_iserdes_data_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => su_locked,
      I1 => state2_count_reg(2),
      I2 => state2_count_reg(4),
      I3 => state2_count_reg(0),
      I4 => state2_count_reg(1),
      I5 => state2_count_reg(3),
      O => \clk_iserdes_data_d[3]_i_1_n_0\
    );
\clk_iserdes_data_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \clk_iserdes_data_d[3]_i_1_n_0\,
      D => iserdes_cm_n_4,
      Q => \clk_iserdes_data_d_reg_n_0_[0]\,
      R => '0'
    );
\clk_iserdes_data_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \clk_iserdes_data_d[3]_i_1_n_0\,
      D => iserdes_cm_n_3,
      Q => \clk_iserdes_data_d_reg_n_0_[1]\,
      R => '0'
    );
\clk_iserdes_data_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \clk_iserdes_data_d[3]_i_1_n_0\,
      D => iserdes_cm_n_2,
      Q => \clk_iserdes_data_d_reg_n_0_[2]\,
      R => '0'
    );
\clk_iserdes_data_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \clk_iserdes_data_d[3]_i_1_n_0\,
      D => iserdes_cm_n_1,
      Q => \clk_iserdes_data_d_reg_n_0_[3]\,
      R => '0'
    );
data_different_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEAAA"
    )
        port map (
      I0 => data_different,
      I1 => su_locked,
      I2 => data_different_i_2_n_0,
      I3 => data_different_i_3_n_0,
      I4 => data_different_i_4_n_0,
      I5 => data_different2_out,
      O => data_different_i_1_n_0
    );
data_different_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state2_count_reg(3),
      I1 => state2_count_reg(1),
      I2 => state2_count_reg(0),
      I3 => state2_count_reg(4),
      I4 => state2_count_reg(2),
      O => data_different_i_2_n_0
    );
data_different_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_iserdes_data_d_reg_n_0_[3]\,
      I1 => iserdes_cm_n_1,
      O => data_different_i_3_n_0
    );
data_different_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => iserdes_cm_n_4,
      I1 => \clk_iserdes_data_d_reg_n_0_[0]\,
      I2 => \clk_iserdes_data_d_reg_n_0_[2]\,
      I3 => iserdes_cm_n_2,
      I4 => \clk_iserdes_data_d_reg_n_0_[1]\,
      I5 => iserdes_cm_n_3,
      O => data_different_i_4_n_0
    );
data_different_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222200002228"
    )
        port map (
      I0 => su_locked,
      I1 => state2_count_reg(3),
      I2 => state2_count_reg(1),
      I3 => state2_count_reg(0),
      I4 => state2_count_reg(4),
      I5 => state2_count_reg(2),
      O => data_different2_out
    );
data_different_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => data_different_i_1_n_0,
      Q => data_different,
      R => '0'
    );
idelay_cm: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 1,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4) => \c_sweep_delay_reg_n_0_[4]\,
      CNTVALUEIN(3) => \c_sweep_delay_reg_n_0_[3]\,
      CNTVALUEIN(2) => \c_sweep_delay_reg_n_0_[2]\,
      CNTVALUEIN(1) => \c_sweep_delay_reg_n_0_[1]\,
      CNTVALUEIN(0) => \c_sweep_delay_reg_n_0_[0]\,
      CNTVALUEOUT(4 downto 0) => NLW_idelay_cm_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => rx_clk_in_pd,
      IDATAIN => rx_clk_in_p,
      INC => '0',
      LD => '1',
      LDPIPEEN => '0',
      REGRST => '0'
    );
\initial_delay[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[0]\,
      O => \initial_delay__0\(0)
    );
\initial_delay[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A5A4969"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[1]\,
      I1 => \c_sweep_delay_reg_n_0_[3]\,
      I2 => \c_sweep_delay_reg_n_0_[0]\,
      I3 => \c_sweep_delay_reg_n_0_[2]\,
      I4 => \c_sweep_delay_reg_n_0_[4]\,
      O => \initial_delay__0\(1)
    );
\initial_delay[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAA4AA9"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[2]\,
      I1 => \c_sweep_delay_reg_n_0_[3]\,
      I2 => \c_sweep_delay_reg_n_0_[0]\,
      I3 => \c_sweep_delay_reg_n_0_[1]\,
      I4 => \c_sweep_delay_reg_n_0_[4]\,
      O => \initial_delay__0\(2)
    );
\initial_delay[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95559554"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[3]\,
      I1 => \c_sweep_delay_reg_n_0_[0]\,
      I2 => \c_sweep_delay_reg_n_0_[1]\,
      I3 => \c_sweep_delay_reg_n_0_[2]\,
      I4 => \c_sweep_delay_reg_n_0_[4]\,
      O => \initial_delay__0\(3)
    );
\initial_delay[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => su_locked,
      O => clear
    );
\initial_delay[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \initial_delay[4]_i_4_n_0\,
      I1 => zflag,
      I2 => state2_count_reg(4),
      I3 => \initial_delay[4]_i_5_n_0\,
      O => \initial_delay[4]_i_2_n_0\
    );
\initial_delay[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[4]\,
      I1 => \c_sweep_delay_reg_n_0_[3]\,
      I2 => \c_sweep_delay_reg_n_0_[0]\,
      I3 => \c_sweep_delay_reg_n_0_[1]\,
      I4 => \c_sweep_delay_reg_n_0_[2]\,
      O => \initial_delay__0\(4)
    );
\initial_delay[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data_different,
      I1 => \initial_delay_reg_n_0_[2]\,
      I2 => \initial_delay_reg_n_0_[4]\,
      I3 => \initial_delay_reg_n_0_[0]\,
      I4 => \initial_delay_reg_n_0_[1]\,
      I5 => \initial_delay_reg_n_0_[3]\,
      O => \initial_delay[4]_i_4_n_0\
    );
\initial_delay[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => state2_count_reg(2),
      I1 => state2_count_reg(3),
      I2 => state2_count_reg(0),
      I3 => state2_count_reg(1),
      O => \initial_delay[4]_i_5_n_0\
    );
\initial_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \initial_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(0),
      Q => \initial_delay_reg_n_0_[0]\,
      R => clear
    );
\initial_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \initial_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(1),
      Q => \initial_delay_reg_n_0_[1]\,
      R => clear
    );
\initial_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \initial_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(2),
      Q => \initial_delay_reg_n_0_[2]\,
      R => clear
    );
\initial_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \initial_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(3),
      Q => \initial_delay_reg_n_0_[3]\,
      R => clear
    );
\initial_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \initial_delay[4]_i_2_n_0\,
      D => \initial_delay__0\(4),
      Q => \initial_delay_reg_n_0_[4]\,
      R => clear
    );
iob_clk_in: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_hs_rxp,
      IB => clk_hs_rxn,
      O => rx_clk_in_p
    );
iserdes_cm: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \^rst_iserdes_reg_0\,
      CLKB => CLKB0,
      CLKDIV => \^clk\,
      CLKDIVP => '0',
      D => rx_clk_in_p,
      DDLY => rx_clk_in_pd,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => rx_clk_in_pc,
      OCLK => '0',
      OCLKB => '0',
      OFB => NLW_iserdes_cm_OFB_UNCONNECTED,
      Q1 => iserdes_cm_n_1,
      Q2 => iserdes_cm_n_2,
      Q3 => iserdes_cm_n_3,
      Q4 => iserdes_cm_n_4,
      Q5 => NLW_iserdes_cm_Q5_UNCONNECTED,
      Q6 => NLW_iserdes_cm_Q6_UNCONNECTED,
      Q7 => NLW_iserdes_cm_Q7_UNCONNECTED,
      Q8 => NLW_iserdes_cm_Q8_UNCONNECTED,
      RST => \rst_iserdes__0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => NLW_iserdes_cm_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_iserdes_cm_SHIFTOUT2_UNCONNECTED
    );
\loop0[0].data_in\: unisim.vcomponents.IBUFDS_DIFF_OUT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => data_hs_rxp(0),
      IB => data_hs_rxn(0),
      O => rx_data_in_p_0,
      OB => rx_data_in_n_0
    );
\loop0[0].idelay_m\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => p_9_out(4 downto 0),
      CNTVALUEOUT(4) => \loop0[0].idelay_m_n_1\,
      CNTVALUEOUT(3) => \loop0[0].idelay_m_n_2\,
      CNTVALUEOUT(2) => \loop0[0].idelay_m_n_3\,
      CNTVALUEOUT(1) => \loop0[0].idelay_m_n_4\,
      CNTVALUEOUT(0) => \loop0[0].idelay_m_n_5\,
      DATAIN => '0',
      DATAOUT => rx_data_in_md_0,
      IDATAIN => rx_data_in_p_0,
      INC => '0',
      LD => '1',
      LDPIPEEN => '0',
      REGRST => '0'
    );
\loop0[0].idelay_s\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => p_8_out(4 downto 0),
      CNTVALUEOUT(4) => \loop0[0].idelay_s_n_1\,
      CNTVALUEOUT(3) => \loop0[0].idelay_s_n_2\,
      CNTVALUEOUT(2) => \loop0[0].idelay_s_n_3\,
      CNTVALUEOUT(1) => \loop0[0].idelay_s_n_4\,
      CNTVALUEOUT(0) => \loop0[0].idelay_s_n_5\,
      DATAIN => '0',
      DATAOUT => rx_data_in_sd_0,
      IDATAIN => rx_data_in_n_0,
      INC => '0',
      LD => '1',
      LDPIPEEN => '0',
      REGRST => '0'
    );
\loop0[0].iserdes_m\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \^rst_iserdes_reg_0\,
      CLKB => CLKB0,
      CLKDIV => \^clk\,
      CLKDIVP => '0',
      D => '0',
      DDLY => rx_data_in_md_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_loop0[0].iserdes_m_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => \NLW_loop0[0].iserdes_m_OFB_UNCONNECTED\,
      Q1 => p_38_out,
      Q2 => p_37_out,
      Q3 => p_36_out,
      Q4 => p_35_out,
      Q5 => p_34_out,
      Q6 => p_33_out,
      Q7 => p_32_out,
      Q8 => p_31_out,
      RST => \rst_iserdes__0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_loop0[0].iserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[0].iserdes_m_SHIFTOUT2_UNCONNECTED\
    );
\loop0[0].iserdes_s\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \^rst_iserdes_reg_0\,
      CLKB => CLKB0,
      CLKDIV => \^clk\,
      CLKDIVP => '0',
      D => '0',
      DDLY => rx_data_in_sd_0,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_loop0[0].iserdes_s_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => \NLW_loop0[0].iserdes_s_OFB_UNCONNECTED\,
      Q1 => p_29_out,
      Q2 => p_28_out,
      Q3 => p_27_out,
      Q4 => p_26_out,
      Q5 => p_25_out,
      Q6 => p_24_out,
      Q7 => p_23_out,
      Q8 => p_22_out,
      RST => \rst_iserdes__0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_loop0[0].iserdes_s_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[0].iserdes_s_SHIFTOUT2_UNCONNECTED\
    );
\loop0[1].data_in\: unisim.vcomponents.IBUFDS_DIFF_OUT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => data_hs_rxp(1),
      IB => data_hs_rxn(1),
      O => rx_data_in_p_1,
      OB => rx_data_in_n_1
    );
\loop0[1].idelay_m\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => p_4_out(4 downto 0),
      CNTVALUEOUT(4) => \loop0[1].idelay_m_n_1\,
      CNTVALUEOUT(3) => \loop0[1].idelay_m_n_2\,
      CNTVALUEOUT(2) => \loop0[1].idelay_m_n_3\,
      CNTVALUEOUT(1) => \loop0[1].idelay_m_n_4\,
      CNTVALUEOUT(0) => \loop0[1].idelay_m_n_5\,
      DATAIN => '0',
      DATAOUT => rx_data_in_md_1,
      IDATAIN => rx_data_in_p_1,
      INC => '0',
      LD => '1',
      LDPIPEEN => '0',
      REGRST => '0'
    );
\loop0[1].idelay_s\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => \^clk\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => p_3_out(4 downto 0),
      CNTVALUEOUT(4) => \loop0[1].idelay_s_n_1\,
      CNTVALUEOUT(3) => \loop0[1].idelay_s_n_2\,
      CNTVALUEOUT(2) => \loop0[1].idelay_s_n_3\,
      CNTVALUEOUT(1) => \loop0[1].idelay_s_n_4\,
      CNTVALUEOUT(0) => \loop0[1].idelay_s_n_5\,
      DATAIN => '0',
      DATAOUT => rx_data_in_sd_1,
      IDATAIN => rx_data_in_n_1,
      INC => '0',
      LD => '1',
      LDPIPEEN => '0',
      REGRST => '0'
    );
\loop0[1].iserdes_m\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \^rst_iserdes_reg_0\,
      CLKB => CLKB0,
      CLKDIV => \^clk\,
      CLKDIVP => '0',
      D => '0',
      DDLY => rx_data_in_md_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_loop0[1].iserdes_m_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => \NLW_loop0[1].iserdes_m_OFB_UNCONNECTED\,
      Q1 => p_20_out,
      Q2 => p_19_out,
      Q3 => p_18_out,
      Q4 => p_17_out,
      Q5 => p_16_out,
      Q6 => p_15_out,
      Q7 => p_14_out,
      Q8 => p_13_out,
      RST => \rst_iserdes__0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_loop0[1].iserdes_m_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[1].iserdes_m_SHIFTOUT2_UNCONNECTED\
    );
\loop0[1].iserdes_s\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 8,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "NETWORKING",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 1,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \^rst_iserdes_reg_0\,
      CLKB => CLKB0,
      CLKDIV => \^clk\,
      CLKDIVP => '0',
      D => '0',
      DDLY => rx_data_in_sd_1,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_loop0[1].iserdes_s_O_UNCONNECTED\,
      OCLK => '0',
      OCLKB => '0',
      OFB => \NLW_loop0[1].iserdes_s_OFB_UNCONNECTED\,
      Q1 => p_11_out,
      Q2 => p_10_out,
      Q3 => \loop0[1].iserdes_s_n_3\,
      Q4 => \loop0[1].iserdes_s_n_4\,
      Q5 => p_7_out,
      Q6 => p_6_out,
      Q7 => p_5_out,
      Q8 => \loop0[1].iserdes_s_n_8\,
      RST => \rst_iserdes__0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_loop0[1].iserdes_s_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_loop0[1].iserdes_s_SHIFTOUT2_UNCONNECTED\
    );
\loop2c.bufr_mmcm_x1\: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "4",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => '0',
      I => rx_clk_in_pc,
      O => \^clk\
    );
\loop3[0].mipi_dphy_v4_1_3_dc_inst\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap
     port map (
      CLK => \^clk\,
      D(7) => p_38_out,
      D(6) => p_37_out,
      D(5) => p_36_out,
      D(4) => p_35_out,
      D(3) => p_34_out,
      D(2) => p_33_out,
      D(1) => p_32_out,
      D(0) => p_31_out,
      Q(4 downto 0) => p_9_out(4 downto 0),
      data_in_to_device(7 downto 0) => data_in_to_device(7 downto 0),
      \m_delay_val_int_reg[4]_0\(4) => \initial_delay_reg_n_0_[4]\,
      \m_delay_val_int_reg[4]_0\(3) => \initial_delay_reg_n_0_[3]\,
      \m_delay_val_int_reg[4]_0\(2) => \initial_delay_reg_n_0_[2]\,
      \m_delay_val_int_reg[4]_0\(1) => \initial_delay_reg_n_0_[1]\,
      \m_delay_val_int_reg[4]_0\(0) => \initial_delay_reg_n_0_[0]\,
      not_rx_lckd_intd4 => not_rx_lckd_intd4,
      p_12_in => p_12_in,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_25_out => p_25_out,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_28_out => p_28_out,
      p_29_out => p_29_out,
      \s_delay_val_int_reg[4]_0\(4 downto 0) => p_8_out(4 downto 0)
    );
\loop3[1].mipi_dphy_v4_1_3_dc_inst\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_dly_ctrl_wrap_0
     port map (
      CLK => \^clk\,
      D(7) => p_20_out,
      D(6) => p_19_out,
      D(5) => p_18_out,
      D(4) => p_17_out,
      D(3) => p_16_out,
      D(2) => p_15_out,
      D(1) => p_14_out,
      D(0) => p_13_out,
      Q(4 downto 0) => p_4_out(4 downto 0),
      data_in_to_device(7 downto 0) => data_in_to_device(15 downto 8),
      \m_delay_val_int_reg[4]_0\(4) => \initial_delay_reg_n_0_[4]\,
      \m_delay_val_int_reg[4]_0\(3) => \initial_delay_reg_n_0_[3]\,
      \m_delay_val_int_reg[4]_0\(2) => \initial_delay_reg_n_0_[2]\,
      \m_delay_val_int_reg[4]_0\(1) => \initial_delay_reg_n_0_[1]\,
      \m_delay_val_int_reg[4]_0\(0) => \initial_delay_reg_n_0_[0]\,
      not_rx_lckd_intd4 => not_rx_lckd_intd4,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_12_in => p_12_in,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_7_out => p_7_out,
      \s_delay_val_int_reg[4]_0\(4 downto 0) => p_3_out(4 downto 0),
      \sdataouta_reg[4]_0\ => \loop0[1].iserdes_s_n_4\,
      \sdataouta_reg[5]_0\ => \loop0[1].iserdes_s_n_3\,
      \sdataoutc_reg[7]_0\ => \loop0[1].iserdes_s_n_8\
    );
\m_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg_n_0_[0]\,
      O => \m_count[0]_i_1_n_0\
    );
\m_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg_n_0_[0]\,
      I1 => \m_count_reg_n_0_[1]\,
      O => m_count(1)
    );
\m_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_count_reg_n_0_[2]\,
      I1 => \m_count_reg_n_0_[1]\,
      I2 => \m_count_reg_n_0_[0]\,
      O => m_count(2)
    );
\m_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \m_count_reg_n_0_[2]\,
      I1 => \m_count_reg_n_0_[3]\,
      I2 => \m_count_reg_n_0_[1]\,
      I3 => \m_count_reg_n_0_[0]\,
      O => m_count(3)
    );
\m_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \m_count_reg_n_0_[2]\,
      I1 => \m_count_reg_n_0_[4]\,
      I2 => \m_count_reg_n_0_[3]\,
      I3 => \m_count_reg_n_0_[1]\,
      I4 => \m_count_reg_n_0_[0]\,
      O => m_count(4)
    );
\m_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \m_count_reg_n_0_[2]\,
      I1 => \m_count_reg_n_0_[4]\,
      I2 => \m_count_reg_n_0_[5]\,
      I3 => \m_count_reg_n_0_[3]\,
      I4 => \m_count_reg_n_0_[1]\,
      I5 => \m_count_reg_n_0_[0]\,
      O => m_count(5)
    );
\m_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => \m_count[0]_i_1_n_0\,
      Q => \m_count_reg_n_0_[0]\
    );
\m_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => m_count(1),
      Q => \m_count_reg_n_0_[1]\
    );
\m_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => m_count(2),
      Q => \m_count_reg_n_0_[2]\
    );
\m_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => m_count(3),
      Q => \m_count_reg_n_0_[3]\
    );
\m_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => m_count(4),
      Q => \m_count_reg_n_0_[4]\
    );
\m_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => \__0/i__n_0\,
      CLR => AR(0),
      D => m_count(5),
      Q => \m_count_reg_n_0_[5]\
    );
not_rx_lckd_intd4_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_lckd_intd4__0\,
      O => not_rx_lckd_intd4_i_1_n_0
    );
not_rx_lckd_intd4_reg: unisim.vcomponents.FDSE
     port map (
      C => \^clk\,
      CE => '1',
      D => not_rx_lckd_intd4_i_1_n_0,
      Q => not_rx_lckd_intd4,
      S => clear
    );
rst_iserdes: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \m_count_reg_n_0_[1]\,
      I1 => \m_count_reg_n_0_[4]\,
      I2 => \m_count_reg_n_0_[0]\,
      I3 => \m_count_reg_n_0_[5]\,
      I4 => \m_count_reg_n_0_[2]\,
      I5 => \m_count_reg_n_0_[3]\,
      O => rst_iserdes_n_0
    );
rst_iserdes_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rst_iserdes__0\,
      I1 => rst_iserdes_n_0,
      O => rst_iserdes_i_1_n_0
    );
rst_iserdes_reg: unisim.vcomponents.FDPE
     port map (
      C => \^clk\,
      CE => '1',
      D => rst_iserdes_i_1_n_0,
      PRE => AR(0),
      Q => \rst_iserdes__0\
    );
rx_lckd_intd4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \initial_delay[4]_i_4_n_0\,
      I1 => zflag,
      I2 => state2_count_reg(4),
      I3 => \initial_delay[4]_i_5_n_0\,
      I4 => \rx_lckd_intd4__0\,
      O => rx_lckd_intd4_i_1_n_0
    );
rx_lckd_intd4_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rx_lckd_intd4_i_1_n_0,
      Q => \rx_lckd_intd4__0\,
      R => clear
    );
\state2_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state2_count_reg(0),
      O => p_0_in(0)
    );
\state2_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state2_count_reg(0),
      I1 => state2_count_reg(1),
      O => p_0_in(1)
    );
\state2_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => state2_count_reg(0),
      I1 => state2_count_reg(1),
      I2 => state2_count_reg(2),
      O => \state2_count[2]_i_1_n_0\
    );
\state2_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => state2_count_reg(1),
      I1 => state2_count_reg(0),
      I2 => state2_count_reg(2),
      I3 => state2_count_reg(3),
      O => p_0_in(3)
    );
\state2_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => state2_count_reg(2),
      I1 => state2_count_reg(0),
      I2 => state2_count_reg(1),
      I3 => state2_count_reg(3),
      I4 => state2_count_reg(4),
      O => p_0_in(4)
    );
\state2_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => p_0_in(0),
      Q => state2_count_reg(0),
      R => clear
    );
\state2_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => p_0_in(1),
      Q => state2_count_reg(1),
      R => clear
    );
\state2_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => \state2_count[2]_i_1_n_0\,
      Q => state2_count_reg(2),
      R => clear
    );
\state2_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => p_0_in(3),
      Q => state2_count_reg(3),
      R => clear
    );
\state2_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => p_0_in(4),
      Q => state2_count_reg(4),
      R => clear
    );
su_locked_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \m_count_reg_n_0_[1]\,
      I1 => \m_count_reg_n_0_[0]\,
      I2 => su_locked_i_2_n_0,
      I3 => su_locked,
      O => su_locked_i_1_n_0
    );
su_locked_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg_n_0_[4]\,
      I1 => \m_count_reg_n_0_[5]\,
      I2 => \m_count_reg_n_0_[2]\,
      I3 => \m_count_reg_n_0_[3]\,
      O => su_locked_i_2_n_0
    );
su_locked_reg: unisim.vcomponents.FDCE
     port map (
      C => \^clk\,
      CE => '1',
      CLR => AR(0),
      D => su_locked_i_1_n_0,
      Q => su_locked
    );
zflag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \initial_delay[4]_i_5_n_0\,
      I1 => state2_count_reg(4),
      I2 => zflag,
      I3 => zflag_i_2_n_0,
      O => zflag_i_1_n_0
    );
zflag_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => zflag_i_3_n_0,
      I1 => state2_count_reg(1),
      I2 => state2_count_reg(0),
      I3 => state2_count_reg(3),
      I4 => state2_count_reg(2),
      O => zflag_i_2_n_0
    );
zflag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \c_sweep_delay_reg_n_0_[3]\,
      I1 => \c_sweep_delay_reg_n_0_[4]\,
      I2 => \c_sweep_delay_reg_n_0_[0]\,
      I3 => \c_sweep_delay_reg_n_0_[1]\,
      I4 => \c_sweep_delay_reg_n_0_[2]\,
      I5 => state2_count_reg(4),
      O => zflag_i_3_n_0
    );
zflag_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => zflag_i_1_n_0,
      Q => zflag,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane is
  port (
    \out\ : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    align_done_reg : out STD_LOGIC;
    hs_dvalid_reg : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl_rxulpsesc_reg : out STD_LOGIC;
    dl_rxlpdtesc_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_forcerxmode_t0 : out STD_LOGIC;
    \lp_st_out_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pkt_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_div4_clk : in STD_LOGIC;
    dl_forcerxmode_out : in STD_LOGIC;
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    fifo_rd_reset : in STD_LOGIC;
    stopstate0 : in STD_LOGIC;
    dl_status_reg_bit_0_reg : in STD_LOGIC;
    \lpdt_data_r_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    dl_status_reg_bit_4_reg : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane is
  signal \^align_done_reg\ : STD_LOGIC;
  signal \^dl0_stopstate\ : STD_LOGIC;
  signal dl_en_hs_lpn_i : STD_LOGIC;
  signal dl_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_rd_rst_t1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of fifo_rd_rst_t1 : signal is std.standard.true;
  signal fifo_rd_rst_t1_nxt : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt : signal is std.standard.true;
  signal fifo_rd_rst_t2 : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t2 : signal is std.standard.true;
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_15\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\ : STD_LOGIC;
  signal \^pkt_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pkt_cnt_r0 : STD_LOGIC;
  signal \pkt_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rxactivehs_coreclk_sync_r : STD_LOGIC;
  signal rxactivehs_sync : STD_LOGIC;
  signal rxactivehs_sync_i_n_1 : STD_LOGIC;
  signal rxactivehs_sync_i_n_2 : STD_LOGIC;
  signal stop_extn_cnt : STD_LOGIC;
  signal \stop_extn_cnt__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pkt_cnt_r_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of fifo_rd_rst_t1_nxt_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t1_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t1_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t2_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t2_reg : label is "yes";
  attribute c_init_val : string;
  attribute c_init_val of \gen_calib_result.u_tap_comp_rst_byteclk_sync_i\ : label is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of \gen_calib_result.u_tap_comp_rst_byteclk_sync_i\ : label is "5'b00010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2\ : label is "soft_lutpair114";
begin
  align_done_reg <= \^align_done_reg\;
  dl0_stopstate <= \^dl0_stopstate\;
  pkt_cnt(15 downto 0) <= \^pkt_cnt\(15 downto 0);
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\,
      Q => dl_state(0),
      R => stopstate0
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\,
      Q => dl_state(1),
      R => stopstate0
    );
fifo_rd_rst_t1_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_rst_t1,
      Q => fifo_rd_rst_t1_nxt,
      R => '0'
    );
fifo_rd_rst_t1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_reset,
      Q => fifo_rd_rst_t1,
      R => '0'
    );
fifo_rd_rst_t2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_reset,
      Q => fifo_rd_rst_t2,
      R => '0'
    );
\gen_calib_result.cal_done_sync_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_10\
     port map (
      rx_div4_clk => rx_div4_clk
    );
\gen_calib_result.u_tap_comp_rst_byteclk_sync_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__2\
     port map (
      prmry_in => '0',
      scndry_aclk => rx_div4_clk,
      scndry_out => \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => rxactivehs_sync_i_n_2,
      Q => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      R => stopstate0
    );
\gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align_11
     port map (
      E(0) => \^align_done_reg\,
      SR(0) => SR(0),
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      hs_dvalid_reg_0 => hs_dvalid_reg,
      pkt_cnt_r0 => pkt_cnt_r0,
      prmry_in => prmry_in,
      rx_div4_clk => rx_div4_clk,
      rx_dl0_hs_dp(7 downto 0) => rx_dl0_hs_dp(7 downto 0),
      s_level_out_d3_reg => s_level_out_d3_reg,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\
    );
\gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => rxactivehs_sync,
      Q => rxactivehs_coreclk_sync_r
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_state(1),
      I2 => \stop_extn_cnt__0\(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \stop_extn_cnt__0\(0),
      I3 => \stop_extn_cnt__0\(1),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \stop_extn_cnt__0\(1),
      I3 => \stop_extn_cnt__0\(0),
      I4 => \stop_extn_cnt__0\(2),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => \stop_extn_cnt__0\(1),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(2),
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \stop_extn_cnt__0\(3),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \stop_extn_cnt__0\(3),
      I1 => \stop_extn_cnt__0\(1),
      I2 => \stop_extn_cnt__0\(0),
      I3 => \stop_extn_cnt__0\(2),
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\,
      I5 => \stop_extn_cnt__0\(4),
      O => stop_extn_cnt
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \stop_extn_cnt__0\(2),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(1),
      I3 => \stop_extn_cnt__0\(3),
      I4 => \stop_extn_cnt__0\(4),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\,
      Q => \stop_extn_cnt__0\(0)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\,
      Q => \stop_extn_cnt__0\(1)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\,
      Q => \stop_extn_cnt__0\(2)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\,
      Q => \stop_extn_cnt__0\(3)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\,
      Q => \stop_extn_cnt__0\(4)
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000000100"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\,
      I1 => \stop_extn_cnt__0\(3),
      I2 => \stop_extn_cnt__0\(4),
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \stop_extn_cnt__0\(1),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(2),
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_15\,
      Q => \^dl0_stopstate\,
      R => stopstate0
    );
\gen_rx_data_lane_sm.rx_data_lane_sm\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm_12
     port map (
      D(8 downto 0) => D(8 downto 0),
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state_reg[1]\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ => rxactivehs_sync_i_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_stopstate => \^dl0_stopstate\,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg_0 => \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\,
      dl_forcerxmode_out => dl_forcerxmode_out,
      dl_forcerxmode_t0 => dl_forcerxmode_t0,
      dl_rxlpdtesc_reg_0 => dl_rxlpdtesc_reg,
      dl_rxulpsesc_reg_0 => dl_rxulpsesc_reg,
      dl_state(1 downto 0) => dl_state(1 downto 0),
      dl_status_reg(4 downto 0) => dl_status_reg(4 downto 0),
      dl_status_reg_bit_0_reg_0 => dl_status_reg_bit_0_reg,
      dl_status_reg_bit_4_reg_0 => dl_status_reg_bit_4_reg,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg\ => \gen_rx_data_lane_sm.rx_data_lane_sm_n_15\,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\ => rxactivehs_sync,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \lp_st_out_reg[1]_0\(1 downto 0) => \lp_st_out_reg[1]\(1 downto 0),
      \lpdt_data_r_reg[0]_0\ => \lpdt_data_r_reg[0]\,
      \out\ => \out\,
      rx_dl0_lp_dn => rx_dl0_lp_dn,
      rx_dl0_lp_dp => rx_dl0_lp_dp,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r,
      system_rst => system_rst
    );
\pkt_cnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pkt_cnt\(0),
      O => \pkt_cnt_r[0]_i_3_n_0\
    );
\pkt_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2_n_7\,
      Q => \^pkt_cnt\(0),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pkt_cnt_r_reg[0]_i_2_n_0\,
      CO(2) => \pkt_cnt_r_reg[0]_i_2_n_1\,
      CO(1) => \pkt_cnt_r_reg[0]_i_2_n_2\,
      CO(0) => \pkt_cnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pkt_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \pkt_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \pkt_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \pkt_cnt_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^pkt_cnt\(3 downto 1),
      S(0) => \pkt_cnt_r[0]_i_3_n_0\
    );
\pkt_cnt_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1_n_5\,
      Q => \^pkt_cnt\(10),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1_n_4\,
      Q => \^pkt_cnt\(11),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1_n_7\,
      Q => \^pkt_cnt\(12),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[8]_i_1_n_0\,
      CO(3) => \NLW_pkt_cnt_r_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pkt_cnt_r_reg[12]_i_1_n_1\,
      CO(1) => \pkt_cnt_r_reg[12]_i_1_n_2\,
      CO(0) => \pkt_cnt_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[12]_i_1_n_4\,
      O(2) => \pkt_cnt_r_reg[12]_i_1_n_5\,
      O(1) => \pkt_cnt_r_reg[12]_i_1_n_6\,
      O(0) => \pkt_cnt_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^pkt_cnt\(15 downto 12)
    );
\pkt_cnt_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1_n_6\,
      Q => \^pkt_cnt\(13),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1_n_5\,
      Q => \^pkt_cnt\(14),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1_n_4\,
      Q => \^pkt_cnt\(15),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2_n_6\,
      Q => \^pkt_cnt\(1),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2_n_5\,
      Q => \^pkt_cnt\(2),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2_n_4\,
      Q => \^pkt_cnt\(3),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1_n_7\,
      Q => \^pkt_cnt\(4),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \pkt_cnt_r_reg[4]_i_1_n_0\,
      CO(2) => \pkt_cnt_r_reg[4]_i_1_n_1\,
      CO(1) => \pkt_cnt_r_reg[4]_i_1_n_2\,
      CO(0) => \pkt_cnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \pkt_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \pkt_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \pkt_cnt_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^pkt_cnt\(7 downto 4)
    );
\pkt_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1_n_6\,
      Q => \^pkt_cnt\(5),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1_n_5\,
      Q => \^pkt_cnt\(6),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1_n_4\,
      Q => \^pkt_cnt\(7),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1_n_7\,
      Q => \^pkt_cnt\(8),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[4]_i_1_n_0\,
      CO(3) => \pkt_cnt_r_reg[8]_i_1_n_0\,
      CO(2) => \pkt_cnt_r_reg[8]_i_1_n_1\,
      CO(1) => \pkt_cnt_r_reg[8]_i_1_n_2\,
      CO(0) => \pkt_cnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \pkt_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \pkt_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \pkt_cnt_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^pkt_cnt\(11 downto 8)
    );
\pkt_cnt_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1_n_6\,
      Q => \^pkt_cnt\(9),
      R => fifo_rd_rst_t1
    );
rxactivehs_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_13\
     port map (
      core_clk => core_clk,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg => rxactivehs_sync_i_n_2,
      dl_state(1 downto 0) => dl_state(1 downto 0),
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ => rxactivehs_sync_i_n_1,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \out\ => rxactivehs_sync,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r,
      s_level_out_d1_cdc_to_reg_0 => \^align_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_3 is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d2_reg : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    align_done_reg : out STD_LOGIC;
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl_rxulpsesc_reg : out STD_LOGIC;
    dl_rxlpdtesc_reg : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pkt_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_div4_clk : in STD_LOGIC;
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    fifo_rd_reset : in STD_LOGIC;
    stopstate0 : in STD_LOGIC;
    dl_status_reg_bit_0_reg : in STD_LOGIC;
    \lpdt_data_r_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    dl_status_reg_bit_4_reg : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_3 : entity is "mipi_dphy_v4_1_3_rx_data_lane";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_3;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_3 is
  signal \^align_done_reg\ : STD_LOGIC;
  signal \^dl1_stopstate\ : STD_LOGIC;
  signal dl_en_hs_lpn_i : STD_LOGIC;
  signal dl_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_rd_rst_t1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of fifo_rd_rst_t1 : signal is std.standard.true;
  signal fifo_rd_rst_t1_nxt : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt : signal is std.standard.true;
  signal fifo_rd_rst_t2 : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t2 : signal is std.standard.true;
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm_n_18\ : STD_LOGIC;
  signal \^pkt_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pkt_cnt_r0 : STD_LOGIC;
  signal \pkt_cnt_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \pkt_cnt_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal rxactivehs_coreclk_sync_r : STD_LOGIC;
  signal rxactivehs_sync : STD_LOGIC;
  signal rxactivehs_sync_i_n_1 : STD_LOGIC;
  signal rxactivehs_sync_i_n_2 : STD_LOGIC;
  signal stop_extn_cnt : STD_LOGIC;
  signal \stop_extn_cnt__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pkt_cnt_r_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of fifo_rd_rst_t1_nxt_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t1_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t1_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t2_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t2_reg : label is "yes";
  attribute c_init_val : string;
  attribute c_init_val of \gen_calib_result.u_tap_comp_rst_byteclk_sync_i\ : label is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of \gen_calib_result.u_tap_comp_rst_byteclk_sync_i\ : label is "5'b00010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0\ : label is "soft_lutpair156";
begin
  align_done_reg <= \^align_done_reg\;
  dl1_stopstate <= \^dl1_stopstate\;
  pkt_cnt(15 downto 0) <= \^pkt_cnt\(15 downto 0);
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_18\,
      Q => dl_state(0),
      R => stopstate0
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\,
      Q => dl_state(1),
      R => stopstate0
    );
fifo_rd_rst_t1_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_rst_t1,
      Q => fifo_rd_rst_t1_nxt,
      R => '0'
    );
fifo_rd_rst_t1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_reset,
      Q => fifo_rd_rst_t1,
      R => '0'
    );
fifo_rd_rst_t2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_reset,
      Q => fifo_rd_rst_t2,
      R => '0'
    );
\gen_calib_result.cal_done_sync_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_4\
     port map (
      rx_div4_clk => rx_div4_clk
    );
\gen_calib_result.u_tap_comp_rst_byteclk_sync_i\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync
     port map (
      prmry_in => '0',
      scndry_aclk => rx_div4_clk,
      scndry_out => \NLW_gen_calib_result.u_tap_comp_rst_byteclk_sync_i_scndry_out_UNCONNECTED\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => rxactivehs_sync_i_n_2,
      Q => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      R => stopstate0
    );
\gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sot_det_align
     port map (
      E(0) => \^align_done_reg\,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      pkt_cnt_r0 => pkt_cnt_r0,
      rx_div4_clk => rx_div4_clk,
      rx_dl1_hs_dp(7 downto 0) => rx_dl1_hs_dp(7 downto 0)
    );
\gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => rxactivehs_sync,
      Q => rxactivehs_coreclk_sync_r
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_state(1),
      I2 => \stop_extn_cnt__0\(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \stop_extn_cnt__0\(0),
      I3 => \stop_extn_cnt__0\(1),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \stop_extn_cnt__0\(1),
      I3 => \stop_extn_cnt__0\(0),
      I4 => \stop_extn_cnt__0\(2),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => \stop_extn_cnt__0\(1),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(2),
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \stop_extn_cnt__0\(3),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \stop_extn_cnt__0\(3),
      I1 => \stop_extn_cnt__0\(1),
      I2 => \stop_extn_cnt__0\(0),
      I3 => \stop_extn_cnt__0\(2),
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\,
      I5 => \stop_extn_cnt__0\(4),
      O => stop_extn_cnt
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \stop_extn_cnt__0\(2),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(1),
      I3 => \stop_extn_cnt__0\(3),
      I4 => \stop_extn_cnt__0\(4),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\,
      Q => \stop_extn_cnt__0\(0)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\,
      Q => \stop_extn_cnt__0\(1)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\,
      Q => \stop_extn_cnt__0\(2)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\,
      Q => \stop_extn_cnt__0\(3)
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => stop_extn_cnt,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\,
      Q => \stop_extn_cnt__0\(4)
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000000100"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\,
      I1 => \stop_extn_cnt__0\(3),
      I2 => \stop_extn_cnt__0\(4),
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \stop_extn_cnt__0\(1),
      I1 => \stop_extn_cnt__0\(0),
      I2 => \stop_extn_cnt__0\(2),
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\,
      Q => \^dl1_stopstate\,
      R => stopstate0
    );
\gen_rx_data_lane_sm.rx_data_lane_sm\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_sm
     port map (
      D(8 downto 0) => D(8 downto 0),
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state_reg[1]\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => \gen_rx_data_lane_sm.rx_data_lane_sm_n_18\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ => rxactivehs_sync_i_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_stopstate => \^dl1_stopstate\,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg_0 => \gen_rx_data_lane_sm.rx_data_lane_sm_n_17\,
      dl_rxlpdtesc_reg_0 => dl_rxlpdtesc_reg,
      dl_rxulpsesc_reg_0 => dl_rxulpsesc_reg,
      dl_state(1 downto 0) => dl_state(1 downto 0),
      dl_status_reg(4 downto 0) => dl_status_reg(4 downto 0),
      dl_status_reg_bit_0_reg_0 => dl_status_reg_bit_0_reg,
      dl_status_reg_bit_4_reg_0 => dl_status_reg_bit_4_reg,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg\ => \gen_rx_data_lane_sm.rx_data_lane_sm_n_16\,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_0\ => rxactivehs_sync,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_1\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg_2\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \lpdt_data_r_reg[0]_0\ => \lpdt_data_r_reg[0]\,
      \out\ => \out\,
      rx_dl1_lp_dn => rx_dl1_lp_dn,
      rx_dl1_lp_dp => rx_dl1_lp_dp,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r,
      s_level_out_d2_reg => s_level_out_d2_reg,
      system_rst => system_rst
    );
\pkt_cnt_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pkt_cnt\(0),
      O => \pkt_cnt_r[0]_i_3__0_n_0\
    );
\pkt_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2__0_n_7\,
      Q => \^pkt_cnt\(0),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pkt_cnt_r_reg[0]_i_2__0_n_0\,
      CO(2) => \pkt_cnt_r_reg[0]_i_2__0_n_1\,
      CO(1) => \pkt_cnt_r_reg[0]_i_2__0_n_2\,
      CO(0) => \pkt_cnt_r_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pkt_cnt_r_reg[0]_i_2__0_n_4\,
      O(2) => \pkt_cnt_r_reg[0]_i_2__0_n_5\,
      O(1) => \pkt_cnt_r_reg[0]_i_2__0_n_6\,
      O(0) => \pkt_cnt_r_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => \^pkt_cnt\(3 downto 1),
      S(0) => \pkt_cnt_r[0]_i_3__0_n_0\
    );
\pkt_cnt_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1__0_n_5\,
      Q => \^pkt_cnt\(10),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1__0_n_4\,
      Q => \^pkt_cnt\(11),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1__0_n_7\,
      Q => \^pkt_cnt\(12),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_pkt_cnt_r_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \pkt_cnt_r_reg[12]_i_1__0_n_1\,
      CO(1) => \pkt_cnt_r_reg[12]_i_1__0_n_2\,
      CO(0) => \pkt_cnt_r_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[12]_i_1__0_n_4\,
      O(2) => \pkt_cnt_r_reg[12]_i_1__0_n_5\,
      O(1) => \pkt_cnt_r_reg[12]_i_1__0_n_6\,
      O(0) => \pkt_cnt_r_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => \^pkt_cnt\(15 downto 12)
    );
\pkt_cnt_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1__0_n_6\,
      Q => \^pkt_cnt\(13),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1__0_n_5\,
      Q => \^pkt_cnt\(14),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[12]_i_1__0_n_4\,
      Q => \^pkt_cnt\(15),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2__0_n_6\,
      Q => \^pkt_cnt\(1),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2__0_n_5\,
      Q => \^pkt_cnt\(2),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[0]_i_2__0_n_4\,
      Q => \^pkt_cnt\(3),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1__0_n_7\,
      Q => \^pkt_cnt\(4),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[0]_i_2__0_n_0\,
      CO(3) => \pkt_cnt_r_reg[4]_i_1__0_n_0\,
      CO(2) => \pkt_cnt_r_reg[4]_i_1__0_n_1\,
      CO(1) => \pkt_cnt_r_reg[4]_i_1__0_n_2\,
      CO(0) => \pkt_cnt_r_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[4]_i_1__0_n_4\,
      O(2) => \pkt_cnt_r_reg[4]_i_1__0_n_5\,
      O(1) => \pkt_cnt_r_reg[4]_i_1__0_n_6\,
      O(0) => \pkt_cnt_r_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => \^pkt_cnt\(7 downto 4)
    );
\pkt_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1__0_n_6\,
      Q => \^pkt_cnt\(5),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1__0_n_5\,
      Q => \^pkt_cnt\(6),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[4]_i_1__0_n_4\,
      Q => \^pkt_cnt\(7),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1__0_n_7\,
      Q => \^pkt_cnt\(8),
      R => fifo_rd_rst_t1
    );
\pkt_cnt_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pkt_cnt_r_reg[4]_i_1__0_n_0\,
      CO(3) => \pkt_cnt_r_reg[8]_i_1__0_n_0\,
      CO(2) => \pkt_cnt_r_reg[8]_i_1__0_n_1\,
      CO(1) => \pkt_cnt_r_reg[8]_i_1__0_n_2\,
      CO(0) => \pkt_cnt_r_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pkt_cnt_r_reg[8]_i_1__0_n_4\,
      O(2) => \pkt_cnt_r_reg[8]_i_1__0_n_5\,
      O(1) => \pkt_cnt_r_reg[8]_i_1__0_n_6\,
      O(0) => \pkt_cnt_r_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => \^pkt_cnt\(11 downto 8)
    );
\pkt_cnt_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => pkt_cnt_r0,
      D => \pkt_cnt_r_reg[8]_i_1__0_n_6\,
      Q => \^pkt_cnt\(9),
      R => fifo_rd_rst_t1
    );
rxactivehs_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_5\
     port map (
      core_clk => core_clk,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg => rxactivehs_sync_i_n_2,
      dl_state(1 downto 0) => dl_state(1 downto 0),
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ => rxactivehs_sync_i_n_1,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_1\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \out\ => rxactivehs_sync,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r,
      s_level_out_d1_cdc_to_reg_0 => \^align_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series is
  port (
    idelay_ctrl_clk_in : in STD_LOGIC;
    div4_clk_out : out STD_LOGIC;
    system_reset : in STD_LOGIC;
    system_rst_byteclk : in STD_LOGIC;
    clk_reset : in STD_LOGIC;
    io_reset : in STD_LOGIC;
    data_in_to_device : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC;
    dlyctrl_rdy : out STD_LOGIC;
    dlyctrl_rdy_in : in STD_LOGIC;
    pass_in_rst : out STD_LOGIC;
    rx_clk_active : in STD_LOGIC;
    tap_val_pass_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_DDR_CLK_PERIOD : string;
  attribute C_DDR_CLK_PERIOD of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "2.155000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is 2;
  attribute C_EN_CLK300M : string;
  attribute C_EN_CLK300M of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "FALSE";
  attribute C_IDLY_GRP_NAME : string;
  attribute C_IDLY_GRP_NAME of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "mipi_dphy_idly_group";
  attribute C_LINE_RATE : string;
  attribute C_LINE_RATE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "16'b0000100100101000";
  attribute C_SHARE_IDLYCTRL : string;
  attribute C_SHARE_IDLYCTRL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "true";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is 3;
  attribute REF_FREQ : string;
  attribute REF_FREQ of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series : entity is "200.000000";
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series is
  signal \<const0>\ : STD_LOGIC;
  signal \^div4_clk_out\ : STD_LOGIC;
  signal \^dlyctrl_rdy\ : STD_LOGIC;
  signal mipi_dphy_v4_1_3_rx0_inst_n_1 : STD_LOGIC;
  signal u_sys_rst_byteclk_sync_phy_top_i_n_0 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_idlyctrl_core.delayctrl\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \gen_idlyctrl_core.delayctrl\ : label is "mipi_dphy_idly_group";
begin
  div4_clk_out <= \^div4_clk_out\;
  dlyctrl_rdy <= \^dlyctrl_rdy\;
  pass_in_rst <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_idlyctrl_core.delayctrl\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \^dlyctrl_rdy\,
      REFCLK => idelay_ctrl_clk_in,
      RST => system_reset
    );
mipi_dphy_v4_1_3_rx0_inst: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_serdes_idelay_ddr
     port map (
      AR(0) => u_sys_rst_byteclk_sync_phy_top_i_n_0,
      CLK => \^div4_clk_out\,
      CLKB0 => mipi_dphy_v4_1_3_rx0_inst_n_1,
      clk_hs_rxn => clk_hs_rxn,
      clk_hs_rxp => clk_hs_rxp,
      data_hs_rxn(1 downto 0) => data_hs_rxn(1 downto 0),
      data_hs_rxp(1 downto 0) => data_hs_rxp(1 downto 0),
      data_in_to_device(15 downto 0) => data_in_to_device(15 downto 0),
      rst_iserdes_reg_0 => mipi_dphy_v4_1_3_rx0_inst_n_1
    );
u_sys_rst_byteclk_sync_phy_top_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0\
     port map (
      AR(0) => u_sys_rst_byteclk_sync_phy_top_i_n_0,
      div4_clk_out => \^div4_clk_out\,
      dlyctrl_rdy => \^dlyctrl_rdy\,
      system_reset => system_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top is
  port (
    rx_div4_clk : in STD_LOGIC;
    clk_200m : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_ref_clk : out STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    dphy_srst_out : out STD_LOGIC;
    dphy_en_out : out STD_LOGIC;
    system_rst_phybyteclk_in : in STD_LOGIC;
    system_rst_byteclk_in : in STD_LOGIC;
    phy_rst : out STD_LOGIC;
    phy_ready : in STD_LOGIC;
    sys_rst_byteclk_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    idelay_tap_value : out STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_load : out STD_LOGIC;
    idelay_ready : in STD_LOGIC;
    tap_val_dyn_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tap_comp_res : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tap_comp_rst : in STD_LOGIC;
    cal_pass : in STD_LOGIC;
    cal_done : in STD_LOGIC;
    dly_ctrl_rdy : in STD_LOGIC;
    idly_tap_val : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_cal_start : out STD_LOGIC;
    rx_dl0_en_hs_lpn : out STD_LOGIC;
    rx_dl0_disable_ibuf : out STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl0_fifo_empty : in STD_LOGIC;
    rx_dl0_fifo_rd_en : out STD_LOGIC;
    rx_dl0_fifo_rd_clk : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxskewcalhs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    rx_dl1_en_hs_lpn : out STD_LOGIC;
    rx_dl1_disable_ibuf : out STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl1_fifo_empty : in STD_LOGIC;
    rx_dl1_fifo_rd_en : out STD_LOGIC;
    rx_dl1_fifo_rd_clk : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxskewcalhs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    rx_dl2_en_hs_lpn : out STD_LOGIC;
    rx_dl2_disable_ibuf : out STD_LOGIC;
    rx_dl2_lp_dp : in STD_LOGIC;
    rx_dl2_lp_dn : in STD_LOGIC;
    rx_dl2_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl2_fifo_empty : in STD_LOGIC;
    rx_dl2_fifo_rd_en : out STD_LOGIC;
    rx_dl2_fifo_rd_clk : out STD_LOGIC;
    dl2_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidhs : out STD_LOGIC;
    dl2_rxactivehs : out STD_LOGIC;
    dl2_rxskewcalhs : out STD_LOGIC;
    dl2_rxsynchs : out STD_LOGIC;
    dl2_forcerxmode : in STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_rxclkesc : out STD_LOGIC;
    dl2_rxlpdtesc : out STD_LOGIC;
    dl2_rxulpsesc : out STD_LOGIC;
    dl2_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidesc : out STD_LOGIC;
    dl2_errsoths : out STD_LOGIC;
    dl2_errsotsynchs : out STD_LOGIC;
    dl2_erresc : out STD_LOGIC;
    dl2_errsyncesc : out STD_LOGIC;
    dl2_errcontrol : out STD_LOGIC;
    rx_dl3_en_hs_lpn : out STD_LOGIC;
    rx_dl3_disable_ibuf : out STD_LOGIC;
    rx_dl3_lp_dp : in STD_LOGIC;
    rx_dl3_lp_dn : in STD_LOGIC;
    rx_dl3_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl3_fifo_empty : in STD_LOGIC;
    rx_dl3_fifo_rd_en : out STD_LOGIC;
    rx_dl3_fifo_rd_clk : out STD_LOGIC;
    dl3_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidhs : out STD_LOGIC;
    dl3_rxactivehs : out STD_LOGIC;
    dl3_rxskewcalhs : out STD_LOGIC;
    dl3_rxsynchs : out STD_LOGIC;
    dl3_forcerxmode : in STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_rxclkesc : out STD_LOGIC;
    dl3_rxlpdtesc : out STD_LOGIC;
    dl3_rxulpsesc : out STD_LOGIC;
    dl3_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidesc : out STD_LOGIC;
    dl3_errsoths : out STD_LOGIC;
    dl3_errsotsynchs : out STD_LOGIC;
    dl3_erresc : out STD_LOGIC;
    dl3_errsyncesc : out STD_LOGIC;
    dl3_errcontrol : out STD_LOGIC;
    rx_dl4_en_hs_lpn : out STD_LOGIC;
    rx_dl4_disable_ibuf : out STD_LOGIC;
    rx_dl4_lp_dp : in STD_LOGIC;
    rx_dl4_lp_dn : in STD_LOGIC;
    rx_dl4_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl4_fifo_empty : in STD_LOGIC;
    rx_dl4_fifo_rd_en : out STD_LOGIC;
    rx_dl4_fifo_rd_clk : out STD_LOGIC;
    dl4_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_rxvalidhs : out STD_LOGIC;
    dl4_rxactivehs : out STD_LOGIC;
    dl4_rxskewcalhs : out STD_LOGIC;
    dl4_rxsynchs : out STD_LOGIC;
    dl4_forcerxmode : in STD_LOGIC;
    dl4_stopstate : out STD_LOGIC;
    dl4_enable : in STD_LOGIC;
    dl4_ulpsactivenot : out STD_LOGIC;
    dl4_rxclkesc : out STD_LOGIC;
    dl4_rxlpdtesc : out STD_LOGIC;
    dl4_rxulpsesc : out STD_LOGIC;
    dl4_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl4_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_rxvalidesc : out STD_LOGIC;
    dl4_errsoths : out STD_LOGIC;
    dl4_errsotsynchs : out STD_LOGIC;
    dl4_erresc : out STD_LOGIC;
    dl4_errsyncesc : out STD_LOGIC;
    dl4_errcontrol : out STD_LOGIC;
    rx_dl5_en_hs_lpn : out STD_LOGIC;
    rx_dl5_disable_ibuf : out STD_LOGIC;
    rx_dl5_lp_dp : in STD_LOGIC;
    rx_dl5_lp_dn : in STD_LOGIC;
    rx_dl5_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl5_fifo_empty : in STD_LOGIC;
    rx_dl5_fifo_rd_en : out STD_LOGIC;
    rx_dl5_fifo_rd_clk : out STD_LOGIC;
    dl5_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_rxvalidhs : out STD_LOGIC;
    dl5_rxactivehs : out STD_LOGIC;
    dl5_rxskewcalhs : out STD_LOGIC;
    dl5_rxsynchs : out STD_LOGIC;
    dl5_forcerxmode : in STD_LOGIC;
    dl5_stopstate : out STD_LOGIC;
    dl5_enable : in STD_LOGIC;
    dl5_ulpsactivenot : out STD_LOGIC;
    dl5_rxclkesc : out STD_LOGIC;
    dl5_rxlpdtesc : out STD_LOGIC;
    dl5_rxulpsesc : out STD_LOGIC;
    dl5_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl5_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_rxvalidesc : out STD_LOGIC;
    dl5_errsoths : out STD_LOGIC;
    dl5_errsotsynchs : out STD_LOGIC;
    dl5_erresc : out STD_LOGIC;
    dl5_errsyncesc : out STD_LOGIC;
    dl5_errcontrol : out STD_LOGIC;
    rx_dl6_en_hs_lpn : out STD_LOGIC;
    rx_dl6_disable_ibuf : out STD_LOGIC;
    rx_dl6_lp_dp : in STD_LOGIC;
    rx_dl6_lp_dn : in STD_LOGIC;
    rx_dl6_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl6_fifo_empty : in STD_LOGIC;
    rx_dl6_fifo_rd_en : out STD_LOGIC;
    rx_dl6_fifo_rd_clk : out STD_LOGIC;
    dl6_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_rxvalidhs : out STD_LOGIC;
    dl6_rxactivehs : out STD_LOGIC;
    dl6_rxskewcalhs : out STD_LOGIC;
    dl6_rxsynchs : out STD_LOGIC;
    dl6_forcerxmode : in STD_LOGIC;
    dl6_stopstate : out STD_LOGIC;
    dl6_enable : in STD_LOGIC;
    dl6_ulpsactivenot : out STD_LOGIC;
    dl6_rxclkesc : out STD_LOGIC;
    dl6_rxlpdtesc : out STD_LOGIC;
    dl6_rxulpsesc : out STD_LOGIC;
    dl6_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl6_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_rxvalidesc : out STD_LOGIC;
    dl6_errsoths : out STD_LOGIC;
    dl6_errsotsynchs : out STD_LOGIC;
    dl6_erresc : out STD_LOGIC;
    dl6_errsyncesc : out STD_LOGIC;
    dl6_errcontrol : out STD_LOGIC;
    rx_dl7_en_hs_lpn : out STD_LOGIC;
    rx_dl7_disable_ibuf : out STD_LOGIC;
    rx_dl7_lp_dp : in STD_LOGIC;
    rx_dl7_lp_dn : in STD_LOGIC;
    rx_dl7_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl7_fifo_empty : in STD_LOGIC;
    rx_dl7_fifo_rd_en : out STD_LOGIC;
    rx_dl7_fifo_rd_clk : out STD_LOGIC;
    dl7_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_rxvalidhs : out STD_LOGIC;
    dl7_rxactivehs : out STD_LOGIC;
    dl7_rxskewcalhs : out STD_LOGIC;
    dl7_rxsynchs : out STD_LOGIC;
    dl7_forcerxmode : in STD_LOGIC;
    dl7_stopstate : out STD_LOGIC;
    dl7_enable : in STD_LOGIC;
    dl7_ulpsactivenot : out STD_LOGIC;
    dl7_rxclkesc : out STD_LOGIC;
    dl7_rxlpdtesc : out STD_LOGIC;
    dl7_rxulpsesc : out STD_LOGIC;
    dl7_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl7_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_rxvalidesc : out STD_LOGIC;
    dl7_errsoths : out STD_LOGIC;
    dl7_errsotsynchs : out STD_LOGIC;
    dl7_erresc : out STD_LOGIC;
    dl7_errsyncesc : out STD_LOGIC;
    dl7_errcontrol : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    rx_cl_en_hs_lpn : out STD_LOGIC;
    rx_cl_disable_ibuf : out STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    rx_cl_lp_dn : in STD_LOGIC;
    rx_cl_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_cl_fifo_empty : in STD_LOGIC;
    rx_cl_fifo_rd_en : out STD_LOGIC;
    rx_cl_fifo_rd_clk : out STD_LOGIC;
    bit_slc_rst : out STD_LOGIC;
    riu_valid_l0 : in STD_LOGIC;
    riu_rd_data_l0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l0 : out STD_LOGIC;
    riu_nibble_sel_l0 : out STD_LOGIC;
    calib_status_l0 : out STD_LOGIC;
    riu_valid_l1 : in STD_LOGIC;
    riu_rd_data_l1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l1 : out STD_LOGIC;
    riu_nibble_sel_l1 : out STD_LOGIC;
    calib_status_l1 : out STD_LOGIC;
    riu_valid_l2 : in STD_LOGIC;
    riu_rd_data_l2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l2 : out STD_LOGIC;
    riu_nibble_sel_l2 : out STD_LOGIC;
    calib_status_l2 : out STD_LOGIC;
    riu_valid_l3 : in STD_LOGIC;
    riu_rd_data_l3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l3 : out STD_LOGIC;
    riu_nibble_sel_l3 : out STD_LOGIC;
    calib_status_l3 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC
  );
  attribute BYTE_UI : integer;
  attribute BYTE_UI of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 8;
  attribute CL_ACTIVE_BYTE_UI : integer;
  attribute CL_ACTIVE_BYTE_UI of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "VAR_LOAD";
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 40;
  attribute C_CLK_SETTLE_VAL : integer;
  attribute C_CLK_SETTLE_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 95;
  attribute C_CLK_TERMEN_VAL : integer;
  attribute C_CLK_TERMEN_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 38;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 205;
  attribute C_COMP_CYCLES : integer;
  attribute C_COMP_CYCLES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 5;
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "SLAVE";
  attribute C_D_TERMEN_VAL : integer;
  attribute C_D_TERMEN_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 35;
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 0;
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 0;
  attribute C_EN_ULPS_WAKEUP_CNT : string;
  attribute C_EN_ULPS_WAKEUP_CNT of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "FALSE";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 25600;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 928;
  attribute C_HS_RX_TIMEOUT : integer;
  attribute C_HS_RX_TIMEOUT of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 65541;
  attribute C_HS_SETTLE_VAL : integer;
  attribute C_HS_SETTLE_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 145;
  attribute C_HS_SKIP_VAL : integer;
  attribute C_HS_SKIP_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 40;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1;
  attribute C_INIT : integer;
  attribute C_INIT of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 100000;
  attribute C_IO_ADDR : string;
  attribute C_IO_ADDR of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "8'b00010100";
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "TRUE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 50;
  attribute C_NO_INCR_TAPS : integer;
  attribute C_NO_INCR_TAPS of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 2;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "false";
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "5.000000";
  attribute C_UI_IN_TAPS : integer;
  attribute C_UI_IN_TAPS of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 64;
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1000000;
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "yes";
  attribute INIT_TIMEOUT_L : integer;
  attribute INIT_TIMEOUT_L of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 19998;
  attribute LPX_PERIOD_MIN : integer;
  attribute LPX_PERIOD_MIN of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 25;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 2;
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 3;
  attribute RESET_PULSE_EXTN : string;
  attribute RESET_PULSE_EXTN of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is "4'b0001";
  attribute SETTLE_TIMEOUT_L : integer;
  attribute SETTLE_TIMEOUT_L of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 24;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1;
  attribute UI10_VAL : integer;
  attribute UI10_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 10;
  attribute UI_VAL : integer;
  attribute UI_VAL of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top : entity is 1077;
end design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top;

architecture STRUCTURE of design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top is
  signal \<const0>\ : STD_LOGIC;
  signal cl_errcontrol : STD_LOGIC;
  signal cl_init_done_div4clk_i : STD_LOGIC;
  signal \^cl_rxclkactivehs\ : STD_LOGIC;
  signal cl_stop_state : STD_LOGIC;
  signal cl_ulps : STD_LOGIC;
  signal clk_active_r : STD_LOGIC;
  signal dl_forcerxmode_out_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dl_forcerxmode_t0 : STD_LOGIC;
  signal dl_pkt_cnt_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dl_pkt_cnt_16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dl_status_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^dphy_en_out\ : STD_LOGIC;
  signal \^dphy_srst_out\ : STD_LOGIC;
  signal \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i_n_0\ : STD_LOGIC;
  signal \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_1\ : STD_LOGIC;
  signal \gen_rx_clk_lane.dphy_rx_clk_lane_n_11\ : STD_LOGIC;
  signal \gen_rx_clk_lane.dphy_rx_clk_lane_n_12\ : STD_LOGIC;
  signal \gen_rx_clk_lane.dphy_rx_clk_lane_n_3\ : STD_LOGIC;
  signal \gen_rx_clk_lane.dphy_rx_clk_lane_n_5\ : STD_LOGIC;
  signal \gen_rx_data_lane[0].rx_data_lane_inst_n_21\ : STD_LOGIC;
  signal \gen_rx_data_lane[0].rx_data_lane_inst_n_43\ : STD_LOGIC;
  signal \gen_rx_data_lane[0].rx_data_lane_inst_n_44\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync\ : STD_LOGIC;
  signal \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_0\ : STD_LOGIC;
  signal hs_settle_reg_ln1_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of hs_settle_reg_ln1_w : signal is "4";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of hs_settle_reg_ln1_w : signal is "found";
  signal hs_settle_reg_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute MAX_FANOUT of hs_settle_reg_w : signal is "4";
  attribute RTL_MAX_FANOUT of hs_settle_reg_w : signal is "found";
  signal \^init_done\ : STD_LOGIC;
  signal init_done_div4clk_sync : STD_LOGIC;
  signal init_value_w : STD_LOGIC_VECTOR ( 21 downto 8 );
  attribute MAX_FANOUT of init_value_w : signal is "4";
  attribute RTL_MAX_FANOUT of init_value_w : signal is "found";
  signal lp_st_out : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal maxfrm_wait_done : STD_LOGIC;
  signal maxfrm_wait_done_sync_i_i_1_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stopstate0 : STD_LOGIC;
  signal system_rst_byteclk_w : STD_LOGIC;
  signal system_rst_w : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\ : STD_LOGIC;
  signal u_rx_support_rst_logic_n_0 : STD_LOGIC;
  signal u_rx_support_rst_logic_n_2 : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DowngradeIPIdentifiedWarnings of maxfrm_wait_done_sync_i : label is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of maxfrm_wait_done_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of maxfrm_wait_done_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of maxfrm_wait_done_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of maxfrm_wait_done_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of maxfrm_wait_done_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of maxfrm_wait_done_sync_i : label is "8'b00000010";
begin
  bit_slc_rst <= \<const0>\;
  calib_status_l0 <= \<const0>\;
  calib_status_l1 <= \<const0>\;
  calib_status_l2 <= \<const0>\;
  calib_status_l3 <= \<const0>\;
  cl_rxclkactivehs <= \^cl_rxclkactivehs\;
  core_ref_clk <= \<const0>\;
  dl0_rxskewcalhs <= \<const0>\;
  dl1_rxskewcalhs <= \<const0>\;
  dl2_errcontrol <= \<const0>\;
  dl2_erresc <= \<const0>\;
  dl2_errsoths <= \<const0>\;
  dl2_errsotsynchs <= \<const0>\;
  dl2_errsyncesc <= \<const0>\;
  dl2_rxactivehs <= \<const0>\;
  dl2_rxclkesc <= \<const0>\;
  dl2_rxdataesc(7) <= \<const0>\;
  dl2_rxdataesc(6) <= \<const0>\;
  dl2_rxdataesc(5) <= \<const0>\;
  dl2_rxdataesc(4) <= \<const0>\;
  dl2_rxdataesc(3) <= \<const0>\;
  dl2_rxdataesc(2) <= \<const0>\;
  dl2_rxdataesc(1) <= \<const0>\;
  dl2_rxdataesc(0) <= \<const0>\;
  dl2_rxdatahs(7) <= \<const0>\;
  dl2_rxdatahs(6) <= \<const0>\;
  dl2_rxdatahs(5) <= \<const0>\;
  dl2_rxdatahs(4) <= \<const0>\;
  dl2_rxdatahs(3) <= \<const0>\;
  dl2_rxdatahs(2) <= \<const0>\;
  dl2_rxdatahs(1) <= \<const0>\;
  dl2_rxdatahs(0) <= \<const0>\;
  dl2_rxlpdtesc <= \<const0>\;
  dl2_rxskewcalhs <= \<const0>\;
  dl2_rxsynchs <= \<const0>\;
  dl2_rxtriggeresc(3) <= \<const0>\;
  dl2_rxtriggeresc(2) <= \<const0>\;
  dl2_rxtriggeresc(1) <= \<const0>\;
  dl2_rxtriggeresc(0) <= \<const0>\;
  dl2_rxulpsesc <= \<const0>\;
  dl2_rxvalidesc <= \<const0>\;
  dl2_rxvalidhs <= \<const0>\;
  dl2_stopstate <= \<const0>\;
  dl2_ulpsactivenot <= \<const0>\;
  dl3_errcontrol <= \<const0>\;
  dl3_erresc <= \<const0>\;
  dl3_errsoths <= \<const0>\;
  dl3_errsotsynchs <= \<const0>\;
  dl3_errsyncesc <= \<const0>\;
  dl3_rxactivehs <= \<const0>\;
  dl3_rxclkesc <= \<const0>\;
  dl3_rxdataesc(7) <= \<const0>\;
  dl3_rxdataesc(6) <= \<const0>\;
  dl3_rxdataesc(5) <= \<const0>\;
  dl3_rxdataesc(4) <= \<const0>\;
  dl3_rxdataesc(3) <= \<const0>\;
  dl3_rxdataesc(2) <= \<const0>\;
  dl3_rxdataesc(1) <= \<const0>\;
  dl3_rxdataesc(0) <= \<const0>\;
  dl3_rxdatahs(7) <= \<const0>\;
  dl3_rxdatahs(6) <= \<const0>\;
  dl3_rxdatahs(5) <= \<const0>\;
  dl3_rxdatahs(4) <= \<const0>\;
  dl3_rxdatahs(3) <= \<const0>\;
  dl3_rxdatahs(2) <= \<const0>\;
  dl3_rxdatahs(1) <= \<const0>\;
  dl3_rxdatahs(0) <= \<const0>\;
  dl3_rxlpdtesc <= \<const0>\;
  dl3_rxskewcalhs <= \<const0>\;
  dl3_rxsynchs <= \<const0>\;
  dl3_rxtriggeresc(3) <= \<const0>\;
  dl3_rxtriggeresc(2) <= \<const0>\;
  dl3_rxtriggeresc(1) <= \<const0>\;
  dl3_rxtriggeresc(0) <= \<const0>\;
  dl3_rxulpsesc <= \<const0>\;
  dl3_rxvalidesc <= \<const0>\;
  dl3_rxvalidhs <= \<const0>\;
  dl3_stopstate <= \<const0>\;
  dl3_ulpsactivenot <= \<const0>\;
  dl4_errcontrol <= \<const0>\;
  dl4_erresc <= \<const0>\;
  dl4_errsoths <= \<const0>\;
  dl4_errsotsynchs <= \<const0>\;
  dl4_errsyncesc <= \<const0>\;
  dl4_rxactivehs <= \<const0>\;
  dl4_rxclkesc <= \<const0>\;
  dl4_rxdataesc(7) <= \<const0>\;
  dl4_rxdataesc(6) <= \<const0>\;
  dl4_rxdataesc(5) <= \<const0>\;
  dl4_rxdataesc(4) <= \<const0>\;
  dl4_rxdataesc(3) <= \<const0>\;
  dl4_rxdataesc(2) <= \<const0>\;
  dl4_rxdataesc(1) <= \<const0>\;
  dl4_rxdataesc(0) <= \<const0>\;
  dl4_rxdatahs(7) <= \<const0>\;
  dl4_rxdatahs(6) <= \<const0>\;
  dl4_rxdatahs(5) <= \<const0>\;
  dl4_rxdatahs(4) <= \<const0>\;
  dl4_rxdatahs(3) <= \<const0>\;
  dl4_rxdatahs(2) <= \<const0>\;
  dl4_rxdatahs(1) <= \<const0>\;
  dl4_rxdatahs(0) <= \<const0>\;
  dl4_rxlpdtesc <= \<const0>\;
  dl4_rxskewcalhs <= \<const0>\;
  dl4_rxsynchs <= \<const0>\;
  dl4_rxtriggeresc(3) <= \<const0>\;
  dl4_rxtriggeresc(2) <= \<const0>\;
  dl4_rxtriggeresc(1) <= \<const0>\;
  dl4_rxtriggeresc(0) <= \<const0>\;
  dl4_rxulpsesc <= \<const0>\;
  dl4_rxvalidesc <= \<const0>\;
  dl4_rxvalidhs <= \<const0>\;
  dl4_stopstate <= \<const0>\;
  dl4_ulpsactivenot <= \<const0>\;
  dl5_errcontrol <= \<const0>\;
  dl5_erresc <= \<const0>\;
  dl5_errsoths <= \<const0>\;
  dl5_errsotsynchs <= \<const0>\;
  dl5_errsyncesc <= \<const0>\;
  dl5_rxactivehs <= \<const0>\;
  dl5_rxclkesc <= \<const0>\;
  dl5_rxdataesc(7) <= \<const0>\;
  dl5_rxdataesc(6) <= \<const0>\;
  dl5_rxdataesc(5) <= \<const0>\;
  dl5_rxdataesc(4) <= \<const0>\;
  dl5_rxdataesc(3) <= \<const0>\;
  dl5_rxdataesc(2) <= \<const0>\;
  dl5_rxdataesc(1) <= \<const0>\;
  dl5_rxdataesc(0) <= \<const0>\;
  dl5_rxdatahs(7) <= \<const0>\;
  dl5_rxdatahs(6) <= \<const0>\;
  dl5_rxdatahs(5) <= \<const0>\;
  dl5_rxdatahs(4) <= \<const0>\;
  dl5_rxdatahs(3) <= \<const0>\;
  dl5_rxdatahs(2) <= \<const0>\;
  dl5_rxdatahs(1) <= \<const0>\;
  dl5_rxdatahs(0) <= \<const0>\;
  dl5_rxlpdtesc <= \<const0>\;
  dl5_rxskewcalhs <= \<const0>\;
  dl5_rxsynchs <= \<const0>\;
  dl5_rxtriggeresc(3) <= \<const0>\;
  dl5_rxtriggeresc(2) <= \<const0>\;
  dl5_rxtriggeresc(1) <= \<const0>\;
  dl5_rxtriggeresc(0) <= \<const0>\;
  dl5_rxulpsesc <= \<const0>\;
  dl5_rxvalidesc <= \<const0>\;
  dl5_rxvalidhs <= \<const0>\;
  dl5_stopstate <= \<const0>\;
  dl5_ulpsactivenot <= \<const0>\;
  dl6_errcontrol <= \<const0>\;
  dl6_erresc <= \<const0>\;
  dl6_errsoths <= \<const0>\;
  dl6_errsotsynchs <= \<const0>\;
  dl6_errsyncesc <= \<const0>\;
  dl6_rxactivehs <= \<const0>\;
  dl6_rxclkesc <= \<const0>\;
  dl6_rxdataesc(7) <= \<const0>\;
  dl6_rxdataesc(6) <= \<const0>\;
  dl6_rxdataesc(5) <= \<const0>\;
  dl6_rxdataesc(4) <= \<const0>\;
  dl6_rxdataesc(3) <= \<const0>\;
  dl6_rxdataesc(2) <= \<const0>\;
  dl6_rxdataesc(1) <= \<const0>\;
  dl6_rxdataesc(0) <= \<const0>\;
  dl6_rxdatahs(7) <= \<const0>\;
  dl6_rxdatahs(6) <= \<const0>\;
  dl6_rxdatahs(5) <= \<const0>\;
  dl6_rxdatahs(4) <= \<const0>\;
  dl6_rxdatahs(3) <= \<const0>\;
  dl6_rxdatahs(2) <= \<const0>\;
  dl6_rxdatahs(1) <= \<const0>\;
  dl6_rxdatahs(0) <= \<const0>\;
  dl6_rxlpdtesc <= \<const0>\;
  dl6_rxskewcalhs <= \<const0>\;
  dl6_rxsynchs <= \<const0>\;
  dl6_rxtriggeresc(3) <= \<const0>\;
  dl6_rxtriggeresc(2) <= \<const0>\;
  dl6_rxtriggeresc(1) <= \<const0>\;
  dl6_rxtriggeresc(0) <= \<const0>\;
  dl6_rxulpsesc <= \<const0>\;
  dl6_rxvalidesc <= \<const0>\;
  dl6_rxvalidhs <= \<const0>\;
  dl6_stopstate <= \<const0>\;
  dl6_ulpsactivenot <= \<const0>\;
  dl7_errcontrol <= \<const0>\;
  dl7_erresc <= \<const0>\;
  dl7_errsoths <= \<const0>\;
  dl7_errsotsynchs <= \<const0>\;
  dl7_errsyncesc <= \<const0>\;
  dl7_rxactivehs <= \<const0>\;
  dl7_rxclkesc <= \<const0>\;
  dl7_rxdataesc(7) <= \<const0>\;
  dl7_rxdataesc(6) <= \<const0>\;
  dl7_rxdataesc(5) <= \<const0>\;
  dl7_rxdataesc(4) <= \<const0>\;
  dl7_rxdataesc(3) <= \<const0>\;
  dl7_rxdataesc(2) <= \<const0>\;
  dl7_rxdataesc(1) <= \<const0>\;
  dl7_rxdataesc(0) <= \<const0>\;
  dl7_rxdatahs(7) <= \<const0>\;
  dl7_rxdatahs(6) <= \<const0>\;
  dl7_rxdatahs(5) <= \<const0>\;
  dl7_rxdatahs(4) <= \<const0>\;
  dl7_rxdatahs(3) <= \<const0>\;
  dl7_rxdatahs(2) <= \<const0>\;
  dl7_rxdatahs(1) <= \<const0>\;
  dl7_rxdatahs(0) <= \<const0>\;
  dl7_rxlpdtesc <= \<const0>\;
  dl7_rxskewcalhs <= \<const0>\;
  dl7_rxsynchs <= \<const0>\;
  dl7_rxtriggeresc(3) <= \<const0>\;
  dl7_rxtriggeresc(2) <= \<const0>\;
  dl7_rxtriggeresc(1) <= \<const0>\;
  dl7_rxtriggeresc(0) <= \<const0>\;
  dl7_rxulpsesc <= \<const0>\;
  dl7_rxvalidesc <= \<const0>\;
  dl7_rxvalidhs <= \<const0>\;
  dl7_stopstate <= \<const0>\;
  dl7_ulpsactivenot <= \<const0>\;
  dphy_en_out <= \^dphy_en_out\;
  dphy_srst_out <= \^dphy_srst_out\;
  idelay_load <= \<const0>\;
  idelay_tap_value(8) <= \<const0>\;
  idelay_tap_value(7) <= \<const0>\;
  idelay_tap_value(6) <= \<const0>\;
  idelay_tap_value(5) <= \<const0>\;
  idelay_tap_value(4) <= \<const0>\;
  idelay_tap_value(3) <= \<const0>\;
  idelay_tap_value(2) <= \<const0>\;
  idelay_tap_value(1) <= \<const0>\;
  idelay_tap_value(0) <= \<const0>\;
  init_done <= \^init_done\;
  phy_rst <= \<const0>\;
  reg_cal_start <= \<const0>\;
  riu_addr_l0(5) <= \<const0>\;
  riu_addr_l0(4) <= \<const0>\;
  riu_addr_l0(3) <= \<const0>\;
  riu_addr_l0(2) <= \<const0>\;
  riu_addr_l0(1) <= \<const0>\;
  riu_addr_l0(0) <= \<const0>\;
  riu_addr_l1(5) <= \<const0>\;
  riu_addr_l1(4) <= \<const0>\;
  riu_addr_l1(3) <= \<const0>\;
  riu_addr_l1(2) <= \<const0>\;
  riu_addr_l1(1) <= \<const0>\;
  riu_addr_l1(0) <= \<const0>\;
  riu_addr_l2(5) <= \<const0>\;
  riu_addr_l2(4) <= \<const0>\;
  riu_addr_l2(3) <= \<const0>\;
  riu_addr_l2(2) <= \<const0>\;
  riu_addr_l2(1) <= \<const0>\;
  riu_addr_l2(0) <= \<const0>\;
  riu_addr_l3(5) <= \<const0>\;
  riu_addr_l3(4) <= \<const0>\;
  riu_addr_l3(3) <= \<const0>\;
  riu_addr_l3(2) <= \<const0>\;
  riu_addr_l3(1) <= \<const0>\;
  riu_addr_l3(0) <= \<const0>\;
  riu_nibble_sel_l0 <= \<const0>\;
  riu_nibble_sel_l1 <= \<const0>\;
  riu_nibble_sel_l2 <= \<const0>\;
  riu_nibble_sel_l3 <= \<const0>\;
  riu_wr_data_l0(15) <= \<const0>\;
  riu_wr_data_l0(14) <= \<const0>\;
  riu_wr_data_l0(13) <= \<const0>\;
  riu_wr_data_l0(12) <= \<const0>\;
  riu_wr_data_l0(11) <= \<const0>\;
  riu_wr_data_l0(10) <= \<const0>\;
  riu_wr_data_l0(9) <= \<const0>\;
  riu_wr_data_l0(8) <= \<const0>\;
  riu_wr_data_l0(7) <= \<const0>\;
  riu_wr_data_l0(6) <= \<const0>\;
  riu_wr_data_l0(5) <= \<const0>\;
  riu_wr_data_l0(4) <= \<const0>\;
  riu_wr_data_l0(3) <= \<const0>\;
  riu_wr_data_l0(2) <= \<const0>\;
  riu_wr_data_l0(1) <= \<const0>\;
  riu_wr_data_l0(0) <= \<const0>\;
  riu_wr_data_l1(15) <= \<const0>\;
  riu_wr_data_l1(14) <= \<const0>\;
  riu_wr_data_l1(13) <= \<const0>\;
  riu_wr_data_l1(12) <= \<const0>\;
  riu_wr_data_l1(11) <= \<const0>\;
  riu_wr_data_l1(10) <= \<const0>\;
  riu_wr_data_l1(9) <= \<const0>\;
  riu_wr_data_l1(8) <= \<const0>\;
  riu_wr_data_l1(7) <= \<const0>\;
  riu_wr_data_l1(6) <= \<const0>\;
  riu_wr_data_l1(5) <= \<const0>\;
  riu_wr_data_l1(4) <= \<const0>\;
  riu_wr_data_l1(3) <= \<const0>\;
  riu_wr_data_l1(2) <= \<const0>\;
  riu_wr_data_l1(1) <= \<const0>\;
  riu_wr_data_l1(0) <= \<const0>\;
  riu_wr_data_l2(15) <= \<const0>\;
  riu_wr_data_l2(14) <= \<const0>\;
  riu_wr_data_l2(13) <= \<const0>\;
  riu_wr_data_l2(12) <= \<const0>\;
  riu_wr_data_l2(11) <= \<const0>\;
  riu_wr_data_l2(10) <= \<const0>\;
  riu_wr_data_l2(9) <= \<const0>\;
  riu_wr_data_l2(8) <= \<const0>\;
  riu_wr_data_l2(7) <= \<const0>\;
  riu_wr_data_l2(6) <= \<const0>\;
  riu_wr_data_l2(5) <= \<const0>\;
  riu_wr_data_l2(4) <= \<const0>\;
  riu_wr_data_l2(3) <= \<const0>\;
  riu_wr_data_l2(2) <= \<const0>\;
  riu_wr_data_l2(1) <= \<const0>\;
  riu_wr_data_l2(0) <= \<const0>\;
  riu_wr_data_l3(15) <= \<const0>\;
  riu_wr_data_l3(14) <= \<const0>\;
  riu_wr_data_l3(13) <= \<const0>\;
  riu_wr_data_l3(12) <= \<const0>\;
  riu_wr_data_l3(11) <= \<const0>\;
  riu_wr_data_l3(10) <= \<const0>\;
  riu_wr_data_l3(9) <= \<const0>\;
  riu_wr_data_l3(8) <= \<const0>\;
  riu_wr_data_l3(7) <= \<const0>\;
  riu_wr_data_l3(6) <= \<const0>\;
  riu_wr_data_l3(5) <= \<const0>\;
  riu_wr_data_l3(4) <= \<const0>\;
  riu_wr_data_l3(3) <= \<const0>\;
  riu_wr_data_l3(2) <= \<const0>\;
  riu_wr_data_l3(1) <= \<const0>\;
  riu_wr_data_l3(0) <= \<const0>\;
  riu_wr_en_l0 <= \<const0>\;
  riu_wr_en_l1 <= \<const0>\;
  riu_wr_en_l2 <= \<const0>\;
  riu_wr_en_l3 <= \<const0>\;
  rx_cl_disable_ibuf <= \<const0>\;
  rx_cl_en_hs_lpn <= \<const0>\;
  rx_cl_fifo_rd_clk <= \<const0>\;
  rx_cl_fifo_rd_en <= \<const0>\;
  rx_dl0_disable_ibuf <= \<const0>\;
  rx_dl0_en_hs_lpn <= \<const0>\;
  rx_dl0_fifo_rd_clk <= \<const0>\;
  rx_dl0_fifo_rd_en <= \<const0>\;
  rx_dl1_disable_ibuf <= \<const0>\;
  rx_dl1_en_hs_lpn <= \<const0>\;
  rx_dl1_fifo_rd_clk <= \<const0>\;
  rx_dl1_fifo_rd_en <= \<const0>\;
  rx_dl2_disable_ibuf <= \<const0>\;
  rx_dl2_en_hs_lpn <= \<const0>\;
  rx_dl2_fifo_rd_clk <= \<const0>\;
  rx_dl2_fifo_rd_en <= \<const0>\;
  rx_dl3_disable_ibuf <= \<const0>\;
  rx_dl3_en_hs_lpn <= \<const0>\;
  rx_dl3_fifo_rd_clk <= \<const0>\;
  rx_dl3_fifo_rd_en <= \<const0>\;
  rx_dl4_disable_ibuf <= \<const0>\;
  rx_dl4_en_hs_lpn <= \<const0>\;
  rx_dl4_fifo_rd_clk <= \<const0>\;
  rx_dl4_fifo_rd_en <= \<const0>\;
  rx_dl5_disable_ibuf <= \<const0>\;
  rx_dl5_en_hs_lpn <= \<const0>\;
  rx_dl5_fifo_rd_clk <= \<const0>\;
  rx_dl5_fifo_rd_en <= \<const0>\;
  rx_dl6_disable_ibuf <= \<const0>\;
  rx_dl6_en_hs_lpn <= \<const0>\;
  rx_dl6_fifo_rd_clk <= \<const0>\;
  rx_dl6_fifo_rd_en <= \<const0>\;
  rx_dl7_disable_ibuf <= \<const0>\;
  rx_dl7_en_hs_lpn <= \<const0>\;
  rx_dl7_fifo_rd_clk <= \<const0>\;
  rx_dl7_fifo_rd_en <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  sys_rst_byteclk_out <= \<const0>\;
  tap_comp_res(7) <= \<const0>\;
  tap_comp_res(6) <= \<const0>\;
  tap_comp_res(5) <= \<const0>\;
  tap_comp_res(4) <= \<const0>\;
  tap_comp_res(3) <= \<const0>\;
  tap_comp_res(2) <= \<const0>\;
  tap_comp_res(1) <= \<const0>\;
  tap_comp_res(0) <= \<const0>\;
  tap_val_dyn_out(63) <= \<const0>\;
  tap_val_dyn_out(62) <= \<const0>\;
  tap_val_dyn_out(61) <= \<const0>\;
  tap_val_dyn_out(60) <= \<const0>\;
  tap_val_dyn_out(59) <= \<const0>\;
  tap_val_dyn_out(58) <= \<const0>\;
  tap_val_dyn_out(57) <= \<const0>\;
  tap_val_dyn_out(56) <= \<const0>\;
  tap_val_dyn_out(55) <= \<const0>\;
  tap_val_dyn_out(54) <= \<const0>\;
  tap_val_dyn_out(53) <= \<const0>\;
  tap_val_dyn_out(52) <= \<const0>\;
  tap_val_dyn_out(51) <= \<const0>\;
  tap_val_dyn_out(50) <= \<const0>\;
  tap_val_dyn_out(49) <= \<const0>\;
  tap_val_dyn_out(48) <= \<const0>\;
  tap_val_dyn_out(47) <= \<const0>\;
  tap_val_dyn_out(46) <= \<const0>\;
  tap_val_dyn_out(45) <= \<const0>\;
  tap_val_dyn_out(44) <= \<const0>\;
  tap_val_dyn_out(43) <= \<const0>\;
  tap_val_dyn_out(42) <= \<const0>\;
  tap_val_dyn_out(41) <= \<const0>\;
  tap_val_dyn_out(40) <= \<const0>\;
  tap_val_dyn_out(39) <= \<const0>\;
  tap_val_dyn_out(38) <= \<const0>\;
  tap_val_dyn_out(37) <= \<const0>\;
  tap_val_dyn_out(36) <= \<const0>\;
  tap_val_dyn_out(35) <= \<const0>\;
  tap_val_dyn_out(34) <= \<const0>\;
  tap_val_dyn_out(33) <= \<const0>\;
  tap_val_dyn_out(32) <= \<const0>\;
  tap_val_dyn_out(31) <= \<const0>\;
  tap_val_dyn_out(30) <= \<const0>\;
  tap_val_dyn_out(29) <= \<const0>\;
  tap_val_dyn_out(28) <= \<const0>\;
  tap_val_dyn_out(27) <= \<const0>\;
  tap_val_dyn_out(26) <= \<const0>\;
  tap_val_dyn_out(25) <= \<const0>\;
  tap_val_dyn_out(24) <= \<const0>\;
  tap_val_dyn_out(23) <= \<const0>\;
  tap_val_dyn_out(22) <= \<const0>\;
  tap_val_dyn_out(21) <= \<const0>\;
  tap_val_dyn_out(20) <= \<const0>\;
  tap_val_dyn_out(19) <= \<const0>\;
  tap_val_dyn_out(18) <= \<const0>\;
  tap_val_dyn_out(17) <= \<const0>\;
  tap_val_dyn_out(16) <= \<const0>\;
  tap_val_dyn_out(15) <= \<const0>\;
  tap_val_dyn_out(14) <= \<const0>\;
  tap_val_dyn_out(13) <= \<const0>\;
  tap_val_dyn_out(12) <= \<const0>\;
  tap_val_dyn_out(11) <= \<const0>\;
  tap_val_dyn_out(10) <= \<const0>\;
  tap_val_dyn_out(9) <= \<const0>\;
  tap_val_dyn_out(8) <= \<const0>\;
  tap_val_dyn_out(7) <= \<const0>\;
  tap_val_dyn_out(6) <= \<const0>\;
  tap_val_dyn_out(5) <= \<const0>\;
  tap_val_dyn_out(4) <= \<const0>\;
  tap_val_dyn_out(3) <= \<const0>\;
  tap_val_dyn_out(2) <= \<const0>\;
  tap_val_dyn_out(1) <= \<const0>\;
  tap_val_dyn_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cl_enable_sync_fab_top_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0\
     port map (
      cl_enable => cl_enable,
      core_clk => core_clk
    );
clk_active_r_reg: unisim.vcomponents.FDCE
     port map (
      C => rx_div4_clk,
      CE => '1',
      CLR => \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i_n_0\,
      D => '1',
      Q => clk_active_r
    );
clk_active_r_sync: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_1\
     port map (
      clk_active_r => clk_active_r,
      core_clk => core_clk
    );
\en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__parameterized0_2\
     port map (
      fifo_rd_reset => \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i_n_0\,
      rx_div4_clk => rx_div4_clk,
      system_rst_byteclk => system_rst_byteclk_w
    );
\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_dphy_reg
     port map (
      D(8 downto 0) => hs_settle_reg_w(8 downto 0),
      axi_bvalid_reg_0 => s_axi_bvalid,
      axi_rvalid => s_axi_rvalid,
      cl_errcontrol => cl_errcontrol,
      cl_mode(0) => \gen_rx_clk_lane.dphy_rx_clk_lane_n_5\,
      cl_status_reg(2) => cl_stop_state,
      cl_status_reg(1) => cl_ulps,
      cl_status_reg(0) => \gen_rx_clk_lane.dphy_rx_clk_lane_n_3\,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_reg(9) => dl_status_reg(13),
      dl_status_reg(8) => dl_status_reg(11),
      dl_status_reg(7 downto 4) => dl_status_reg(9 downto 6),
      dl_status_reg(3) => dl_status_reg(4),
      dl_status_reg(2 downto 0) => dl_status_reg(2 downto 0),
      \out\(1) => \^dphy_en_out\,
      \out\(0) => \^dphy_srst_out\,
      pkt_cnt(15 downto 0) => dl_pkt_cnt_0(15 downto 0),
      rx_div4_clk => rx_div4_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(6 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(6 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \s_level_out_bus_d1_cdc_to_reg[15]\(15 downto 0) => dl_pkt_cnt_16(15 downto 0),
      \s_level_out_bus_d3_reg[1]\ => \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_1\,
      \s_level_out_bus_d3_reg[21]\(13 downto 0) => init_value_w(21 downto 8),
      \s_level_out_bus_d3_reg[8]\(8 downto 0) => hs_settle_reg_ln1_w(8 downto 0),
      s_level_out_d1_cdc_to_reg => \^init_done\,
      system_rst => system_rst_w
    );
\gen_rx_clk_lane.dphy_rx_clk_lane\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_clk_lane
     port map (
      D(1) => \gen_rx_data_lane[0].rx_data_lane_inst_n_43\,
      D(0) => \gen_rx_data_lane[0].rx_data_lane_inst_n_44\,
      cl_enable => cl_enable,
      cl_errcontrol => cl_errcontrol,
      cl_mode(0) => \gen_rx_clk_lane.dphy_rx_clk_lane_n_5\,
      \cl_rx_state_reg[0]_0\(0) => \^dphy_en_out\,
      \cl_rx_state_reg[3]_0\ => \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst_n_1\,
      cl_rxclkactivehs_reg_0 => \^cl_rxclkactivehs\,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_status_reg(2) => cl_stop_state,
      cl_status_reg(1) => cl_ulps,
      cl_status_reg(0) => \gen_rx_clk_lane.dphy_rx_clk_lane_n_3\,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_forcerxmode_t0 => dl_forcerxmode_t0,
      dl_status_reg_bit_0_reg => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync\,
      dl_status_reg_bit_0_reg_0 => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_0\,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg_0\ => \^init_done\,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg_1\ => \gen_rx_clk_lane.dphy_rx_clk_lane_n_11\,
      \en_cl_init_to_blk.cl_init_done_coreclk_reg_2\ => \gen_rx_clk_lane.dphy_rx_clk_lane_n_12\,
      \en_init_to_reg.init_to_r_2_reg[13]_0\(13 downto 0) => init_value_w(21 downto 8),
      \out\ => cl_init_done_div4clk_i,
      rx_cl_lp_dn => rx_cl_lp_dn,
      rx_cl_lp_dp => rx_cl_lp_dp,
      system_rst => system_rst_w
    );
\gen_rx_data_lane[0].rx_data_lane_inst\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane
     port map (
      D(8 downto 0) => hs_settle_reg_w(8 downto 0),
      \FSM_sequential_dl_rx_state_reg[1]\ => u_rx_support_rst_logic_n_0,
      Q(1 downto 0) => lp_st_out(3 downto 2),
      SR(0) => \two_lane_hs_rx_timeout.hs_wait_count\(0),
      align_done_reg => dl0_rxactivehs,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl_forcerxmode_out => dl_forcerxmode_out_i(1),
      dl_forcerxmode_t0 => dl_forcerxmode_t0,
      dl_rxlpdtesc_reg => dl0_rxlpdtesc,
      dl_rxulpsesc_reg => dl0_rxulpsesc,
      dl_status_reg(4) => dl_status_reg(6),
      dl_status_reg(3) => dl_status_reg(4),
      dl_status_reg(2 downto 0) => dl_status_reg(2 downto 0),
      dl_status_reg_bit_0_reg => \gen_rx_clk_lane.dphy_rx_clk_lane_n_11\,
      dl_status_reg_bit_4_reg => \^cl_rxclkactivehs\,
      fifo_rd_reset => \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i_n_0\,
      hs_dvalid_reg => dl0_rxvalidhs,
      \lp_st_out_reg[1]\(1) => \gen_rx_data_lane[0].rx_data_lane_inst_n_43\,
      \lp_st_out_reg[1]\(0) => \gen_rx_data_lane[0].rx_data_lane_inst_n_44\,
      \lpdt_data_r_reg[0]\ => \^init_done\,
      \out\ => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync\,
      pkt_cnt(15 downto 0) => dl_pkt_cnt_0(15 downto 0),
      prmry_in => maxfrm_wait_done,
      rx_div4_clk => rx_div4_clk,
      rx_dl0_hs_dp(7 downto 0) => rx_dl0_hs_dp(7 downto 0),
      rx_dl0_lp_dn => rx_dl0_lp_dn,
      rx_dl0_lp_dp => rx_dl0_lp_dp,
      s_level_out_d3_reg => \gen_rx_data_lane[0].rx_data_lane_inst_n_21\,
      stopstate0 => stopstate0,
      system_rst => system_rst_w,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ => init_done_div4clk_sync,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\
    );
\gen_rx_data_lane[1].rx_data_lane_inst\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_data_lane_3
     port map (
      D(8 downto 0) => hs_settle_reg_ln1_w(8 downto 0),
      \FSM_sequential_dl_rx_state_reg[1]\ => u_rx_support_rst_logic_n_2,
      Q(1 downto 0) => lp_st_out(3 downto 2),
      align_done_reg => dl1_rxactivehs,
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl_rxlpdtesc_reg => dl1_rxlpdtesc,
      dl_rxulpsesc_reg => dl1_rxulpsesc,
      dl_status_reg(4) => dl_status_reg(13),
      dl_status_reg(3) => dl_status_reg(11),
      dl_status_reg(2 downto 0) => dl_status_reg(9 downto 7),
      dl_status_reg_bit_0_reg => \gen_rx_clk_lane.dphy_rx_clk_lane_n_12\,
      dl_status_reg_bit_4_reg => \^cl_rxclkactivehs\,
      fifo_rd_reset => \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i_n_0\,
      \lpdt_data_r_reg[0]\ => \^init_done\,
      \out\ => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_0\,
      pkt_cnt(15 downto 0) => dl_pkt_cnt_16(15 downto 0),
      rx_div4_clk => rx_div4_clk,
      rx_dl1_hs_dp(7 downto 0) => rx_dl1_hs_dp(7 downto 0),
      rx_dl1_lp_dn => rx_dl1_lp_dn,
      rx_dl1_lp_dp => rx_dl1_lp_dp,
      s_level_out_d2_reg => dl_forcerxmode_out_i(1),
      stopstate0 => stopstate0,
      system_rst => system_rst_w
    );
init_done_div4clk_sync_i: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__parameterized9\
     port map (
      \out\ => cl_init_done_div4clk_i,
      rx_div4_clk => rx_div4_clk,
      s_level_out_d3_reg_0 => init_done_div4clk_sync
    );
maxfrm_wait_done_sync_i: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell
     port map (
      prmry_ack => NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => maxfrm_wait_done,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED,
      scndry_rst_n => maxfrm_wait_done_sync_i_i_1_n_0,
      scndry_vect_out(1 downto 0) => NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
maxfrm_wait_done_sync_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_rst,
      O => maxfrm_wait_done_sync_i_i_1_n_0
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\,
      I4 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      I5 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      I4 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_7_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(0),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(10),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(11),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\,
      CO(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0\,
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_1\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_2\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(11 downto 8),
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(12),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(15),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_lane_hs_rx_timeout.hs_wait_count_reg[11]_i_1_n_0\,
      CO(3) => \NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(15 downto 12),
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(1),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(2),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(3),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0\,
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_1\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_2\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      O(3 downto 0) => p_2_in(3 downto 0),
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count[3]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(5),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(6),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(7),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \two_lane_hs_rx_timeout.hs_wait_count_reg[3]_i_1_n_0\,
      CO(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\,
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(7 downto 4),
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.maxfrm_wait_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \gen_rx_data_lane[0].rx_data_lane_inst_n_21\,
      Q => maxfrm_wait_done,
      R => '0'
    );
u_rx_support_rst_logic: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_support_rst_logic
     port map (
      \FSM_sequential_dl_rx_state[0]_i_9__0\ => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_0\,
      \FSM_sequential_rst_blk_state_reg[2]_0\(1) => \^dphy_en_out\,
      \FSM_sequential_rst_blk_state_reg[2]_0\(0) => \^dphy_srst_out\,
      core_clk => core_clk,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg\ => \^init_done\,
      \out\ => \gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync\,
      stopstate0 => stopstate0,
      system_rst => system_rst_w,
      system_rst_byteclk => system_rst_byteclk_w,
      system_rst_in => system_rst_in,
      system_rst_reg_0 => u_rx_support_rst_logic_n_0,
      system_rst_reg_1 => u_rx_support_rst_logic_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_support is
  port (
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    dlyctrl_rdy_out : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    data_lp_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_lp_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl0_forcerxmode : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    clk_lp_rxp : in STD_LOGIC;
    clk_lp_rxn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC
  );
end design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_support;

architecture STRUCTURE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_support is
  signal cl_enable_sync : STD_LOGIC;
  signal core_rst_coreclk_sync : STD_LOGIC;
  signal data_in_to_device_w : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dphy_en_w : STD_LOGIC;
  signal dphy_srst_w : STD_LOGIC;
  signal \^rxbyteclkhs\ : STD_LOGIC;
  signal \^system_rst_out\ : STD_LOGIC;
  signal \NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.design_1_mipi_dphy_0_1_rx_phy_i_pass_in_rst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_bit_slc_rst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_core_ref_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_slave_rx.u_rx_rst_logic_7series_system_rst_byteclk_UNCONNECTED\ : STD_LOGIC;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.cl_enable_sync_support_i\ : label is "yes";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \slave_rx.cl_enable_sync_support_i\ : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \slave_rx.cl_enable_sync_support_i\ : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \slave_rx.cl_enable_sync_support_i\ : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \slave_rx.cl_enable_sync_support_i\ : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \slave_rx.cl_enable_sync_support_i\ : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \slave_rx.cl_enable_sync_support_i\ : label is "8'b00000010";
  attribute C_DDR_CLK_PERIOD : string;
  attribute C_DDR_CLK_PERIOD of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "2.155000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is 2;
  attribute C_EN_CLK300M : string;
  attribute C_EN_CLK300M of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "FALSE";
  attribute C_IDLY_GRP_NAME : string;
  attribute C_IDLY_GRP_NAME of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "mipi_dphy_idly_group";
  attribute C_LINE_RATE : string;
  attribute C_LINE_RATE of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "16'b0000100100101000";
  attribute C_SHARE_IDLYCTRL : string;
  attribute C_SHARE_IDLYCTRL of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "true";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is 3;
  attribute REF_FREQ : string;
  attribute REF_FREQ of \slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\ : label is "200.000000";
  attribute BYTE_UI : integer;
  attribute BYTE_UI of \slave_rx.dphy_rx_fab_top\ : label is 8;
  attribute CL_ACTIVE_BYTE_UI : integer;
  attribute CL_ACTIVE_BYTE_UI of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of \slave_rx.dphy_rx_fab_top\ : label is "VAR_LOAD";
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 40;
  attribute C_CLK_SETTLE_VAL : integer;
  attribute C_CLK_SETTLE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 95;
  attribute C_CLK_TERMEN_VAL : integer;
  attribute C_CLK_TERMEN_VAL of \slave_rx.dphy_rx_fab_top\ : label is 38;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of \slave_rx.dphy_rx_fab_top\ : label is 205;
  attribute C_COMP_CYCLES : integer;
  attribute C_COMP_CYCLES of \slave_rx.dphy_rx_fab_top\ : label is 5;
  attribute C_DPHY_LANES of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of \slave_rx.dphy_rx_fab_top\ : label is "SLAVE";
  attribute C_D_TERMEN_VAL : integer;
  attribute C_D_TERMEN_VAL of \slave_rx.dphy_rx_fab_top\ : label is 35;
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_EN_ULPS_WAKEUP_CNT : string;
  attribute C_EN_ULPS_WAKEUP_CNT of \slave_rx.dphy_rx_fab_top\ : label is "FALSE";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of \slave_rx.dphy_rx_fab_top\ : label is 25600;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of \slave_rx.dphy_rx_fab_top\ : label is 928;
  attribute C_HS_RX_TIMEOUT : integer;
  attribute C_HS_RX_TIMEOUT of \slave_rx.dphy_rx_fab_top\ : label is 65541;
  attribute C_HS_SETTLE_VAL : integer;
  attribute C_HS_SETTLE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 145;
  attribute C_HS_SKIP_VAL : integer;
  attribute C_HS_SKIP_VAL of \slave_rx.dphy_rx_fab_top\ : label is 40;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute C_INIT : integer;
  attribute C_INIT of \slave_rx.dphy_rx_fab_top\ : label is 100000;
  attribute C_IO_ADDR : string;
  attribute C_IO_ADDR of \slave_rx.dphy_rx_fab_top\ : label is "8'b00010100";
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of \slave_rx.dphy_rx_fab_top\ : label is "TRUE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of \slave_rx.dphy_rx_fab_top\ : label is 50;
  attribute C_NO_INCR_TAPS : integer;
  attribute C_NO_INCR_TAPS of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of \slave_rx.dphy_rx_fab_top\ : label is "false";
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of \slave_rx.dphy_rx_fab_top\ : label is "5.000000";
  attribute C_UI_IN_TAPS : integer;
  attribute C_UI_IN_TAPS of \slave_rx.dphy_rx_fab_top\ : label is 64;
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of \slave_rx.dphy_rx_fab_top\ : label is 1000000;
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of \slave_rx.dphy_rx_fab_top\ : label is "None";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.dphy_rx_fab_top\ : label is "yes";
  attribute INIT_TIMEOUT_L : integer;
  attribute INIT_TIMEOUT_L of \slave_rx.dphy_rx_fab_top\ : label is 19998;
  attribute LPX_PERIOD_MIN : integer;
  attribute LPX_PERIOD_MIN of \slave_rx.dphy_rx_fab_top\ : label is 25;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute MTBF_SYNC_STAGES of \slave_rx.dphy_rx_fab_top\ : label is 3;
  attribute RESET_PULSE_EXTN : string;
  attribute RESET_PULSE_EXTN of \slave_rx.dphy_rx_fab_top\ : label is "4'b0001";
  attribute SETTLE_TIMEOUT_L : integer;
  attribute SETTLE_TIMEOUT_L of \slave_rx.dphy_rx_fab_top\ : label is 24;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute UI10_VAL : integer;
  attribute UI10_VAL of \slave_rx.dphy_rx_fab_top\ : label is 10;
  attribute UI_VAL : integer;
  attribute UI_VAL of \slave_rx.dphy_rx_fab_top\ : label is 1077;
  attribute c_init_val : string;
  attribute c_init_val of \slave_rx.u_core_rst_coreclk_sync_rx_i\ : label is "1'b1";
  attribute c_mtbf_stages_string : string;
  attribute c_mtbf_stages_string of \slave_rx.u_core_rst_coreclk_sync_rx_i\ : label is "5'b00010";
  attribute DPHY_PRESET of \slave_rx.u_rx_rst_logic_7series\ : label is "None";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.u_rx_rst_logic_7series\ : label is "yes";
  attribute MTBF_SYNC_STAGES of \slave_rx.u_rx_rst_logic_7series\ : label is 3;
  attribute RESET_FSM_DONE : string;
  attribute RESET_FSM_DONE of \slave_rx.u_rx_rst_logic_7series\ : label is "2'b10";
  attribute RST_BEGIN : string;
  attribute RST_BEGIN of \slave_rx.u_rx_rst_logic_7series\ : label is "2'b00";
  attribute STABLE_CLK_PERIOD : string;
  attribute STABLE_CLK_PERIOD of \slave_rx.u_rx_rst_logic_7series\ : label is "5.000000";
  attribute WAIT_FOR_ENABLE : string;
  attribute WAIT_FOR_ENABLE of \slave_rx.u_rx_rst_logic_7series\ : label is "2'b01";
begin
  rxbyteclkhs <= \^rxbyteclkhs\;
  system_rst_out <= \^system_rst_out\;
\slave_rx.cl_enable_sync_support_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_sync_cell__1\
     port map (
      prmry_ack => \NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED\,
      prmry_aclk => '0',
      prmry_in => cl_enable,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => cl_enable_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => \NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED\(1 downto 0)
    );
\slave_rx.design_1_mipi_dphy_0_1_rx_phy_i\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_phy_7series
     port map (
      clk_hs_rxn => clk_hs_rxn,
      clk_hs_rxp => clk_hs_rxp,
      clk_reset => '0',
      data_hs_rxn(1 downto 0) => data_hs_rxn(1 downto 0),
      data_hs_rxp(1 downto 0) => data_hs_rxp(1 downto 0),
      data_in_to_device(15 downto 0) => data_in_to_device_w(15 downto 0),
      div4_clk_out => \^rxbyteclkhs\,
      dlyctrl_rdy => dlyctrl_rdy_out,
      dlyctrl_rdy_in => '0',
      idelay_ctrl_clk_in => core_clk,
      io_reset => '0',
      pass_in_rst => \NLW_slave_rx.design_1_mipi_dphy_0_1_rx_phy_i_pass_in_rst_UNCONNECTED\,
      rx_clk_active => '0',
      system_reset => \^system_rst_out\,
      system_rst_byteclk => '0',
      tap_val_pass_in(7 downto 0) => B"00000000"
    );
\slave_rx.dphy_rx_fab_top\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_fab_top
     port map (
      bit_slc_rst => \NLW_slave_rx.dphy_rx_fab_top_bit_slc_rst_UNCONNECTED\,
      cal_done => '0',
      cal_pass => '0',
      calib_status_l0 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED\,
      calib_status_l1 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED\,
      calib_status_l2 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED\,
      calib_status_l3 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED\,
      cl_enable => cl_enable_sync,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_200m => '0',
      core_clk => core_clk,
      core_ref_clk => \NLW_slave_rx.dphy_rx_fab_top_core_ref_clk_UNCONNECTED\,
      core_rst => core_rst_coreclk_sync,
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => dl0_rxlpdtesc,
      dl0_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED\,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxulpsesc => dl0_rxulpsesc,
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => dl1_rxlpdtesc,
      dl1_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED\,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxulpsesc => dl1_rxulpsesc,
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl2_enable => '0',
      dl2_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED\,
      dl2_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED\,
      dl2_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED\,
      dl2_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED\,
      dl2_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED\,
      dl2_forcerxmode => '0',
      dl2_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED\,
      dl2_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED\,
      dl2_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED\(7 downto 0),
      dl2_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED\(7 downto 0),
      dl2_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED\,
      dl2_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED\,
      dl2_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED\,
      dl2_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl2_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED\,
      dl2_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED\,
      dl2_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED\,
      dl2_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED\,
      dl2_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED\,
      dl3_enable => '0',
      dl3_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED\,
      dl3_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED\,
      dl3_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED\,
      dl3_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED\,
      dl3_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED\,
      dl3_forcerxmode => '0',
      dl3_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED\,
      dl3_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED\,
      dl3_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED\(7 downto 0),
      dl3_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED\(7 downto 0),
      dl3_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED\,
      dl3_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED\,
      dl3_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED\,
      dl3_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl3_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED\,
      dl3_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED\,
      dl3_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED\,
      dl3_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED\,
      dl3_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED\,
      dl4_enable => '0',
      dl4_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED\,
      dl4_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED\,
      dl4_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED\,
      dl4_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED\,
      dl4_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED\,
      dl4_forcerxmode => '0',
      dl4_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED\,
      dl4_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED\,
      dl4_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED\(7 downto 0),
      dl4_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED\(7 downto 0),
      dl4_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED\,
      dl4_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED\,
      dl4_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED\,
      dl4_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl4_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED\,
      dl4_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED\,
      dl4_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED\,
      dl4_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED\,
      dl4_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED\,
      dl5_enable => '0',
      dl5_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED\,
      dl5_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED\,
      dl5_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED\,
      dl5_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED\,
      dl5_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED\,
      dl5_forcerxmode => '0',
      dl5_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED\,
      dl5_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED\,
      dl5_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED\(7 downto 0),
      dl5_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED\(7 downto 0),
      dl5_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED\,
      dl5_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED\,
      dl5_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED\,
      dl5_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl5_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED\,
      dl5_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED\,
      dl5_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED\,
      dl5_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED\,
      dl5_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED\,
      dl6_enable => '0',
      dl6_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED\,
      dl6_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED\,
      dl6_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED\,
      dl6_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED\,
      dl6_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED\,
      dl6_forcerxmode => '0',
      dl6_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED\,
      dl6_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED\,
      dl6_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED\(7 downto 0),
      dl6_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED\(7 downto 0),
      dl6_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED\,
      dl6_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED\,
      dl6_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED\,
      dl6_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl6_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED\,
      dl6_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED\,
      dl6_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED\,
      dl6_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED\,
      dl6_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED\,
      dl7_enable => '0',
      dl7_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED\,
      dl7_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED\,
      dl7_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED\,
      dl7_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED\,
      dl7_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED\,
      dl7_forcerxmode => '0',
      dl7_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED\,
      dl7_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED\,
      dl7_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED\(7 downto 0),
      dl7_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED\(7 downto 0),
      dl7_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED\,
      dl7_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED\,
      dl7_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED\,
      dl7_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl7_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED\,
      dl7_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED\,
      dl7_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED\,
      dl7_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED\,
      dl7_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED\,
      dly_ctrl_rdy => '0',
      dphy_en_out => dphy_en_w,
      dphy_srst_out => dphy_srst_w,
      idelay_load => \NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED\,
      idelay_ready => '0',
      idelay_tap_value(8 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED\(8 downto 0),
      idly_tap_val(4 downto 0) => B"00000",
      init_done => init_done,
      phy_ready => '1',
      phy_rst => \NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED\,
      reg_cal_start => \NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED\,
      riu_addr_l0(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED\(5 downto 0),
      riu_addr_l1(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED\(5 downto 0),
      riu_addr_l2(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED\(5 downto 0),
      riu_addr_l3(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED\(5 downto 0),
      riu_nibble_sel_l0 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED\,
      riu_nibble_sel_l1 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED\,
      riu_nibble_sel_l2 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED\,
      riu_nibble_sel_l3 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED\,
      riu_rd_data_l0(15 downto 0) => B"0000000000000000",
      riu_rd_data_l1(15 downto 0) => B"0000000000000000",
      riu_rd_data_l2(15 downto 0) => B"0000000000000000",
      riu_rd_data_l3(15 downto 0) => B"0000000000000000",
      riu_valid_l0 => '0',
      riu_valid_l1 => '0',
      riu_valid_l2 => '0',
      riu_valid_l3 => '0',
      riu_wr_data_l0(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED\(15 downto 0),
      riu_wr_data_l1(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED\(15 downto 0),
      riu_wr_data_l2(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED\(15 downto 0),
      riu_wr_data_l3(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED\(15 downto 0),
      riu_wr_en_l0 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED\,
      riu_wr_en_l1 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED\,
      riu_wr_en_l2 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED\,
      riu_wr_en_l3 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED\,
      rx_cl_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_disable_ibuf_UNCONNECTED\,
      rx_cl_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED\,
      rx_cl_fifo_empty => '0',
      rx_cl_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED\,
      rx_cl_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED\,
      rx_cl_hs_dp(7 downto 0) => B"00000000",
      rx_cl_lp_dn => clk_lp_rxn,
      rx_cl_lp_dp => clk_lp_rxp,
      rx_div4_clk => \^rxbyteclkhs\,
      rx_dl0_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_disable_ibuf_UNCONNECTED\,
      rx_dl0_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED\,
      rx_dl0_fifo_empty => '0',
      rx_dl0_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED\,
      rx_dl0_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED\,
      rx_dl0_hs_dp(7 downto 0) => data_in_to_device_w(7 downto 0),
      rx_dl0_lp_dn => data_lp_rxn(0),
      rx_dl0_lp_dp => data_lp_rxp(0),
      rx_dl1_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_disable_ibuf_UNCONNECTED\,
      rx_dl1_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED\,
      rx_dl1_fifo_empty => '0',
      rx_dl1_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED\,
      rx_dl1_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED\,
      rx_dl1_hs_dp(7 downto 0) => data_in_to_device_w(15 downto 8),
      rx_dl1_lp_dn => data_lp_rxn(1),
      rx_dl1_lp_dp => data_lp_rxp(1),
      rx_dl2_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED\,
      rx_dl2_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED\,
      rx_dl2_fifo_empty => '0',
      rx_dl2_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED\,
      rx_dl2_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED\,
      rx_dl2_hs_dp(7 downto 0) => B"00000000",
      rx_dl2_lp_dn => '0',
      rx_dl2_lp_dp => '0',
      rx_dl3_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED\,
      rx_dl3_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED\,
      rx_dl3_fifo_empty => '0',
      rx_dl3_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED\,
      rx_dl3_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED\,
      rx_dl3_hs_dp(7 downto 0) => B"00000000",
      rx_dl3_lp_dn => '0',
      rx_dl3_lp_dp => '0',
      rx_dl4_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED\,
      rx_dl4_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED\,
      rx_dl4_fifo_empty => '0',
      rx_dl4_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED\,
      rx_dl4_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED\,
      rx_dl4_hs_dp(7 downto 0) => B"00000000",
      rx_dl4_lp_dn => '0',
      rx_dl4_lp_dp => '0',
      rx_dl5_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED\,
      rx_dl5_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED\,
      rx_dl5_fifo_empty => '0',
      rx_dl5_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED\,
      rx_dl5_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED\,
      rx_dl5_hs_dp(7 downto 0) => B"00000000",
      rx_dl5_lp_dn => '0',
      rx_dl5_lp_dp => '0',
      rx_dl6_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED\,
      rx_dl6_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED\,
      rx_dl6_fifo_empty => '0',
      rx_dl6_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED\,
      rx_dl6_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED\,
      rx_dl6_hs_dp(7 downto 0) => B"00000000",
      rx_dl6_lp_dn => '0',
      rx_dl6_lp_dp => '0',
      rx_dl7_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED\,
      rx_dl7_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED\,
      rx_dl7_fifo_empty => '0',
      rx_dl7_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED\,
      rx_dl7_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED\,
      rx_dl7_hs_dp(7 downto 0) => B"00000000",
      rx_dl7_lp_dn => '0',
      rx_dl7_lp_dp => '0',
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 2) => s_axi_araddr(4 downto 0),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 2) => s_axi_awaddr(4 downto 0),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED\(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED\(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      sys_rst_byteclk_out => \NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED\,
      system_rst_byteclk_in => '0',
      system_rst_in => \^system_rst_out\,
      system_rst_phybyteclk_in => '0',
      tap_comp_res(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED\(7 downto 0),
      tap_comp_rst => '0',
      tap_val_dyn_out(63 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED\(63 downto 0)
    );
\slave_rx.u_core_rst_coreclk_sync_rx_i\: entity work.\design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_sync__1\
     port map (
      prmry_in => core_rst,
      scndry_aclk => core_clk,
      scndry_out => core_rst_coreclk_sync
    );
\slave_rx.u_rx_rst_logic_7series\: entity work.design_1_mipi_dphy_0_1_mipi_dphy_v4_1_3_rx_rst_logic_7series
     port map (
      cl_enable => '0',
      core_clk => core_clk,
      core_rst => core_rst_coreclk_sync,
      dphyen => dphy_en_w,
      srst => dphy_srst_w,
      system_rst => \^system_rst_out\,
      system_rst_byteclk => \NLW_slave_rx.u_rx_rst_logic_7series_system_rst_byteclk_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_c1 is
  port (
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    dlyctrl_rdy_out : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    data_lp_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_lp_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl0_forcerxmode : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    clk_lp_rxp : in STD_LOGIC;
    clk_lp_rxn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC
  );
end design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_c1;

architecture STRUCTURE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_c1 is
begin
design_1_mipi_dphy_0_1_rx_support_i: entity work.design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_support
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_hs_rxn => clk_hs_rxn,
      clk_hs_rxp => clk_hs_rxp,
      clk_lp_rxn => clk_lp_rxn,
      clk_lp_rxp => clk_lp_rxp,
      core_clk => core_clk,
      core_rst => core_rst,
      data_hs_rxn(1 downto 0) => data_hs_rxn(1 downto 0),
      data_hs_rxp(1 downto 0) => data_hs_rxp(1 downto 0),
      data_lp_rxn(1 downto 0) => data_lp_rxn(1 downto 0),
      data_lp_rxp(1 downto 0) => data_lp_rxp(1 downto 0),
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => dl0_rxlpdtesc,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxulpsesc => dl0_rxulpsesc,
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => dl1_rxlpdtesc,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxulpsesc => dl1_rxulpsesc,
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dlyctrl_rdy_out => dlyctrl_rdy_out,
      init_done => init_done,
      rxbyteclkhs => rxbyteclkhs,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dlyctrl_rdy_out : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC;
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_lp_rxp : in STD_LOGIC;
    clk_lp_rxn : in STD_LOGIC;
    data_lp_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_lp_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "VAR_LOAD";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "8.621000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "SLAVE";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 1;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 928;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 1;
  attribute C_INIT : integer;
  attribute C_INIT of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 100000;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 3;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core : entity is 1;
end design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core;

architecture STRUCTURE of design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core is
  signal \<const0>\ : STD_LOGIC;
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_c1
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_hs_rxn => clk_hs_rxn,
      clk_hs_rxp => clk_hs_rxp,
      clk_lp_rxn => clk_lp_rxn,
      clk_lp_rxp => clk_lp_rxp,
      core_clk => core_clk,
      core_rst => core_rst,
      data_hs_rxn(1 downto 0) => data_hs_rxn(1 downto 0),
      data_hs_rxp(1 downto 0) => data_hs_rxp(1 downto 0),
      data_lp_rxn(1 downto 0) => data_lp_rxn(1 downto 0),
      data_lp_rxp(1 downto 0) => data_lp_rxp(1 downto 0),
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => dl0_rxlpdtesc,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxulpsesc => dl0_rxulpsesc,
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => dl1_rxlpdtesc,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxulpsesc => dl1_rxulpsesc,
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dlyctrl_rdy_out => dlyctrl_rdy_out,
      init_done => init_done,
      rxbyteclkhs => rxbyteclkhs,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(6 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(6 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_mipi_dphy_0_1 is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dlyctrl_rdy_out : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    clk_hs_rxp : in STD_LOGIC;
    clk_hs_rxn : in STD_LOGIC;
    data_hs_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_hs_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_lp_rxp : in STD_LOGIC;
    clk_lp_rxn : in STD_LOGIC;
    data_lp_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_lp_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_mipi_dphy_0_1 : entity is true;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of design_1_mipi_dphy_0_1 : entity is "VAR_LOAD";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of design_1_mipi_dphy_0_1 : entity is "8.621000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of design_1_mipi_dphy_0_1 : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of design_1_mipi_dphy_0_1 : entity is "SLAVE";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of design_1_mipi_dphy_0_1 : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of design_1_mipi_dphy_0_1 : entity is 1;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of design_1_mipi_dphy_0_1 : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of design_1_mipi_dphy_0_1 : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of design_1_mipi_dphy_0_1 : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of design_1_mipi_dphy_0_1 : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of design_1_mipi_dphy_0_1 : entity is 928;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of design_1_mipi_dphy_0_1 : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of design_1_mipi_dphy_0_1 : entity is 1;
  attribute C_INIT : integer;
  attribute C_INIT of design_1_mipi_dphy_0_1 : entity is 100000;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of design_1_mipi_dphy_0_1 : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of design_1_mipi_dphy_0_1 : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of design_1_mipi_dphy_0_1 : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of design_1_mipi_dphy_0_1 : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of design_1_mipi_dphy_0_1 : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of design_1_mipi_dphy_0_1 : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of design_1_mipi_dphy_0_1 : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of design_1_mipi_dphy_0_1 : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of design_1_mipi_dphy_0_1 : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of design_1_mipi_dphy_0_1 : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_mipi_dphy_0_1 : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of design_1_mipi_dphy_0_1 : entity is 3;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of design_1_mipi_dphy_0_1 : entity is 1;
end design_1_mipi_dphy_0_1;

architecture STRUCTURE of design_1_mipi_dphy_0_1 is
  attribute C_CAL_MODE of inst : label is "VAR_LOAD";
  attribute C_DIV4_CLK_PERIOD of inst : label is "8.621000";
  attribute C_DPHY_LANES of inst : label is 2;
  attribute C_DPHY_MODE of inst : label is "SLAVE";
  attribute C_EN_DEBUG_REGS of inst : label is 0;
  attribute C_EN_REG_IF of inst : label is 1;
  attribute C_EN_TIMEOUT_REGS of inst : label is 0;
  attribute C_ESC_CLK_PERIOD of inst : label is "50.000000";
  attribute C_ESC_TIMEOUT of inst : label is 25600;
  attribute C_EXAMPLE_SIMULATION of inst : label is "false";
  attribute C_HS_LINE_RATE of inst : label is 928;
  attribute C_HS_TIMEOUT of inst : label is 65541;
  attribute C_IDLY_TAP of inst : label is 1;
  attribute C_INIT of inst : label is 100000;
  attribute C_LPX_PERIOD of inst : label is 50;
  attribute C_RCVE_DESKEW_SEQ of inst : label is "false";
  attribute C_SKEWCAL_FIRST_TIME of inst : label is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME of inst : label is 128;
  attribute C_STABLE_CLK_PERIOD of inst : label is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD of inst : label is "8.000000";
  attribute C_WAKEUP of inst : label is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ of inst : label is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of inst : label is "false";
  attribute DPHY_PRESET of inst : label is "None";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute MTBF_SYNC_STAGES of inst : label is 3;
  attribute SUPPORT_LEVEL of inst : label is 1;
begin
inst: entity work.design_1_mipi_dphy_0_1_design_1_mipi_dphy_0_1_core
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_hs_rxn => clk_hs_rxn,
      clk_hs_rxp => clk_hs_rxp,
      clk_lp_rxn => clk_lp_rxn,
      clk_lp_rxp => clk_lp_rxp,
      core_clk => core_clk,
      core_rst => core_rst,
      data_hs_rxn(1 downto 0) => data_hs_rxn(1 downto 0),
      data_hs_rxp(1 downto 0) => data_hs_rxp(1 downto 0),
      data_lp_rxn(1 downto 0) => data_lp_rxn(1 downto 0),
      data_lp_rxp(1 downto 0) => data_lp_rxp(1 downto 0),
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => dl0_rxlpdtesc,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxulpsesc => dl0_rxulpsesc,
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => dl1_rxlpdtesc,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxulpsesc => dl1_rxulpsesc,
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dlyctrl_rdy_out => dlyctrl_rdy_out,
      init_done => init_done,
      rxbyteclkhs => rxbyteclkhs,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(6 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
