# Stream-Cipher

This project implements a **stream cipher** in Verilog using a pseudo-random number generator (PRNG).  
The cipher can **encrypt and decrypt data** by XORing it with a generated keystream.

## Files

- `prng.v` – Pseudo-random number generator module
- `stream_cipher.v` – Stream cipher module
- `stream_cipher_tb.v` – Testbench for simulation
