Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1.ip --block-symbol-file --output-directory=/home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1.ip --synthesis=VERILOG --output-directory=/home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: SRAM_SC_master_1: "Transforming system: SRAM_SC_master_1"
Info: SRAM_SC_master_1: "Naming system components in system: SRAM_SC_master_1"
Info: SRAM_SC_master_1: "Processing generation queue"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1_altera_jtag_avalon_master_191_3zppvky"
Info: SRAM_SC_master_1: "Generating: altera_avalon_st_jtag_interface"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1_timing_adapter_191_rrgemwi"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1_altera_avalon_sc_fifo_191_e5eqkcq"
Info: SRAM_SC_master_1: "Generating: altera_avalon_st_bytes_to_packets"
Info: SRAM_SC_master_1: "Generating: altera_avalon_st_packets_to_bytes"
Info: SRAM_SC_master_1: "Generating: altera_avalon_packets_to_master"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1_channel_adapter_191_uc27kqq"
Info: SRAM_SC_master_1: "Generating: SRAM_SC_master_1_channel_adapter_191_cco4x3a"
Info: SRAM_SC_master_1: "Generating: altera_reset_controller"
Info: SRAM_SC_master_1: Done "SRAM_SC_master_1" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
