

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
================================================================
* Date:           Wed Feb  5 16:21:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.966 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26455|    26455|  0.529 ms|  0.529 ms|  26455|  26455|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26453|    26453|       116|         26|         26|  1014|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 116


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 116
* Pipeline : 1
  Pipeline-0 : II = 26, D = 116, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.5>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 119 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 120 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 121 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:29]   --->   Operation 122 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 123 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer1_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 0, i3 %i" [cnn_lenet.cpp:29]   --->   Operation 127 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 0, i4 %j" [cnn_lenet.cpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 0, i4 %k" [cnn_lenet.cpp:29]   --->   Operation 130 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %convolutionRow"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [cnn_lenet.cpp:32]   --->   Operation 132 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.73ns)   --->   "%icmp_ln32 = icmp_eq  i10 %indvar_flatten12_load, i10 1014" [cnn_lenet.cpp:32]   --->   Operation 133 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.73ns)   --->   "%add_ln32 = add i10 %indvar_flatten12_load, i10 1" [cnn_lenet.cpp:32]   --->   Operation 134 'add' 'add_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc44, void %kernelRow_Loop.preheader.exitStub" [cnn_lenet.cpp:32]   --->   Operation 135 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [cnn_lenet.cpp:33]   --->   Operation 136 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [cnn_lenet.cpp:32]   --->   Operation 137 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.91ns)   --->   "%icmp_ln33 = icmp_eq  i8 %indvar_flatten_load, i8 169" [cnn_lenet.cpp:33]   --->   Operation 138 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.65ns)   --->   "%add_ln32_1 = add i3 %i_load, i3 1" [cnn_lenet.cpp:32]   --->   Operation 139 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.98ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i3 %add_ln32_1, i3 %i_load" [cnn_lenet.cpp:32]   --->   Operation 140 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%i_cast27 = zext i3 %select_ln32" [cnn_lenet.cpp:32]   --->   Operation 141 'zext' 'i_cast27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %select_ln32" [cnn_lenet.cpp:32]   --->   Operation 142 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (3.78ns)   --->   "%empty = mul i8 %zext_ln32, i8 26" [cnn_lenet.cpp:32]   --->   Operation 143 'mul' 'empty' <Predicate = (!icmp_ln32)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%empty_199 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:32]   --->   Operation 144 'mul' 'empty_199' <Predicate = (!icmp_ln32)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_201 = or i8 %empty, i8 1" [cnn_lenet.cpp:32]   --->   Operation 145 'or' 'empty_201' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_cast61 = zext i8 %empty_201" [cnn_lenet.cpp:32]   --->   Operation 146 'zext' 'p_cast61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_2 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast61" [cnn_lenet.cpp:32]   --->   Operation 147 'getelementptr' 'Layer1_Weights_CPU_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:32]   --->   Operation 148 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_1 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln33_1 = add i8 %indvar_flatten_load, i8 1" [cnn_lenet.cpp:33]   --->   Operation 149 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.24ns)   --->   "%select_ln33_1 = select i1 %icmp_ln33, i8 1, i8 %add_ln33_1" [cnn_lenet.cpp:33]   --->   Operation 150 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 %add_ln32, i10 %indvar_flatten12" [cnn_lenet.cpp:32]   --->   Operation 151 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 %select_ln32, i3 %i" [cnn_lenet.cpp:29]   --->   Operation 152 'store' 'store_ln29' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %select_ln33_1, i8 %indvar_flatten" [cnn_lenet.cpp:33]   --->   Operation 153 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 12.5>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [cnn_lenet.cpp:34]   --->   Operation 154 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_lenet.cpp:29]   --->   Operation 155 'load' 'j_load' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.02ns)   --->   "%select_ln29 = select i1 %icmp_ln33, i4 0, i4 %j_load" [cnn_lenet.cpp:29]   --->   Operation 156 'select' 'select_ln29' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln33, i1 1" [cnn_lenet.cpp:29]   --->   Operation 157 'xor' 'xor_ln29' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_eq  i4 %k_load, i4 13" [cnn_lenet.cpp:34]   --->   Operation 158 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln34, i1 %xor_ln29" [cnn_lenet.cpp:29]   --->   Operation 159 'and' 'and_ln29' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln33 = add i4 %select_ln29, i4 1" [cnn_lenet.cpp:33]   --->   Operation 160 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29 = or i1 %and_ln29, i1 %icmp_ln33" [cnn_lenet.cpp:29]   --->   Operation 161 'or' 'or_ln29' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %or_ln29, i4 0, i4 %k_load" [cnn_lenet.cpp:29]   --->   Operation 162 'select' 'select_ln29_1' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.02ns)   --->   "%select_ln33 = select i1 %and_ln29, i4 %add_ln33, i4 %select_ln29" [cnn_lenet.cpp:33]   --->   Operation 163 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast59 = zext i8 %empty" [cnn_lenet.cpp:32]   --->   Operation 164 'zext' 'p_cast59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast59" [cnn_lenet.cpp:32]   --->   Operation 165 'getelementptr' 'Layer1_Weights_CPU_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (3.25ns)   --->   "%somme = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:32]   --->   Operation 166 'load' 'somme' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_2 : Operation 167 [2/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%empty_199 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:32]   --->   Operation 167 'mul' 'empty_199' <Predicate = (!icmp_ln32)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load = load i8 %Layer1_Weights_CPU_addr_2" [cnn_lenet.cpp:32]   --->   Operation 168 'load' 'Layer1_Weights_CPU_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %select_ln33" [cnn_lenet.cpp:33]   --->   Operation 169 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %select_ln33" [cnn_lenet.cpp:33]   --->   Operation 170 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 171 [3/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%empty_225 = mul i8 %zext_ln33_1, i8 13" [cnn_lenet.cpp:33]   --->   Operation 171 'mul' 'empty_225' <Predicate = (!icmp_ln32)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (3.74ns)   --->   "%empty_226 = mul i10 %zext_ln33, i10 58" [cnn_lenet.cpp:33]   --->   Operation 172 'mul' 'empty_226' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln29_1, i1 0" [cnn_lenet.cpp:29]   --->   Operation 173 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i5 %tmp_2" [cnn_lenet.cpp:41]   --->   Operation 174 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln41 = add i10 %zext_ln41_3, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 175 'add' 'add_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i10 %add_ln41" [cnn_lenet.cpp:41]   --->   Operation 176 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_4" [cnn_lenet.cpp:41]   --->   Operation 177 'getelementptr' 'Layer1_Neurons_CPU_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load = load i10 %Layer1_Neurons_CPU_addr" [cnn_lenet.cpp:41]   --->   Operation 178 'load' 'Layer1_Neurons_CPU_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_2 : Operation 179 [1/1] (1.73ns)   --->   "%add_ln34 = add i4 %select_ln29_1, i4 1" [cnn_lenet.cpp:34]   --->   Operation 179 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 %select_ln33, i4 %j" [cnn_lenet.cpp:29]   --->   Operation 180 'store' 'store_ln29' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_2 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 %add_ln34, i4 %k" [cnn_lenet.cpp:29]   --->   Operation 181 'store' 'store_ln29' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%somme = load i8 %Layer1_Weights_CPU_addr" [cnn_lenet.cpp:32]   --->   Operation 182 'load' 'somme' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_3 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_1)   --->   "%empty_199 = mul i10 %i_cast27, i10 169" [cnn_lenet.cpp:32]   --->   Operation 183 'mul' 'empty_199' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [1/1] (1.91ns)   --->   "%empty_202 = add i8 %empty, i8 2" [cnn_lenet.cpp:32]   --->   Operation 184 'add' 'empty_202' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast62 = zext i8 %empty_202" [cnn_lenet.cpp:32]   --->   Operation 185 'zext' 'p_cast62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_3 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast62" [cnn_lenet.cpp:32]   --->   Operation 186 'getelementptr' 'Layer1_Weights_CPU_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:32]   --->   Operation 187 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_3 : Operation 188 [2/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%empty_225 = mul i8 %zext_ln33_1, i8 13" [cnn_lenet.cpp:33]   --->   Operation 188 'mul' 'empty_225' <Predicate = (!icmp_ln32)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%empty_227 = or i10 %empty_226, i10 1" [cnn_lenet.cpp:33]   --->   Operation 189 'or' 'empty_227' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln29_1" [cnn_lenet.cpp:34]   --->   Operation 190 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load = load i10 %Layer1_Neurons_CPU_addr" [cnn_lenet.cpp:41]   --->   Operation 191 'load' 'Layer1_Neurons_CPU_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_3 : Operation 192 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln41_1 = add i10 %zext_ln41_3, i10 %empty_227" [cnn_lenet.cpp:41]   --->   Operation 192 'add' 'add_ln41_1' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i10 %add_ln41_1" [cnn_lenet.cpp:41]   --->   Operation 193 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_1 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_5" [cnn_lenet.cpp:41]   --->   Operation 194 'getelementptr' 'Layer1_Neurons_CPU_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_1 = load i10 %Layer1_Neurons_CPU_addr_1" [cnn_lenet.cpp:41]   --->   Operation 195 'load' 'Layer1_Neurons_CPU_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_3 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i10 %empty_199, i10 %zext_ln34" [cnn_lenet.cpp:44]   --->   Operation 196 'add' 'add_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_1 = load i8 %Layer1_Weights_CPU_addr_3" [cnn_lenet.cpp:32]   --->   Operation 197 'load' 'Layer1_Weights_CPU_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_4 : Operation 198 [1/1] (1.91ns)   --->   "%empty_203 = add i8 %empty, i8 3" [cnn_lenet.cpp:32]   --->   Operation 198 'add' 'empty_203' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast63 = zext i8 %empty_203" [cnn_lenet.cpp:32]   --->   Operation 199 'zext' 'p_cast63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_4 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast63" [cnn_lenet.cpp:32]   --->   Operation 200 'getelementptr' 'Layer1_Weights_CPU_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:32]   --->   Operation 201 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_4 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%empty_225 = mul i8 %zext_ln33_1, i8 13" [cnn_lenet.cpp:33]   --->   Operation 202 'mul' 'empty_225' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%p_cast40 = zext i8 %empty_225" [cnn_lenet.cpp:33]   --->   Operation 203 'zext' 'p_cast40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %Layer1_Neurons_CPU_load" [cnn_lenet.cpp:41]   --->   Operation 204 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (12.3ns)   --->   "%mul = fmul i32 %Layer1_Weights_CPU_load, i32 %bitcast_ln41" [cnn_lenet.cpp:40]   --->   Operation 205 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_1 = load i10 %Layer1_Neurons_CPU_addr_1" [cnn_lenet.cpp:41]   --->   Operation 206 'load' 'Layer1_Neurons_CPU_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_4 : Operation 207 [1/1] (1.78ns)   --->   "%add_ln41_25 = add i5 %tmp_2, i5 2" [cnn_lenet.cpp:41]   --->   Operation 207 'add' 'add_ln41_25' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i5 %add_ln41_25" [cnn_lenet.cpp:41]   --->   Operation 208 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.73ns)   --->   "%add_ln41_2 = add i10 %zext_ln41_6, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 209 'add' 'add_ln41_2' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i10 %add_ln41_2" [cnn_lenet.cpp:41]   --->   Operation 210 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_2 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_7" [cnn_lenet.cpp:41]   --->   Operation 211 'getelementptr' 'Layer1_Neurons_CPU_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 212 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_2 = load i10 %Layer1_Neurons_CPU_addr_2" [cnn_lenet.cpp:41]   --->   Operation 212 'load' 'Layer1_Neurons_CPU_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_4 : Operation 213 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i10 %empty_199, i10 %zext_ln34" [cnn_lenet.cpp:44]   --->   Operation 213 'add' 'add_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i10 %add_ln44_1, i10 %p_cast40" [cnn_lenet.cpp:44]   --->   Operation 214 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 215 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_2 = load i8 %Layer1_Weights_CPU_addr_4" [cnn_lenet.cpp:32]   --->   Operation 215 'load' 'Layer1_Weights_CPU_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_5 : Operation 216 [1/1] (1.91ns)   --->   "%empty_204 = add i8 %empty, i8 4" [cnn_lenet.cpp:32]   --->   Operation 216 'add' 'empty_204' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast64 = zext i8 %empty_204" [cnn_lenet.cpp:32]   --->   Operation 217 'zext' 'p_cast64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_5 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast64" [cnn_lenet.cpp:32]   --->   Operation 218 'getelementptr' 'Layer1_Weights_CPU_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 219 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:32]   --->   Operation 219 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_5 : Operation 220 [1/2] (12.3ns)   --->   "%mul = fmul i32 %Layer1_Weights_CPU_load, i32 %bitcast_ln41" [cnn_lenet.cpp:40]   --->   Operation 220 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i32 %Layer1_Neurons_CPU_load_1" [cnn_lenet.cpp:41]   --->   Operation 221 'bitcast' 'bitcast_ln41_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 222 [2/2] (12.3ns)   --->   "%mul27_s = fmul i32 %Layer1_Weights_CPU_load_1, i32 %bitcast_ln41_1" [cnn_lenet.cpp:40]   --->   Operation 222 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_2 = load i10 %Layer1_Neurons_CPU_addr_2" [cnn_lenet.cpp:41]   --->   Operation 223 'load' 'Layer1_Neurons_CPU_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_5 : Operation 224 [1/1] (1.78ns)   --->   "%add_ln41_26 = add i5 %tmp_2, i5 3" [cnn_lenet.cpp:41]   --->   Operation 224 'add' 'add_ln41_26' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i5 %add_ln41_26" [cnn_lenet.cpp:41]   --->   Operation 225 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.73ns)   --->   "%add_ln41_3 = add i10 %zext_ln41_8, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 226 'add' 'add_ln41_3' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i10 %add_ln41_3" [cnn_lenet.cpp:41]   --->   Operation 227 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_3 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_9" [cnn_lenet.cpp:41]   --->   Operation 228 'getelementptr' 'Layer1_Neurons_CPU_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 229 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_3 = load i10 %Layer1_Neurons_CPU_addr_3" [cnn_lenet.cpp:41]   --->   Operation 229 'load' 'Layer1_Neurons_CPU_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_5 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i10 %add_ln44_1, i10 %p_cast40" [cnn_lenet.cpp:44]   --->   Operation 230 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 231 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_3 = load i8 %Layer1_Weights_CPU_addr_5" [cnn_lenet.cpp:32]   --->   Operation 231 'load' 'Layer1_Weights_CPU_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_6 : Operation 232 [1/1] (1.91ns)   --->   "%empty_205 = add i8 %empty, i8 5" [cnn_lenet.cpp:32]   --->   Operation 232 'add' 'empty_205' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%p_cast65 = zext i8 %empty_205" [cnn_lenet.cpp:32]   --->   Operation 233 'zext' 'p_cast65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_6 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast65" [cnn_lenet.cpp:32]   --->   Operation 234 'getelementptr' 'Layer1_Weights_CPU_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 235 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:32]   --->   Operation 235 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_6 : Operation 236 [4/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:40]   --->   Operation 236 'fadd' 'somme_1' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/2] (12.3ns)   --->   "%mul27_s = fmul i32 %Layer1_Weights_CPU_load_1, i32 %bitcast_ln41_1" [cnn_lenet.cpp:40]   --->   Operation 237 'fmul' 'mul27_s' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i32 %Layer1_Neurons_CPU_load_2" [cnn_lenet.cpp:41]   --->   Operation 238 'bitcast' 'bitcast_ln41_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 239 [2/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %Layer1_Weights_CPU_load_2, i32 %bitcast_ln41_2" [cnn_lenet.cpp:40]   --->   Operation 239 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_3 = load i10 %Layer1_Neurons_CPU_addr_3" [cnn_lenet.cpp:41]   --->   Operation 240 'load' 'Layer1_Neurons_CPU_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_6 : Operation 241 [1/1] (1.78ns)   --->   "%add_ln41_27 = add i5 %tmp_2, i5 4" [cnn_lenet.cpp:41]   --->   Operation 241 'add' 'add_ln41_27' <Predicate = (!icmp_ln32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i5 %add_ln41_27" [cnn_lenet.cpp:41]   --->   Operation 242 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.73ns)   --->   "%add_ln41_4 = add i10 %zext_ln41_10, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 243 'add' 'add_ln41_4' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i10 %add_ln41_4" [cnn_lenet.cpp:41]   --->   Operation 244 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_4 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_11" [cnn_lenet.cpp:41]   --->   Operation 245 'getelementptr' 'Layer1_Neurons_CPU_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_4 = load i10 %Layer1_Neurons_CPU_addr_4" [cnn_lenet.cpp:41]   --->   Operation 246 'load' 'Layer1_Neurons_CPU_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 247 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_4 = load i8 %Layer1_Weights_CPU_addr_6" [cnn_lenet.cpp:32]   --->   Operation 247 'load' 'Layer1_Weights_CPU_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_7 : Operation 248 [1/1] (1.91ns)   --->   "%empty_206 = add i8 %empty, i8 6" [cnn_lenet.cpp:32]   --->   Operation 248 'add' 'empty_206' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_206" [cnn_lenet.cpp:32]   --->   Operation 249 'zext' 'p_cast66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_7 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast66" [cnn_lenet.cpp:32]   --->   Operation 250 'getelementptr' 'Layer1_Weights_CPU_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 251 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:32]   --->   Operation 251 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i5 %tmp_2" [cnn_lenet.cpp:41]   --->   Operation 252 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 253 [3/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:40]   --->   Operation 253 'fadd' 'somme_1' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/2] (12.3ns)   --->   "%mul27_5 = fmul i32 %Layer1_Weights_CPU_load_2, i32 %bitcast_ln41_2" [cnn_lenet.cpp:40]   --->   Operation 254 'fmul' 'mul27_5' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i32 %Layer1_Neurons_CPU_load_3" [cnn_lenet.cpp:41]   --->   Operation 255 'bitcast' 'bitcast_ln41_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 256 [2/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %Layer1_Weights_CPU_load_3, i32 %bitcast_ln41_3" [cnn_lenet.cpp:40]   --->   Operation 256 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_4 = load i10 %Layer1_Neurons_CPU_addr_4" [cnn_lenet.cpp:41]   --->   Operation 257 'load' 'Layer1_Neurons_CPU_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_7 : Operation 258 [1/1] (1.82ns)   --->   "%add_ln41_28 = add i6 %zext_ln41_2, i6 29" [cnn_lenet.cpp:41]   --->   Operation 258 'add' 'add_ln41_28' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i6 %add_ln41_28" [cnn_lenet.cpp:41]   --->   Operation 259 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (1.73ns)   --->   "%add_ln41_5 = add i10 %zext_ln41_12, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 260 'add' 'add_ln41_5' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %add_ln41_5" [cnn_lenet.cpp:41]   --->   Operation 261 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_5 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_13" [cnn_lenet.cpp:41]   --->   Operation 262 'getelementptr' 'Layer1_Neurons_CPU_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_5 = load i10 %Layer1_Neurons_CPU_addr_5" [cnn_lenet.cpp:41]   --->   Operation 263 'load' 'Layer1_Neurons_CPU_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 264 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_5 = load i8 %Layer1_Weights_CPU_addr_7" [cnn_lenet.cpp:32]   --->   Operation 264 'load' 'Layer1_Weights_CPU_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_8 : Operation 265 [1/1] (1.91ns)   --->   "%empty_207 = add i8 %empty, i8 7" [cnn_lenet.cpp:32]   --->   Operation 265 'add' 'empty_207' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%p_cast67 = zext i8 %empty_207" [cnn_lenet.cpp:32]   --->   Operation 266 'zext' 'p_cast67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_8 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast67" [cnn_lenet.cpp:32]   --->   Operation 267 'getelementptr' 'Layer1_Weights_CPU_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 268 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:32]   --->   Operation 268 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_8 : Operation 269 [2/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:40]   --->   Operation 269 'fadd' 'somme_1' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/2] (12.3ns)   --->   "%mul27_6 = fmul i32 %Layer1_Weights_CPU_load_3, i32 %bitcast_ln41_3" [cnn_lenet.cpp:40]   --->   Operation 270 'fmul' 'mul27_6' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i32 %Layer1_Neurons_CPU_load_4" [cnn_lenet.cpp:41]   --->   Operation 271 'bitcast' 'bitcast_ln41_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 272 [2/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %Layer1_Weights_CPU_load_4, i32 %bitcast_ln41_4" [cnn_lenet.cpp:40]   --->   Operation 272 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_5 = load i10 %Layer1_Neurons_CPU_addr_5" [cnn_lenet.cpp:41]   --->   Operation 273 'load' 'Layer1_Neurons_CPU_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_8 : Operation 274 [1/1] (1.82ns)   --->   "%add_ln41_29 = add i6 %zext_ln41_2, i6 30" [cnn_lenet.cpp:41]   --->   Operation 274 'add' 'add_ln41_29' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i6 %add_ln41_29" [cnn_lenet.cpp:41]   --->   Operation 275 'zext' 'zext_ln41_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (1.73ns)   --->   "%add_ln41_6 = add i10 %zext_ln41_14, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 276 'add' 'add_ln41_6' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i10 %add_ln41_6" [cnn_lenet.cpp:41]   --->   Operation 277 'zext' 'zext_ln41_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_6 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_15" [cnn_lenet.cpp:41]   --->   Operation 278 'getelementptr' 'Layer1_Neurons_CPU_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 279 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_6 = load i10 %Layer1_Neurons_CPU_addr_6" [cnn_lenet.cpp:41]   --->   Operation 279 'load' 'Layer1_Neurons_CPU_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 280 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_6 = load i8 %Layer1_Weights_CPU_addr_8" [cnn_lenet.cpp:32]   --->   Operation 280 'load' 'Layer1_Weights_CPU_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_9 : Operation 281 [1/1] (1.91ns)   --->   "%empty_208 = add i8 %empty, i8 8" [cnn_lenet.cpp:32]   --->   Operation 281 'add' 'empty_208' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%p_cast68 = zext i8 %empty_208" [cnn_lenet.cpp:32]   --->   Operation 282 'zext' 'p_cast68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_9 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast68" [cnn_lenet.cpp:32]   --->   Operation 283 'getelementptr' 'Layer1_Weights_CPU_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 284 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:32]   --->   Operation 284 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_9 : Operation 285 [1/4] (10.5ns)   --->   "%somme_1 = fadd i32 %somme, i32 %mul" [cnn_lenet.cpp:40]   --->   Operation 285 'fadd' 'somme_1' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/2] (12.3ns)   --->   "%mul27_7 = fmul i32 %Layer1_Weights_CPU_load_4, i32 %bitcast_ln41_4" [cnn_lenet.cpp:40]   --->   Operation 286 'fmul' 'mul27_7' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i32 %Layer1_Neurons_CPU_load_5" [cnn_lenet.cpp:41]   --->   Operation 287 'bitcast' 'bitcast_ln41_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 288 [2/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %Layer1_Weights_CPU_load_5, i32 %bitcast_ln41_5" [cnn_lenet.cpp:40]   --->   Operation 288 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_6 = load i10 %Layer1_Neurons_CPU_addr_6" [cnn_lenet.cpp:41]   --->   Operation 289 'load' 'Layer1_Neurons_CPU_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_9 : Operation 290 [1/1] (1.82ns)   --->   "%add_ln41_30 = add i6 %zext_ln41_2, i6 31" [cnn_lenet.cpp:41]   --->   Operation 290 'add' 'add_ln41_30' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i6 %add_ln41_30" [cnn_lenet.cpp:41]   --->   Operation 291 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (1.73ns)   --->   "%add_ln41_7 = add i10 %zext_ln41_16, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 292 'add' 'add_ln41_7' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i10 %add_ln41_7" [cnn_lenet.cpp:41]   --->   Operation 293 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_7 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_17" [cnn_lenet.cpp:41]   --->   Operation 294 'getelementptr' 'Layer1_Neurons_CPU_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_7 = load i10 %Layer1_Neurons_CPU_addr_7" [cnn_lenet.cpp:41]   --->   Operation 295 'load' 'Layer1_Neurons_CPU_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 296 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_7 = load i8 %Layer1_Weights_CPU_addr_9" [cnn_lenet.cpp:32]   --->   Operation 296 'load' 'Layer1_Weights_CPU_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_10 : Operation 297 [1/1] (1.91ns)   --->   "%empty_209 = add i8 %empty, i8 9" [cnn_lenet.cpp:32]   --->   Operation 297 'add' 'empty_209' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_209" [cnn_lenet.cpp:32]   --->   Operation 298 'zext' 'p_cast69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_10 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast69" [cnn_lenet.cpp:32]   --->   Operation 299 'getelementptr' 'Layer1_Weights_CPU_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 300 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:32]   --->   Operation 300 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_10 : Operation 301 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:40]   --->   Operation 301 'fadd' 'somme_2' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [1/2] (12.3ns)   --->   "%mul27_1 = fmul i32 %Layer1_Weights_CPU_load_5, i32 %bitcast_ln41_5" [cnn_lenet.cpp:40]   --->   Operation 302 'fmul' 'mul27_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i32 %Layer1_Neurons_CPU_load_6" [cnn_lenet.cpp:41]   --->   Operation 303 'bitcast' 'bitcast_ln41_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 304 [2/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %Layer1_Weights_CPU_load_6, i32 %bitcast_ln41_6" [cnn_lenet.cpp:40]   --->   Operation 304 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 305 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_7 = load i10 %Layer1_Neurons_CPU_addr_7" [cnn_lenet.cpp:41]   --->   Operation 305 'load' 'Layer1_Neurons_CPU_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln41_18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 1, i4 %select_ln29_1, i1 0" [cnn_lenet.cpp:41]   --->   Operation 306 'bitconcatenate' 'zext_ln41_18_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i6 %zext_ln41_18_cast" [cnn_lenet.cpp:41]   --->   Operation 307 'zext' 'zext_ln41_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (1.73ns)   --->   "%add_ln41_8 = add i10 %zext_ln41_18, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 308 'add' 'add_ln41_8' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i10 %add_ln41_8" [cnn_lenet.cpp:41]   --->   Operation 309 'zext' 'zext_ln41_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_8 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_19" [cnn_lenet.cpp:41]   --->   Operation 310 'getelementptr' 'Layer1_Neurons_CPU_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 311 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_8 = load i10 %Layer1_Neurons_CPU_addr_8" [cnn_lenet.cpp:41]   --->   Operation 311 'load' 'Layer1_Neurons_CPU_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 312 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_8 = load i8 %Layer1_Weights_CPU_addr_10" [cnn_lenet.cpp:32]   --->   Operation 312 'load' 'Layer1_Weights_CPU_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_11 : Operation 313 [1/1] (1.91ns)   --->   "%empty_210 = add i8 %empty, i8 10" [cnn_lenet.cpp:32]   --->   Operation 313 'add' 'empty_210' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%p_cast70 = zext i8 %empty_210" [cnn_lenet.cpp:32]   --->   Operation 314 'zext' 'p_cast70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_11 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast70" [cnn_lenet.cpp:32]   --->   Operation 315 'getelementptr' 'Layer1_Weights_CPU_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 316 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:32]   --->   Operation 316 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_11 : Operation 317 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:40]   --->   Operation 317 'fadd' 'somme_2' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/2] (12.3ns)   --->   "%mul27_1_1 = fmul i32 %Layer1_Weights_CPU_load_6, i32 %bitcast_ln41_6" [cnn_lenet.cpp:40]   --->   Operation 318 'fmul' 'mul27_1_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i32 %Layer1_Neurons_CPU_load_7" [cnn_lenet.cpp:41]   --->   Operation 319 'bitcast' 'bitcast_ln41_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 320 [2/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %Layer1_Weights_CPU_load_7, i32 %bitcast_ln41_7" [cnn_lenet.cpp:40]   --->   Operation 320 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_8 = load i10 %Layer1_Neurons_CPU_addr_8" [cnn_lenet.cpp:41]   --->   Operation 321 'load' 'Layer1_Neurons_CPU_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_9)   --->   "%or_ln41 = or i5 %tmp_2, i5 1" [cnn_lenet.cpp:41]   --->   Operation 322 'or' 'or_ln41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_9)   --->   "%zext_ln41_20_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln41" [cnn_lenet.cpp:41]   --->   Operation 323 'bitconcatenate' 'zext_ln41_20_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_9)   --->   "%zext_ln41_20 = zext i6 %zext_ln41_20_cast" [cnn_lenet.cpp:41]   --->   Operation 324 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln41_9 = add i10 %zext_ln41_20, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 325 'add' 'add_ln41_9' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i10 %add_ln41_9" [cnn_lenet.cpp:41]   --->   Operation 326 'zext' 'zext_ln41_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_9 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_21" [cnn_lenet.cpp:41]   --->   Operation 327 'getelementptr' 'Layer1_Neurons_CPU_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 328 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_9 = load i10 %Layer1_Neurons_CPU_addr_9" [cnn_lenet.cpp:41]   --->   Operation 328 'load' 'Layer1_Neurons_CPU_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 329 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_9 = load i8 %Layer1_Weights_CPU_addr_11" [cnn_lenet.cpp:32]   --->   Operation 329 'load' 'Layer1_Weights_CPU_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_12 : Operation 330 [1/1] (1.91ns)   --->   "%empty_211 = add i8 %empty, i8 11" [cnn_lenet.cpp:32]   --->   Operation 330 'add' 'empty_211' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast71 = zext i8 %empty_211" [cnn_lenet.cpp:32]   --->   Operation 331 'zext' 'p_cast71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_12 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast71" [cnn_lenet.cpp:32]   --->   Operation 332 'getelementptr' 'Layer1_Weights_CPU_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 333 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:32]   --->   Operation 333 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %tmp_2" [cnn_lenet.cpp:41]   --->   Operation 334 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 335 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:40]   --->   Operation 335 'fadd' 'somme_2' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/2] (12.3ns)   --->   "%mul27_1_2 = fmul i32 %Layer1_Weights_CPU_load_7, i32 %bitcast_ln41_7" [cnn_lenet.cpp:40]   --->   Operation 336 'fmul' 'mul27_1_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i32 %Layer1_Neurons_CPU_load_8" [cnn_lenet.cpp:41]   --->   Operation 337 'bitcast' 'bitcast_ln41_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 338 [2/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %Layer1_Weights_CPU_load_8, i32 %bitcast_ln41_8" [cnn_lenet.cpp:40]   --->   Operation 338 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_9 = load i10 %Layer1_Neurons_CPU_addr_9" [cnn_lenet.cpp:41]   --->   Operation 339 'load' 'Layer1_Neurons_CPU_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_12 : Operation 340 [1/1] (1.87ns)   --->   "%add_ln41_31 = add i7 %zext_ln41_1, i7 58" [cnn_lenet.cpp:41]   --->   Operation 340 'add' 'add_ln41_31' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i7 %add_ln41_31" [cnn_lenet.cpp:41]   --->   Operation 341 'zext' 'zext_ln41_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (1.73ns)   --->   "%add_ln41_10 = add i10 %zext_ln41_22, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 342 'add' 'add_ln41_10' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i10 %add_ln41_10" [cnn_lenet.cpp:41]   --->   Operation 343 'zext' 'zext_ln41_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_10 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_23" [cnn_lenet.cpp:41]   --->   Operation 344 'getelementptr' 'Layer1_Neurons_CPU_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 345 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_10 = load i10 %Layer1_Neurons_CPU_addr_10" [cnn_lenet.cpp:41]   --->   Operation 345 'load' 'Layer1_Neurons_CPU_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 346 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_10 = load i8 %Layer1_Weights_CPU_addr_12" [cnn_lenet.cpp:32]   --->   Operation 346 'load' 'Layer1_Weights_CPU_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_13 : Operation 347 [1/1] (1.91ns)   --->   "%empty_212 = add i8 %empty, i8 12" [cnn_lenet.cpp:32]   --->   Operation 347 'add' 'empty_212' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%p_cast72 = zext i8 %empty_212" [cnn_lenet.cpp:32]   --->   Operation 348 'zext' 'p_cast72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_13 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast72" [cnn_lenet.cpp:32]   --->   Operation 349 'getelementptr' 'Layer1_Weights_CPU_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 350 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:32]   --->   Operation 350 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_13 : Operation 351 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul27_s" [cnn_lenet.cpp:40]   --->   Operation 351 'fadd' 'somme_2' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [1/2] (12.3ns)   --->   "%mul27_1_3 = fmul i32 %Layer1_Weights_CPU_load_8, i32 %bitcast_ln41_8" [cnn_lenet.cpp:40]   --->   Operation 352 'fmul' 'mul27_1_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i32 %Layer1_Neurons_CPU_load_9" [cnn_lenet.cpp:41]   --->   Operation 353 'bitcast' 'bitcast_ln41_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 354 [2/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %Layer1_Weights_CPU_load_9, i32 %bitcast_ln41_9" [cnn_lenet.cpp:40]   --->   Operation 354 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_10 = load i10 %Layer1_Neurons_CPU_addr_10" [cnn_lenet.cpp:41]   --->   Operation 355 'load' 'Layer1_Neurons_CPU_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_13 : Operation 356 [1/1] (1.87ns)   --->   "%add_ln41_32 = add i7 %zext_ln41_1, i7 59" [cnn_lenet.cpp:41]   --->   Operation 356 'add' 'add_ln41_32' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i7 %add_ln41_32" [cnn_lenet.cpp:41]   --->   Operation 357 'zext' 'zext_ln41_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (1.73ns)   --->   "%add_ln41_11 = add i10 %zext_ln41_24, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 358 'add' 'add_ln41_11' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln41_25 = zext i10 %add_ln41_11" [cnn_lenet.cpp:41]   --->   Operation 359 'zext' 'zext_ln41_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_11 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_25" [cnn_lenet.cpp:41]   --->   Operation 360 'getelementptr' 'Layer1_Neurons_CPU_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 361 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_11 = load i10 %Layer1_Neurons_CPU_addr_11" [cnn_lenet.cpp:41]   --->   Operation 361 'load' 'Layer1_Neurons_CPU_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 362 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_11 = load i8 %Layer1_Weights_CPU_addr_13" [cnn_lenet.cpp:32]   --->   Operation 362 'load' 'Layer1_Weights_CPU_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_14 : Operation 363 [1/1] (1.91ns)   --->   "%empty_213 = add i8 %empty, i8 13" [cnn_lenet.cpp:32]   --->   Operation 363 'add' 'empty_213' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%p_cast73 = zext i8 %empty_213" [cnn_lenet.cpp:32]   --->   Operation 364 'zext' 'p_cast73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_14 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast73" [cnn_lenet.cpp:32]   --->   Operation 365 'getelementptr' 'Layer1_Weights_CPU_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 366 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:32]   --->   Operation 366 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_14 : Operation 367 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:40]   --->   Operation 367 'fadd' 'somme_3' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/2] (12.3ns)   --->   "%mul27_1_4 = fmul i32 %Layer1_Weights_CPU_load_9, i32 %bitcast_ln41_9" [cnn_lenet.cpp:40]   --->   Operation 368 'fmul' 'mul27_1_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln41_10 = bitcast i32 %Layer1_Neurons_CPU_load_10" [cnn_lenet.cpp:41]   --->   Operation 369 'bitcast' 'bitcast_ln41_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 370 [2/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %Layer1_Weights_CPU_load_10, i32 %bitcast_ln41_10" [cnn_lenet.cpp:40]   --->   Operation 370 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_11 = load i10 %Layer1_Neurons_CPU_addr_11" [cnn_lenet.cpp:41]   --->   Operation 371 'load' 'Layer1_Neurons_CPU_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_14 : Operation 372 [1/1] (1.87ns)   --->   "%add_ln41_33 = add i7 %zext_ln41_1, i7 60" [cnn_lenet.cpp:41]   --->   Operation 372 'add' 'add_ln41_33' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln41_26 = zext i7 %add_ln41_33" [cnn_lenet.cpp:41]   --->   Operation 373 'zext' 'zext_ln41_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (1.73ns)   --->   "%add_ln41_12 = add i10 %zext_ln41_26, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 374 'add' 'add_ln41_12' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln41_27 = zext i10 %add_ln41_12" [cnn_lenet.cpp:41]   --->   Operation 375 'zext' 'zext_ln41_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_12 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_27" [cnn_lenet.cpp:41]   --->   Operation 376 'getelementptr' 'Layer1_Neurons_CPU_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 377 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_12 = load i10 %Layer1_Neurons_CPU_addr_12" [cnn_lenet.cpp:41]   --->   Operation 377 'load' 'Layer1_Neurons_CPU_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 378 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_12 = load i8 %Layer1_Weights_CPU_addr_14" [cnn_lenet.cpp:32]   --->   Operation 378 'load' 'Layer1_Weights_CPU_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_15 : Operation 379 [1/1] (1.91ns)   --->   "%empty_214 = add i8 %empty, i8 14" [cnn_lenet.cpp:32]   --->   Operation 379 'add' 'empty_214' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%p_cast74 = zext i8 %empty_214" [cnn_lenet.cpp:32]   --->   Operation 380 'zext' 'p_cast74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_15 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast74" [cnn_lenet.cpp:32]   --->   Operation 381 'getelementptr' 'Layer1_Weights_CPU_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 382 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:32]   --->   Operation 382 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_15 : Operation 383 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:40]   --->   Operation 383 'fadd' 'somme_3' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/2] (12.3ns)   --->   "%mul27_2 = fmul i32 %Layer1_Weights_CPU_load_10, i32 %bitcast_ln41_10" [cnn_lenet.cpp:40]   --->   Operation 384 'fmul' 'mul27_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln41_11 = bitcast i32 %Layer1_Neurons_CPU_load_11" [cnn_lenet.cpp:41]   --->   Operation 385 'bitcast' 'bitcast_ln41_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 386 [2/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %Layer1_Weights_CPU_load_11, i32 %bitcast_ln41_11" [cnn_lenet.cpp:40]   --->   Operation 386 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_12 = load i10 %Layer1_Neurons_CPU_addr_12" [cnn_lenet.cpp:41]   --->   Operation 387 'load' 'Layer1_Neurons_CPU_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_15 : Operation 388 [1/1] (1.87ns)   --->   "%add_ln41_34 = add i7 %zext_ln41_1, i7 61" [cnn_lenet.cpp:41]   --->   Operation 388 'add' 'add_ln41_34' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln41_28 = zext i7 %add_ln41_34" [cnn_lenet.cpp:41]   --->   Operation 389 'zext' 'zext_ln41_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (1.73ns)   --->   "%add_ln41_13 = add i10 %zext_ln41_28, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 390 'add' 'add_ln41_13' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln41_29 = zext i10 %add_ln41_13" [cnn_lenet.cpp:41]   --->   Operation 391 'zext' 'zext_ln41_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_13 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_29" [cnn_lenet.cpp:41]   --->   Operation 392 'getelementptr' 'Layer1_Neurons_CPU_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 393 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_13 = load i10 %Layer1_Neurons_CPU_addr_13" [cnn_lenet.cpp:41]   --->   Operation 393 'load' 'Layer1_Neurons_CPU_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 394 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_13 = load i8 %Layer1_Weights_CPU_addr_15" [cnn_lenet.cpp:32]   --->   Operation 394 'load' 'Layer1_Weights_CPU_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_16 : Operation 395 [1/1] (1.91ns)   --->   "%empty_215 = add i8 %empty, i8 15" [cnn_lenet.cpp:32]   --->   Operation 395 'add' 'empty_215' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%p_cast75 = zext i8 %empty_215" [cnn_lenet.cpp:32]   --->   Operation 396 'zext' 'p_cast75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_16 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast75" [cnn_lenet.cpp:32]   --->   Operation 397 'getelementptr' 'Layer1_Weights_CPU_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 398 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:32]   --->   Operation 398 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_16 : Operation 399 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:40]   --->   Operation 399 'fadd' 'somme_3' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [1/2] (12.3ns)   --->   "%mul27_2_1 = fmul i32 %Layer1_Weights_CPU_load_11, i32 %bitcast_ln41_11" [cnn_lenet.cpp:40]   --->   Operation 400 'fmul' 'mul27_2_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln41_12 = bitcast i32 %Layer1_Neurons_CPU_load_12" [cnn_lenet.cpp:41]   --->   Operation 401 'bitcast' 'bitcast_ln41_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 402 [2/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %Layer1_Weights_CPU_load_12, i32 %bitcast_ln41_12" [cnn_lenet.cpp:40]   --->   Operation 402 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_13 = load i10 %Layer1_Neurons_CPU_addr_13" [cnn_lenet.cpp:41]   --->   Operation 403 'load' 'Layer1_Neurons_CPU_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_16 : Operation 404 [1/1] (1.87ns)   --->   "%add_ln41_35 = add i7 %zext_ln41_1, i7 62" [cnn_lenet.cpp:41]   --->   Operation 404 'add' 'add_ln41_35' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln41_30 = zext i7 %add_ln41_35" [cnn_lenet.cpp:41]   --->   Operation 405 'zext' 'zext_ln41_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (1.73ns)   --->   "%add_ln41_14 = add i10 %zext_ln41_30, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 406 'add' 'add_ln41_14' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln41_31 = zext i10 %add_ln41_14" [cnn_lenet.cpp:41]   --->   Operation 407 'zext' 'zext_ln41_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_14 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_31" [cnn_lenet.cpp:41]   --->   Operation 408 'getelementptr' 'Layer1_Neurons_CPU_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 409 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_14 = load i10 %Layer1_Neurons_CPU_addr_14" [cnn_lenet.cpp:41]   --->   Operation 409 'load' 'Layer1_Neurons_CPU_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 410 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_14 = load i8 %Layer1_Weights_CPU_addr_16" [cnn_lenet.cpp:32]   --->   Operation 410 'load' 'Layer1_Weights_CPU_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_17 : Operation 411 [1/1] (1.91ns)   --->   "%empty_216 = add i8 %empty, i8 16" [cnn_lenet.cpp:32]   --->   Operation 411 'add' 'empty_216' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%p_cast76 = zext i8 %empty_216" [cnn_lenet.cpp:32]   --->   Operation 412 'zext' 'p_cast76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_17 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast76" [cnn_lenet.cpp:32]   --->   Operation 413 'getelementptr' 'Layer1_Weights_CPU_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 414 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:32]   --->   Operation 414 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_17 : Operation 415 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme_2, i32 %mul27_5" [cnn_lenet.cpp:40]   --->   Operation 415 'fadd' 'somme_3' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [1/2] (12.3ns)   --->   "%mul27_2_2 = fmul i32 %Layer1_Weights_CPU_load_12, i32 %bitcast_ln41_12" [cnn_lenet.cpp:40]   --->   Operation 416 'fmul' 'mul27_2_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln41_13 = bitcast i32 %Layer1_Neurons_CPU_load_13" [cnn_lenet.cpp:41]   --->   Operation 417 'bitcast' 'bitcast_ln41_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 418 [2/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %Layer1_Weights_CPU_load_13, i32 %bitcast_ln41_13" [cnn_lenet.cpp:40]   --->   Operation 418 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_14 = load i10 %Layer1_Neurons_CPU_addr_14" [cnn_lenet.cpp:41]   --->   Operation 419 'load' 'Layer1_Neurons_CPU_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_17 : Operation 420 [1/1] (1.87ns)   --->   "%add_ln41_36 = add i7 %zext_ln41_1, i7 87" [cnn_lenet.cpp:41]   --->   Operation 420 'add' 'add_ln41_36' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln41_32 = zext i7 %add_ln41_36" [cnn_lenet.cpp:41]   --->   Operation 421 'zext' 'zext_ln41_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (1.73ns)   --->   "%add_ln41_15 = add i10 %zext_ln41_32, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 422 'add' 'add_ln41_15' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln41_33 = zext i10 %add_ln41_15" [cnn_lenet.cpp:41]   --->   Operation 423 'zext' 'zext_ln41_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_15 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_33" [cnn_lenet.cpp:41]   --->   Operation 424 'getelementptr' 'Layer1_Neurons_CPU_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 425 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_15 = load i10 %Layer1_Neurons_CPU_addr_15" [cnn_lenet.cpp:41]   --->   Operation 425 'load' 'Layer1_Neurons_CPU_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 426 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_15 = load i8 %Layer1_Weights_CPU_addr_17" [cnn_lenet.cpp:32]   --->   Operation 426 'load' 'Layer1_Weights_CPU_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_18 : Operation 427 [1/1] (1.91ns)   --->   "%empty_217 = add i8 %empty, i8 17" [cnn_lenet.cpp:32]   --->   Operation 427 'add' 'empty_217' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast77 = zext i8 %empty_217" [cnn_lenet.cpp:32]   --->   Operation 428 'zext' 'p_cast77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_18 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast77" [cnn_lenet.cpp:32]   --->   Operation 429 'getelementptr' 'Layer1_Weights_CPU_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 430 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:32]   --->   Operation 430 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_18 : Operation 431 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:40]   --->   Operation 431 'fadd' 'somme_4' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 432 [1/2] (12.3ns)   --->   "%mul27_2_3 = fmul i32 %Layer1_Weights_CPU_load_13, i32 %bitcast_ln41_13" [cnn_lenet.cpp:40]   --->   Operation 432 'fmul' 'mul27_2_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln41_14 = bitcast i32 %Layer1_Neurons_CPU_load_14" [cnn_lenet.cpp:41]   --->   Operation 433 'bitcast' 'bitcast_ln41_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 434 [2/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %Layer1_Weights_CPU_load_14, i32 %bitcast_ln41_14" [cnn_lenet.cpp:40]   --->   Operation 434 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 435 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_15 = load i10 %Layer1_Neurons_CPU_addr_15" [cnn_lenet.cpp:41]   --->   Operation 435 'load' 'Layer1_Neurons_CPU_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_18 : Operation 436 [1/1] (1.87ns)   --->   "%add_ln41_37 = add i7 %zext_ln41_1, i7 88" [cnn_lenet.cpp:41]   --->   Operation 436 'add' 'add_ln41_37' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln41_34 = zext i7 %add_ln41_37" [cnn_lenet.cpp:41]   --->   Operation 437 'zext' 'zext_ln41_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (1.73ns)   --->   "%add_ln41_16 = add i10 %zext_ln41_34, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 438 'add' 'add_ln41_16' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln41_35 = zext i10 %add_ln41_16" [cnn_lenet.cpp:41]   --->   Operation 439 'zext' 'zext_ln41_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_16 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_35" [cnn_lenet.cpp:41]   --->   Operation 440 'getelementptr' 'Layer1_Neurons_CPU_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 441 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_16 = load i10 %Layer1_Neurons_CPU_addr_16" [cnn_lenet.cpp:41]   --->   Operation 441 'load' 'Layer1_Neurons_CPU_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 442 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_16 = load i8 %Layer1_Weights_CPU_addr_18" [cnn_lenet.cpp:32]   --->   Operation 442 'load' 'Layer1_Weights_CPU_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_19 : Operation 443 [1/1] (1.91ns)   --->   "%empty_218 = add i8 %empty, i8 18" [cnn_lenet.cpp:32]   --->   Operation 443 'add' 'empty_218' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%p_cast78 = zext i8 %empty_218" [cnn_lenet.cpp:32]   --->   Operation 444 'zext' 'p_cast78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_19 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast78" [cnn_lenet.cpp:32]   --->   Operation 445 'getelementptr' 'Layer1_Weights_CPU_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 446 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:32]   --->   Operation 446 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_19 : Operation 447 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:40]   --->   Operation 447 'fadd' 'somme_4' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 448 [1/2] (12.3ns)   --->   "%mul27_2_4 = fmul i32 %Layer1_Weights_CPU_load_14, i32 %bitcast_ln41_14" [cnn_lenet.cpp:40]   --->   Operation 448 'fmul' 'mul27_2_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln41_15 = bitcast i32 %Layer1_Neurons_CPU_load_15" [cnn_lenet.cpp:41]   --->   Operation 449 'bitcast' 'bitcast_ln41_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 450 [2/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %Layer1_Weights_CPU_load_15, i32 %bitcast_ln41_15" [cnn_lenet.cpp:40]   --->   Operation 450 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 451 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_16 = load i10 %Layer1_Neurons_CPU_addr_16" [cnn_lenet.cpp:41]   --->   Operation 451 'load' 'Layer1_Neurons_CPU_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_19 : Operation 452 [1/1] (1.87ns)   --->   "%add_ln41_38 = add i7 %zext_ln41_1, i7 89" [cnn_lenet.cpp:41]   --->   Operation 452 'add' 'add_ln41_38' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln41_36 = zext i7 %add_ln41_38" [cnn_lenet.cpp:41]   --->   Operation 453 'zext' 'zext_ln41_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (1.73ns)   --->   "%add_ln41_17 = add i10 %zext_ln41_36, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 454 'add' 'add_ln41_17' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln41_37 = zext i10 %add_ln41_17" [cnn_lenet.cpp:41]   --->   Operation 455 'zext' 'zext_ln41_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_17 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_37" [cnn_lenet.cpp:41]   --->   Operation 456 'getelementptr' 'Layer1_Neurons_CPU_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 457 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_17 = load i10 %Layer1_Neurons_CPU_addr_17" [cnn_lenet.cpp:41]   --->   Operation 457 'load' 'Layer1_Neurons_CPU_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 458 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_17 = load i8 %Layer1_Weights_CPU_addr_19" [cnn_lenet.cpp:32]   --->   Operation 458 'load' 'Layer1_Weights_CPU_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_20 : Operation 459 [1/1] (1.91ns)   --->   "%empty_219 = add i8 %empty, i8 19" [cnn_lenet.cpp:32]   --->   Operation 459 'add' 'empty_219' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 460 [1/1] (0.00ns)   --->   "%p_cast79 = zext i8 %empty_219" [cnn_lenet.cpp:32]   --->   Operation 460 'zext' 'p_cast79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_20 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast79" [cnn_lenet.cpp:32]   --->   Operation 461 'getelementptr' 'Layer1_Weights_CPU_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 462 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:32]   --->   Operation 462 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_20 : Operation 463 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:40]   --->   Operation 463 'fadd' 'somme_4' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [1/2] (12.3ns)   --->   "%mul27_3 = fmul i32 %Layer1_Weights_CPU_load_15, i32 %bitcast_ln41_15" [cnn_lenet.cpp:40]   --->   Operation 464 'fmul' 'mul27_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln41_16 = bitcast i32 %Layer1_Neurons_CPU_load_16" [cnn_lenet.cpp:41]   --->   Operation 465 'bitcast' 'bitcast_ln41_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 466 [2/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %Layer1_Weights_CPU_load_16, i32 %bitcast_ln41_16" [cnn_lenet.cpp:40]   --->   Operation 466 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_17 = load i10 %Layer1_Neurons_CPU_addr_17" [cnn_lenet.cpp:41]   --->   Operation 467 'load' 'Layer1_Neurons_CPU_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_20 : Operation 468 [1/1] (1.87ns)   --->   "%add_ln41_39 = add i7 %zext_ln41_1, i7 90" [cnn_lenet.cpp:41]   --->   Operation 468 'add' 'add_ln41_39' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln41_38 = zext i7 %add_ln41_39" [cnn_lenet.cpp:41]   --->   Operation 469 'zext' 'zext_ln41_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (1.73ns)   --->   "%add_ln41_18 = add i10 %zext_ln41_38, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 470 'add' 'add_ln41_18' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln41_39 = zext i10 %add_ln41_18" [cnn_lenet.cpp:41]   --->   Operation 471 'zext' 'zext_ln41_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_18 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_39" [cnn_lenet.cpp:41]   --->   Operation 472 'getelementptr' 'Layer1_Neurons_CPU_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 473 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_18 = load i10 %Layer1_Neurons_CPU_addr_18" [cnn_lenet.cpp:41]   --->   Operation 473 'load' 'Layer1_Neurons_CPU_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 474 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_18 = load i8 %Layer1_Weights_CPU_addr_20" [cnn_lenet.cpp:32]   --->   Operation 474 'load' 'Layer1_Weights_CPU_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_21 : Operation 475 [1/1] (1.91ns)   --->   "%empty_220 = add i8 %empty, i8 20" [cnn_lenet.cpp:32]   --->   Operation 475 'add' 'empty_220' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%p_cast80 = zext i8 %empty_220" [cnn_lenet.cpp:32]   --->   Operation 476 'zext' 'p_cast80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_21 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast80" [cnn_lenet.cpp:32]   --->   Operation 477 'getelementptr' 'Layer1_Weights_CPU_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 478 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:32]   --->   Operation 478 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_21 : Operation 479 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul27_6" [cnn_lenet.cpp:40]   --->   Operation 479 'fadd' 'somme_4' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 480 [1/2] (12.3ns)   --->   "%mul27_3_1 = fmul i32 %Layer1_Weights_CPU_load_16, i32 %bitcast_ln41_16" [cnn_lenet.cpp:40]   --->   Operation 480 'fmul' 'mul27_3_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln41_17 = bitcast i32 %Layer1_Neurons_CPU_load_17" [cnn_lenet.cpp:41]   --->   Operation 481 'bitcast' 'bitcast_ln41_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 482 [2/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %Layer1_Weights_CPU_load_17, i32 %bitcast_ln41_17" [cnn_lenet.cpp:40]   --->   Operation 482 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 483 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_18 = load i10 %Layer1_Neurons_CPU_addr_18" [cnn_lenet.cpp:41]   --->   Operation 483 'load' 'Layer1_Neurons_CPU_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_21 : Operation 484 [1/1] (1.87ns)   --->   "%add_ln41_40 = add i7 %zext_ln41_1, i7 91" [cnn_lenet.cpp:41]   --->   Operation 484 'add' 'add_ln41_40' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln41_40 = zext i7 %add_ln41_40" [cnn_lenet.cpp:41]   --->   Operation 485 'zext' 'zext_ln41_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (1.73ns)   --->   "%add_ln41_19 = add i10 %zext_ln41_40, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 486 'add' 'add_ln41_19' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln41_41 = zext i10 %add_ln41_19" [cnn_lenet.cpp:41]   --->   Operation 487 'zext' 'zext_ln41_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_19 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_41" [cnn_lenet.cpp:41]   --->   Operation 488 'getelementptr' 'Layer1_Neurons_CPU_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 489 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_19 = load i10 %Layer1_Neurons_CPU_addr_19" [cnn_lenet.cpp:41]   --->   Operation 489 'load' 'Layer1_Neurons_CPU_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 490 [1/1] (1.91ns)   --->   "%empty_200 = add i8 %empty, i8 21" [cnn_lenet.cpp:32]   --->   Operation 490 'add' 'empty_200' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_200" [cnn_lenet.cpp:32]   --->   Operation 491 'zext' 'p_cast60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 492 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_1 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast60" [cnn_lenet.cpp:32]   --->   Operation 492 'getelementptr' 'Layer1_Weights_CPU_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 493 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_19 = load i8 %Layer1_Weights_CPU_addr_21" [cnn_lenet.cpp:32]   --->   Operation 493 'load' 'Layer1_Weights_CPU_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_22 : Operation 494 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:32]   --->   Operation 494 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %tmp_2" [cnn_lenet.cpp:41]   --->   Operation 495 'zext' 'zext_ln41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 496 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:40]   --->   Operation 496 'fadd' 'somme_5' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 497 [1/2] (12.3ns)   --->   "%mul27_3_2 = fmul i32 %Layer1_Weights_CPU_load_17, i32 %bitcast_ln41_17" [cnn_lenet.cpp:40]   --->   Operation 497 'fmul' 'mul27_3_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln41_18 = bitcast i32 %Layer1_Neurons_CPU_load_18" [cnn_lenet.cpp:41]   --->   Operation 498 'bitcast' 'bitcast_ln41_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 499 [2/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %Layer1_Weights_CPU_load_18, i32 %bitcast_ln41_18" [cnn_lenet.cpp:40]   --->   Operation 499 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 500 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_19 = load i10 %Layer1_Neurons_CPU_addr_19" [cnn_lenet.cpp:41]   --->   Operation 500 'load' 'Layer1_Neurons_CPU_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_22 : Operation 501 [1/1] (1.91ns)   --->   "%add_ln41_41 = add i8 %zext_ln41, i8 116" [cnn_lenet.cpp:41]   --->   Operation 501 'add' 'add_ln41_41' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln41_42 = zext i8 %add_ln41_41" [cnn_lenet.cpp:41]   --->   Operation 502 'zext' 'zext_ln41_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 503 [1/1] (1.73ns)   --->   "%add_ln41_20 = add i10 %zext_ln41_42, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 503 'add' 'add_ln41_20' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln41_43 = zext i10 %add_ln41_20" [cnn_lenet.cpp:41]   --->   Operation 504 'zext' 'zext_ln41_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_20 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_43" [cnn_lenet.cpp:41]   --->   Operation 505 'getelementptr' 'Layer1_Neurons_CPU_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 506 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_20 = load i10 %Layer1_Neurons_CPU_addr_20" [cnn_lenet.cpp:41]   --->   Operation 506 'load' 'Layer1_Neurons_CPU_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 507 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_20 = load i8 %Layer1_Weights_CPU_addr_1" [cnn_lenet.cpp:32]   --->   Operation 507 'load' 'Layer1_Weights_CPU_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_23 : Operation 508 [1/1] (1.91ns)   --->   "%empty_221 = add i8 %empty, i8 22" [cnn_lenet.cpp:32]   --->   Operation 508 'add' 'empty_221' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%p_cast81 = zext i8 %empty_221" [cnn_lenet.cpp:32]   --->   Operation 509 'zext' 'p_cast81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_22 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast81" [cnn_lenet.cpp:32]   --->   Operation 510 'getelementptr' 'Layer1_Weights_CPU_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 511 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:32]   --->   Operation 511 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_23 : Operation 512 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:40]   --->   Operation 512 'fadd' 'somme_5' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 513 [1/2] (12.3ns)   --->   "%mul27_3_3 = fmul i32 %Layer1_Weights_CPU_load_18, i32 %bitcast_ln41_18" [cnn_lenet.cpp:40]   --->   Operation 513 'fmul' 'mul27_3_3' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%bitcast_ln41_19 = bitcast i32 %Layer1_Neurons_CPU_load_19" [cnn_lenet.cpp:41]   --->   Operation 514 'bitcast' 'bitcast_ln41_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 515 [2/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %Layer1_Weights_CPU_load_19, i32 %bitcast_ln41_19" [cnn_lenet.cpp:40]   --->   Operation 515 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 516 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_20 = load i10 %Layer1_Neurons_CPU_addr_20" [cnn_lenet.cpp:41]   --->   Operation 516 'load' 'Layer1_Neurons_CPU_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_23 : Operation 517 [1/1] (1.91ns)   --->   "%add_ln41_42 = add i8 %zext_ln41, i8 117" [cnn_lenet.cpp:41]   --->   Operation 517 'add' 'add_ln41_42' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln41_44 = zext i8 %add_ln41_42" [cnn_lenet.cpp:41]   --->   Operation 518 'zext' 'zext_ln41_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 519 [1/1] (1.73ns)   --->   "%add_ln41_21 = add i10 %zext_ln41_44, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 519 'add' 'add_ln41_21' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln41_45 = zext i10 %add_ln41_21" [cnn_lenet.cpp:41]   --->   Operation 520 'zext' 'zext_ln41_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_21 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_45" [cnn_lenet.cpp:41]   --->   Operation 521 'getelementptr' 'Layer1_Neurons_CPU_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 522 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_21 = load i10 %Layer1_Neurons_CPU_addr_21" [cnn_lenet.cpp:41]   --->   Operation 522 'load' 'Layer1_Neurons_CPU_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 523 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_21 = load i8 %Layer1_Weights_CPU_addr_22" [cnn_lenet.cpp:32]   --->   Operation 523 'load' 'Layer1_Weights_CPU_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_24 : Operation 524 [1/1] (1.91ns)   --->   "%empty_222 = add i8 %empty, i8 23" [cnn_lenet.cpp:32]   --->   Operation 524 'add' 'empty_222' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 525 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_222" [cnn_lenet.cpp:32]   --->   Operation 525 'zext' 'p_cast82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 526 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_23 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast82" [cnn_lenet.cpp:32]   --->   Operation 526 'getelementptr' 'Layer1_Weights_CPU_addr_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 527 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:32]   --->   Operation 527 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_24 : Operation 528 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:40]   --->   Operation 528 'fadd' 'somme_5' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 529 [1/2] (12.3ns)   --->   "%mul27_3_4 = fmul i32 %Layer1_Weights_CPU_load_19, i32 %bitcast_ln41_19" [cnn_lenet.cpp:40]   --->   Operation 529 'fmul' 'mul27_3_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln41_20 = bitcast i32 %Layer1_Neurons_CPU_load_20" [cnn_lenet.cpp:41]   --->   Operation 530 'bitcast' 'bitcast_ln41_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 531 [2/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %Layer1_Weights_CPU_load_20, i32 %bitcast_ln41_20" [cnn_lenet.cpp:40]   --->   Operation 531 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 532 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_21 = load i10 %Layer1_Neurons_CPU_addr_21" [cnn_lenet.cpp:41]   --->   Operation 532 'load' 'Layer1_Neurons_CPU_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_24 : Operation 533 [1/1] (1.91ns)   --->   "%add_ln41_43 = add i8 %zext_ln41, i8 118" [cnn_lenet.cpp:41]   --->   Operation 533 'add' 'add_ln41_43' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln41_46 = zext i8 %add_ln41_43" [cnn_lenet.cpp:41]   --->   Operation 534 'zext' 'zext_ln41_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 535 [1/1] (1.73ns)   --->   "%add_ln41_22 = add i10 %zext_ln41_46, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 535 'add' 'add_ln41_22' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln41_47 = zext i10 %add_ln41_22" [cnn_lenet.cpp:41]   --->   Operation 536 'zext' 'zext_ln41_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_22 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_47" [cnn_lenet.cpp:41]   --->   Operation 537 'getelementptr' 'Layer1_Neurons_CPU_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 538 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_22 = load i10 %Layer1_Neurons_CPU_addr_22" [cnn_lenet.cpp:41]   --->   Operation 538 'load' 'Layer1_Neurons_CPU_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 539 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_22 = load i8 %Layer1_Weights_CPU_addr_23" [cnn_lenet.cpp:32]   --->   Operation 539 'load' 'Layer1_Weights_CPU_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_25 : Operation 540 [1/1] (1.91ns)   --->   "%empty_223 = add i8 %empty, i8 24" [cnn_lenet.cpp:32]   --->   Operation 540 'add' 'empty_223' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 541 [1/1] (0.00ns)   --->   "%p_cast83 = zext i8 %empty_223" [cnn_lenet.cpp:32]   --->   Operation 541 'zext' 'p_cast83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 542 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_24 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast83" [cnn_lenet.cpp:32]   --->   Operation 542 'getelementptr' 'Layer1_Weights_CPU_addr_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 543 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:32]   --->   Operation 543 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_25 : Operation 544 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul27_7" [cnn_lenet.cpp:40]   --->   Operation 544 'fadd' 'somme_5' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 545 [1/2] (12.3ns)   --->   "%mul27_4 = fmul i32 %Layer1_Weights_CPU_load_20, i32 %bitcast_ln41_20" [cnn_lenet.cpp:40]   --->   Operation 545 'fmul' 'mul27_4' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln41_21 = bitcast i32 %Layer1_Neurons_CPU_load_21" [cnn_lenet.cpp:41]   --->   Operation 546 'bitcast' 'bitcast_ln41_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 547 [2/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %Layer1_Weights_CPU_load_21, i32 %bitcast_ln41_21" [cnn_lenet.cpp:40]   --->   Operation 547 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 548 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_22 = load i10 %Layer1_Neurons_CPU_addr_22" [cnn_lenet.cpp:41]   --->   Operation 548 'load' 'Layer1_Neurons_CPU_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_25 : Operation 549 [1/1] (1.91ns)   --->   "%add_ln41_44 = add i8 %zext_ln41, i8 119" [cnn_lenet.cpp:41]   --->   Operation 549 'add' 'add_ln41_44' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln41_48 = zext i8 %add_ln41_44" [cnn_lenet.cpp:41]   --->   Operation 550 'zext' 'zext_ln41_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 551 [1/1] (1.73ns)   --->   "%add_ln41_23 = add i10 %zext_ln41_48, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 551 'add' 'add_ln41_23' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln41_49 = zext i10 %add_ln41_23" [cnn_lenet.cpp:41]   --->   Operation 552 'zext' 'zext_ln41_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_23 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_49" [cnn_lenet.cpp:41]   --->   Operation 553 'getelementptr' 'Layer1_Neurons_CPU_addr_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 554 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_23 = load i10 %Layer1_Neurons_CPU_addr_23" [cnn_lenet.cpp:41]   --->   Operation 554 'load' 'Layer1_Neurons_CPU_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_25 : Operation 555 [1/1] (1.91ns)   --->   "%add_ln41_45 = add i8 %zext_ln41, i8 120" [cnn_lenet.cpp:41]   --->   Operation 555 'add' 'add_ln41_45' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln41_50 = zext i8 %add_ln41_45" [cnn_lenet.cpp:41]   --->   Operation 556 'zext' 'zext_ln41_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 557 [1/1] (1.73ns)   --->   "%add_ln41_24 = add i10 %zext_ln41_50, i10 %empty_226" [cnn_lenet.cpp:41]   --->   Operation 557 'add' 'add_ln41_24' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 558 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_23 = load i8 %Layer1_Weights_CPU_addr_24" [cnn_lenet.cpp:32]   --->   Operation 558 'load' 'Layer1_Weights_CPU_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_26 : Operation 559 [1/1] (1.91ns)   --->   "%empty_224 = add i8 %empty, i8 25" [cnn_lenet.cpp:32]   --->   Operation 559 'add' 'empty_224' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%p_cast84 = zext i8 %empty_224" [cnn_lenet.cpp:32]   --->   Operation 560 'zext' 'p_cast84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%Layer1_Weights_CPU_addr_25 = getelementptr i32 %Layer1_Weights_CPU, i64 0, i64 %p_cast84" [cnn_lenet.cpp:32]   --->   Operation 561 'getelementptr' 'Layer1_Weights_CPU_addr_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 562 [2/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:32]   --->   Operation 562 'load' 'Layer1_Weights_CPU_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_26 : Operation 563 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:40]   --->   Operation 563 'fadd' 'somme_6' <Predicate = (!icmp_ln32)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 564 [1/2] (12.3ns)   --->   "%mul27_4_1 = fmul i32 %Layer1_Weights_CPU_load_21, i32 %bitcast_ln41_21" [cnn_lenet.cpp:40]   --->   Operation 564 'fmul' 'mul27_4_1' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln41_22 = bitcast i32 %Layer1_Neurons_CPU_load_22" [cnn_lenet.cpp:41]   --->   Operation 565 'bitcast' 'bitcast_ln41_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 566 [2/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %Layer1_Weights_CPU_load_22, i32 %bitcast_ln41_22" [cnn_lenet.cpp:40]   --->   Operation 566 'fmul' 'mul27_4_2' <Predicate = (!icmp_ln32)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 567 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_23 = load i10 %Layer1_Neurons_CPU_addr_23" [cnn_lenet.cpp:41]   --->   Operation 567 'load' 'Layer1_Neurons_CPU_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>
ST_26 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln41_51 = zext i10 %add_ln41_24" [cnn_lenet.cpp:41]   --->   Operation 568 'zext' 'zext_ln41_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%Layer1_Neurons_CPU_addr_24 = getelementptr i32 %Layer1_Neurons_CPU, i64 0, i64 %zext_ln41_51" [cnn_lenet.cpp:41]   --->   Operation 569 'getelementptr' 'Layer1_Neurons_CPU_addr_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 570 [2/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_24 = load i10 %Layer1_Neurons_CPU_addr_24" [cnn_lenet.cpp:41]   --->   Operation 570 'load' 'Layer1_Neurons_CPU_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 571 [1/2] (3.25ns)   --->   "%Layer1_Weights_CPU_load_24 = load i8 %Layer1_Weights_CPU_addr_25" [cnn_lenet.cpp:32]   --->   Operation 571 'load' 'Layer1_Weights_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 156> <ROM>
ST_27 : Operation 572 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:40]   --->   Operation 572 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 573 [1/2] (12.3ns)   --->   "%mul27_4_2 = fmul i32 %Layer1_Weights_CPU_load_22, i32 %bitcast_ln41_22" [cnn_lenet.cpp:40]   --->   Operation 573 'fmul' 'mul27_4_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln41_23 = bitcast i32 %Layer1_Neurons_CPU_load_23" [cnn_lenet.cpp:41]   --->   Operation 574 'bitcast' 'bitcast_ln41_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 575 [2/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %Layer1_Weights_CPU_load_23, i32 %bitcast_ln41_23" [cnn_lenet.cpp:40]   --->   Operation 575 'fmul' 'mul27_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 576 [1/2] (3.25ns)   --->   "%Layer1_Neurons_CPU_load_24 = load i10 %Layer1_Neurons_CPU_addr_24" [cnn_lenet.cpp:41]   --->   Operation 576 'load' 'Layer1_Neurons_CPU_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 841> <RAM>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 577 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:40]   --->   Operation 577 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [1/2] (12.3ns)   --->   "%mul27_4_3 = fmul i32 %Layer1_Weights_CPU_load_23, i32 %bitcast_ln41_23" [cnn_lenet.cpp:40]   --->   Operation 578 'fmul' 'mul27_4_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%bitcast_ln41_24 = bitcast i32 %Layer1_Neurons_CPU_load_24" [cnn_lenet.cpp:41]   --->   Operation 579 'bitcast' 'bitcast_ln41_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [2/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %Layer1_Weights_CPU_load_24, i32 %bitcast_ln41_24" [cnn_lenet.cpp:40]   --->   Operation 580 'fmul' 'mul27_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 581 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul27_1" [cnn_lenet.cpp:40]   --->   Operation 581 'fadd' 'somme_6' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 582 [1/2] (12.3ns)   --->   "%mul27_4_4 = fmul i32 %Layer1_Weights_CPU_load_24, i32 %bitcast_ln41_24" [cnn_lenet.cpp:40]   --->   Operation 582 'fmul' 'mul27_4_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 583 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:40]   --->   Operation 583 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 584 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:40]   --->   Operation 584 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 585 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:40]   --->   Operation 585 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 586 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul27_1_1" [cnn_lenet.cpp:40]   --->   Operation 586 'fadd' 'somme_7' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 587 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:40]   --->   Operation 587 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 588 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:40]   --->   Operation 588 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 589 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:40]   --->   Operation 589 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 590 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul27_1_2" [cnn_lenet.cpp:40]   --->   Operation 590 'fadd' 'somme_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 591 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:40]   --->   Operation 591 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 592 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:40]   --->   Operation 592 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 593 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:40]   --->   Operation 593 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 594 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul27_1_3" [cnn_lenet.cpp:40]   --->   Operation 594 'fadd' 'somme_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 595 [4/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:40]   --->   Operation 595 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 596 [3/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:40]   --->   Operation 596 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 597 [2/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:40]   --->   Operation 597 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 598 [1/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_9, i32 %mul27_1_4" [cnn_lenet.cpp:40]   --->   Operation 598 'fadd' 'somme_151' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 599 [4/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:40]   --->   Operation 599 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 600 [3/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:40]   --->   Operation 600 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 601 [2/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:40]   --->   Operation 601 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 602 [1/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul27_2" [cnn_lenet.cpp:40]   --->   Operation 602 'fadd' 'somme_152' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 603 [4/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:40]   --->   Operation 603 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 604 [3/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:40]   --->   Operation 604 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 605 [2/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:40]   --->   Operation 605 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 606 [1/4] (10.5ns)   --->   "%somme_153 = fadd i32 %somme_152, i32 %mul27_2_1" [cnn_lenet.cpp:40]   --->   Operation 606 'fadd' 'somme_153' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 607 [4/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:40]   --->   Operation 607 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 608 [3/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:40]   --->   Operation 608 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 609 [2/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:40]   --->   Operation 609 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 610 [1/4] (10.5ns)   --->   "%somme_154 = fadd i32 %somme_153, i32 %mul27_2_2" [cnn_lenet.cpp:40]   --->   Operation 610 'fadd' 'somme_154' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 611 [4/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:40]   --->   Operation 611 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 612 [3/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:40]   --->   Operation 612 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 613 [2/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:40]   --->   Operation 613 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 614 [1/4] (10.5ns)   --->   "%somme_155 = fadd i32 %somme_154, i32 %mul27_2_3" [cnn_lenet.cpp:40]   --->   Operation 614 'fadd' 'somme_155' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 615 [4/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:40]   --->   Operation 615 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 616 [3/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:40]   --->   Operation 616 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 617 [2/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:40]   --->   Operation 617 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 618 [1/4] (10.5ns)   --->   "%somme_156 = fadd i32 %somme_155, i32 %mul27_2_4" [cnn_lenet.cpp:40]   --->   Operation 618 'fadd' 'somme_156' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 619 [4/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:40]   --->   Operation 619 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 620 [3/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:40]   --->   Operation 620 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 621 [2/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:40]   --->   Operation 621 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 622 [1/4] (10.5ns)   --->   "%somme_157 = fadd i32 %somme_156, i32 %mul27_3" [cnn_lenet.cpp:40]   --->   Operation 622 'fadd' 'somme_157' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 623 [4/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:40]   --->   Operation 623 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 624 [3/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:40]   --->   Operation 624 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 625 [2/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:40]   --->   Operation 625 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 626 [1/4] (10.5ns)   --->   "%somme_158 = fadd i32 %somme_157, i32 %mul27_3_1" [cnn_lenet.cpp:40]   --->   Operation 626 'fadd' 'somme_158' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 627 [4/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:40]   --->   Operation 627 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 628 [3/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:40]   --->   Operation 628 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 629 [2/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:40]   --->   Operation 629 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 630 [1/4] (10.5ns)   --->   "%somme_159 = fadd i32 %somme_158, i32 %mul27_3_2" [cnn_lenet.cpp:40]   --->   Operation 630 'fadd' 'somme_159' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 631 [4/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:40]   --->   Operation 631 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 632 [3/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:40]   --->   Operation 632 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 633 [2/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:40]   --->   Operation 633 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 634 [1/4] (10.5ns)   --->   "%somme_160 = fadd i32 %somme_159, i32 %mul27_3_3" [cnn_lenet.cpp:40]   --->   Operation 634 'fadd' 'somme_160' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 635 [4/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:40]   --->   Operation 635 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 636 [3/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:40]   --->   Operation 636 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 637 [2/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:40]   --->   Operation 637 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 638 [1/4] (10.5ns)   --->   "%somme_161 = fadd i32 %somme_160, i32 %mul27_3_4" [cnn_lenet.cpp:40]   --->   Operation 638 'fadd' 'somme_161' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 639 [4/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:40]   --->   Operation 639 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 640 [3/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:40]   --->   Operation 640 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 641 [2/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:40]   --->   Operation 641 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 642 [1/4] (10.5ns)   --->   "%somme_162 = fadd i32 %somme_161, i32 %mul27_4" [cnn_lenet.cpp:40]   --->   Operation 642 'fadd' 'somme_162' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 676 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 676 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 643 [4/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:40]   --->   Operation 643 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 644 [3/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:40]   --->   Operation 644 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 645 [2/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:40]   --->   Operation 645 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 646 [1/4] (10.5ns)   --->   "%somme_163 = fadd i32 %somme_162, i32 %mul27_4_1" [cnn_lenet.cpp:40]   --->   Operation 646 'fadd' 'somme_163' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 647 [4/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:40]   --->   Operation 647 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 648 [3/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:40]   --->   Operation 648 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 649 [2/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:40]   --->   Operation 649 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 650 [1/4] (10.5ns)   --->   "%somme_164 = fadd i32 %somme_163, i32 %mul27_4_2" [cnn_lenet.cpp:40]   --->   Operation 650 'fadd' 'somme_164' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 651 [4/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:40]   --->   Operation 651 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 652 [3/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:40]   --->   Operation 652 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 653 [2/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:40]   --->   Operation 653 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 654 [1/4] (10.5ns)   --->   "%somme_165 = fadd i32 %somme_164, i32 %mul27_4_3" [cnn_lenet.cpp:40]   --->   Operation 654 'fadd' 'somme_165' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 655 [4/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:40]   --->   Operation 655 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 656 [3/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:40]   --->   Operation 656 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 657 [2/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:40]   --->   Operation 657 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 658 [1/4] (10.5ns)   --->   "%somme_166 = fadd i32 %somme_165, i32 %mul27_4_4" [cnn_lenet.cpp:40]   --->   Operation 658 'fadd' 'somme_166' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.43>
ST_107 : Operation 659 [10/10] (5.43ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 659 'call' 'tmp' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 107> <Delay = 13.9>
ST_108 : Operation 660 [9/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 660 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 13.9>
ST_109 : Operation 661 [8/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 661 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 13.9>
ST_110 : Operation 662 [7/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 662 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 13.9>
ST_111 : Operation 663 [6/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 663 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 13.9>
ST_112 : Operation 664 [5/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 664 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 13.9>
ST_113 : Operation 665 [4/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 665 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 13.9>
ST_114 : Operation 666 [3/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 666 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 13.9>
ST_115 : Operation 667 [2/10] (13.9ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 667 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 7.50>
ST_116 : Operation 668 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_str"   --->   Operation 668 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 669 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 669 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 26, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:35]   --->   Operation 670 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 671 [1/10] (4.24ns)   --->   "%tmp = call i32 @SIGMOID, i32 %somme_166, i32 %sigmoidLUT_1" [cnn_lenet.cpp:44]   --->   Operation 671 'call' 'tmp' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i10 %add_ln44" [cnn_lenet.cpp:44]   --->   Operation 672 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 673 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln44" [cnn_lenet.cpp:44]   --->   Operation 673 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 674 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %tmp, i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:44]   --->   Operation 674 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_116 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln34 = br void %convolutionRow" [cnn_lenet.cpp:34]   --->   Operation 675 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 11.517ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten_load', cnn_lenet.cpp:33) on local variable 'indvar_flatten' [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', cnn_lenet.cpp:33) [30]  (1.915 ns)
	'select' operation 3 bit ('select_ln32', cnn_lenet.cpp:32) [36]  (0.980 ns)
	'mul' operation 8 bit ('empty', cnn_lenet.cpp:32) [43]  (3.780 ns)
	'or' operation 8 bit ('empty_201', cnn_lenet.cpp:32) [51]  (0.000 ns)
	'getelementptr' operation 8 bit ('Layer1_Weights_CPU_addr_2', cnn_lenet.cpp:32) [53]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Weights_CPU_load', cnn_lenet.cpp:32) on array 'Layer1_Weights_CPU' [54]  (3.254 ns)

 <State 2>: 12.508ns
The critical path consists of the following:
	'load' operation 4 bit ('j_load', cnn_lenet.cpp:29) on local variable 'j', cnn_lenet.cpp:29 [25]  (0.000 ns)
	'select' operation 4 bit ('select_ln29', cnn_lenet.cpp:29) [31]  (1.024 ns)
	'add' operation 4 bit ('add_ln33', cnn_lenet.cpp:33) [37]  (1.735 ns)
	'select' operation 4 bit ('select_ln33', cnn_lenet.cpp:33) [40]  (1.024 ns)
	'mul' operation 10 bit ('empty_226', cnn_lenet.cpp:33) [152]  (3.740 ns)
	'add' operation 10 bit ('add_ln41', cnn_lenet.cpp:41) [161]  (1.731 ns)
	'getelementptr' operation 10 bit ('Layer1_Neurons_CPU_addr', cnn_lenet.cpp:41) [163]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Neurons_CPU_load', cnn_lenet.cpp:41) on array 'Layer1_Neurons_CPU' [164]  (3.254 ns)

 <State 3>: 5.169ns
The critical path consists of the following:
	'add' operation 8 bit ('empty_202', cnn_lenet.cpp:32) [55]  (1.915 ns)
	'getelementptr' operation 8 bit ('Layer1_Weights_CPU_addr_3', cnn_lenet.cpp:32) [57]  (0.000 ns)
	'load' operation 32 bit ('Layer1_Weights_CPU_load_1', cnn_lenet.cpp:32) on array 'Layer1_Weights_CPU' [58]  (3.254 ns)

 <State 4>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn_lenet.cpp:40) [166]  (12.383 ns)

 <State 5>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn_lenet.cpp:40) [166]  (12.383 ns)

 <State 6>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_s', cnn_lenet.cpp:40) [173]  (12.383 ns)

 <State 7>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_5', cnn_lenet.cpp:40) [182]  (12.383 ns)

 <State 8>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_6', cnn_lenet.cpp:40) [191]  (12.383 ns)

 <State 9>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_7', cnn_lenet.cpp:40) [200]  (12.383 ns)

 <State 10>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1', cnn_lenet.cpp:40) [209]  (12.383 ns)

 <State 11>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_1', cnn_lenet.cpp:40) [218]  (12.383 ns)

 <State 12>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_2', cnn_lenet.cpp:40) [227]  (12.383 ns)

 <State 13>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_3', cnn_lenet.cpp:40) [236]  (12.383 ns)

 <State 14>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_1_4', cnn_lenet.cpp:40) [246]  (12.383 ns)

 <State 15>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2', cnn_lenet.cpp:40) [255]  (12.383 ns)

 <State 16>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_1', cnn_lenet.cpp:40) [264]  (12.383 ns)

 <State 17>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_2', cnn_lenet.cpp:40) [273]  (12.383 ns)

 <State 18>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_3', cnn_lenet.cpp:40) [282]  (12.383 ns)

 <State 19>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_2_4', cnn_lenet.cpp:40) [291]  (12.383 ns)

 <State 20>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3', cnn_lenet.cpp:40) [300]  (12.383 ns)

 <State 21>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_1', cnn_lenet.cpp:40) [309]  (12.383 ns)

 <State 22>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_2', cnn_lenet.cpp:40) [318]  (12.383 ns)

 <State 23>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_3', cnn_lenet.cpp:40) [327]  (12.383 ns)

 <State 24>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_3_4', cnn_lenet.cpp:40) [336]  (12.383 ns)

 <State 25>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4', cnn_lenet.cpp:40) [345]  (12.383 ns)

 <State 26>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_1', cnn_lenet.cpp:40) [354]  (12.383 ns)

 <State 27>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_2', cnn_lenet.cpp:40) [363]  (12.383 ns)

 <State 28>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_3', cnn_lenet.cpp:40) [372]  (12.383 ns)

 <State 29>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul27_4_4', cnn_lenet.cpp:40) [381]  (12.383 ns)

 <State 30>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [219]  (10.533 ns)

 <State 31>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [219]  (10.533 ns)

 <State 32>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [219]  (10.533 ns)

 <State 33>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [219]  (10.533 ns)

 <State 34>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [228]  (10.533 ns)

 <State 35>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [228]  (10.533 ns)

 <State 36>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [228]  (10.533 ns)

 <State 37>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [228]  (10.533 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [237]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [237]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [237]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [237]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [247]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [247]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [247]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [247]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [256]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [256]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [256]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [256]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [265]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [265]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [265]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [265]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [274]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [274]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [274]  (10.533 ns)

 <State 57>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [274]  (10.533 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [283]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [283]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [283]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [283]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [292]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [292]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [292]  (10.533 ns)

 <State 66>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [292]  (10.533 ns)

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [301]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [301]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [301]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [301]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [310]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [310]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [310]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [310]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [319]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [319]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [319]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [319]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [328]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [328]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [328]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [328]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [337]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [337]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [337]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [337]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [346]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [346]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [346]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [346]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [355]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [355]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [355]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [355]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [364]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [364]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [364]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [364]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [373]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [373]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [373]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [373]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [382]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [382]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [382]  (10.533 ns)

 <State 106>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:40) [382]  (10.533 ns)

 <State 107>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (5.431 ns)

 <State 108>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 109>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 110>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 111>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 112>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 113>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 114>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 115>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (13.966 ns)

 <State 116>: 7.501ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', cnn_lenet.cpp:44) to 'SIGMOID' [383]  (4.247 ns)
	'store' operation 0 bit ('store_ln44', cnn_lenet.cpp:44) of variable 'tmp', cnn_lenet.cpp:44 on array 'Layer2_Neurons_CPU' [388]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
