#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023ac5a9ab30 .scope module, "Practice" "Practice" 2 2;
 .timescale -9 -9;
v0000023ac5a62720_0 .var "A", 3 0;
v0000023ac5a627c0_0 .var "B", 3 0;
v0000023ac5a62860_0 .var "C", 3 0;
v0000023ac5a62900_0 .net "X", 3 0, v0000023ac5a9aef0_0;  1 drivers
v0000023ac5a93db0_0 .net "Y", 3 0, v0000023ac5b5e6e0_0;  1 drivers
v0000023ac5a93bd0_0 .net "Z", 3 0, v0000023ac5a9be00_0;  1 drivers
S_0000023ac5a9acc0 .scope module, "max_inst" "Max" 2 19, 3 1 0, S_0000023ac5a9ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /OUTPUT 4 "X";
v0000023ac5a87040_0 .net "A", 3 0, v0000023ac5a62720_0;  1 drivers
v0000023ac5a878f0_0 .net "B", 3 0, v0000023ac5a627c0_0;  1 drivers
v0000023ac5a9ae50_0 .net "C", 3 0, v0000023ac5a62860_0;  1 drivers
v0000023ac5a9aef0_0 .var "X", 3 0;
E_0000023ac5a85d30 .event anyedge, v0000023ac5a87040_0, v0000023ac5a878f0_0, v0000023ac5a9ae50_0;
S_0000023ac5a9ba90 .scope module, "mid_inst" "Mid" 2 21, 3 31 0, S_0000023ac5a9ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /OUTPUT 4 "X";
v0000023ac5a9bc20_0 .net "A", 3 0, v0000023ac5a62720_0;  alias, 1 drivers
v0000023ac5a9bcc0_0 .net "B", 3 0, v0000023ac5a627c0_0;  alias, 1 drivers
v0000023ac5a9bd60_0 .net "C", 3 0, v0000023ac5a62860_0;  alias, 1 drivers
v0000023ac5a9be00_0 .var "X", 3 0;
S_0000023ac5b5e370 .scope module, "min_inst" "Min" 2 20, 3 16 0, S_0000023ac5a9ab30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /OUTPUT 4 "X";
v0000023ac5b5e500_0 .net "A", 3 0, v0000023ac5a62720_0;  alias, 1 drivers
v0000023ac5b5e5a0_0 .net "B", 3 0, v0000023ac5a627c0_0;  alias, 1 drivers
v0000023ac5b5e640_0 .net "C", 3 0, v0000023ac5a62860_0;  alias, 1 drivers
v0000023ac5b5e6e0_0 .var "X", 3 0;
    .scope S_0000023ac5a9acc0;
T_0 ;
    %wait E_0000023ac5a85d30;
    %load/vec4 v0000023ac5a878f0_0;
    %load/vec4 v0000023ac5a87040_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.2, 5;
    %load/vec4 v0000023ac5a9ae50_0;
    %load/vec4 v0000023ac5a87040_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023ac5a87040_0;
    %cassign/vec4 v0000023ac5a9aef0_0;
    %cassign/link v0000023ac5a9aef0_0, v0000023ac5a87040_0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023ac5a87040_0;
    %load/vec4 v0000023ac5a878f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.5, 5;
    %load/vec4 v0000023ac5a9ae50_0;
    %load/vec4 v0000023ac5a878f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %load/vec4 v0000023ac5a878f0_0;
    %cassign/vec4 v0000023ac5a9aef0_0;
    %cassign/link v0000023ac5a9aef0_0, v0000023ac5a878f0_0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000023ac5a9ae50_0;
    %cassign/vec4 v0000023ac5a9aef0_0;
    %cassign/link v0000023ac5a9aef0_0, v0000023ac5a9ae50_0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023ac5b5e370;
T_1 ;
    %wait E_0000023ac5a85d30;
    %load/vec4 v0000023ac5b5e500_0;
    %load/vec4 v0000023ac5b5e5a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.2, 5;
    %load/vec4 v0000023ac5b5e500_0;
    %load/vec4 v0000023ac5b5e640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023ac5b5e500_0;
    %cassign/vec4 v0000023ac5b5e6e0_0;
    %cassign/link v0000023ac5b5e6e0_0, v0000023ac5b5e500_0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023ac5b5e5a0_0;
    %load/vec4 v0000023ac5b5e500_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.5, 5;
    %load/vec4 v0000023ac5b5e5a0_0;
    %load/vec4 v0000023ac5b5e640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0000023ac5b5e5a0_0;
    %cassign/vec4 v0000023ac5b5e6e0_0;
    %cassign/link v0000023ac5b5e6e0_0, v0000023ac5b5e5a0_0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000023ac5b5e640_0;
    %cassign/vec4 v0000023ac5b5e6e0_0;
    %cassign/link v0000023ac5b5e6e0_0, v0000023ac5b5e640_0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023ac5a9ba90;
T_2 ;
    %wait E_0000023ac5a85d30;
    %load/vec4 v0000023ac5a9bc20_0;
    %load/vec4 v0000023ac5a9bcc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.3, 5;
    %load/vec4 v0000023ac5a9bd60_0;
    %load/vec4 v0000023ac5a9bc20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0000023ac5a9bcc0_0;
    %load/vec4 v0000023ac5a9bc20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0000023ac5a9bc20_0;
    %load/vec4 v0000023ac5a9bd60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000023ac5a9bc20_0;
    %cassign/vec4 v0000023ac5a9be00_0;
    %cassign/link v0000023ac5a9be00_0, v0000023ac5a9bc20_0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023ac5a9bc20_0;
    %load/vec4 v0000023ac5a9bcc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v0000023ac5a9bcc0_0;
    %load/vec4 v0000023ac5a9bd60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v0000023ac5a9bcc0_0;
    %load/vec4 v0000023ac5a9bc20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.9, 5;
    %load/vec4 v0000023ac5a9bd60_0;
    %load/vec4 v0000023ac5a9bcc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000023ac5a9bcc0_0;
    %cassign/vec4 v0000023ac5a9be00_0;
    %cassign/link v0000023ac5a9be00_0, v0000023ac5a9bcc0_0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000023ac5a9bd60_0;
    %cassign/vec4 v0000023ac5a9be00_0;
    %cassign/link v0000023ac5a9be00_0, v0000023ac5a9bd60_0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023ac5a9ab30;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023ac5a62720_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023ac5a627c0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023ac5a62860_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023ac5a62720_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023ac5a627c0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023ac5a62860_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023ac5a62720_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023ac5a627c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023ac5a62860_0, 0, 4;
    %delay 200, 0;
    %end;
    .thread T_3;
    .scope S_0000023ac5a9ab30;
T_4 ;
    %vpi_call 2 33 "$display", "Starting Testbench" {0 0 0};
    %delay 600, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000023ac5a9ab30;
T_5 ;
    %vpi_call 2 39 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.sv";
    ".\gate.sv";
