/*
*
* Copyright (c) 2008-2017 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/



/**
 *  @Component:   TPCC
 *
 *  @Filename:    tpcc_cred.h
 *
 *  @Description: Register database containing EDMA TPCC registers 
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __TPCC_CRED_H
#define __TPCC_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance TPCC0 of component TPCC mapped in EVE at address 0xA0000
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component TPCC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DCHMAPN
 *
 * @BRIEF        DMA Channel N Mapping Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DCHMAPN                                      0x100ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DCHMAPN__ELSIZE
 *
 * @BRIEF        DCHMAPN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DCHMAPN__ELSIZE                              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DCHMAPN__NELEMS
 *
 * @BRIEF        DCHMAPN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DCHMAPN__NELEMS                              64

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QCHMAPN
 *
 * @BRIEF        QDMA Channel N Mapping Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QCHMAPN                                      0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QCHMAPN__ELSIZE
 *
 * @BRIEF        QCHMAPN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QCHMAPN__ELSIZE                              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QCHMAPN__NELEMS
 *
 * @BRIEF        QCHMAPN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QCHMAPN__NELEMS                              4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN
 *
 * @BRIEF        DMA Queue Number Register n Contains the Event queue number 
 *               to be used for the corresponding DMA Channel. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN                                     0x240ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__ELSIZE
 *
 * @BRIEF        DMAQNUMN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__ELSIZE                             0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__NELEMS
 *
 * @BRIEF        DMAQNUMN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__NELEMS                             8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN
 *
 * @BRIEF        QDMA Region Access enable for bit N in Region M:  En = 0 : 
 *               Accesses via Region M address space to Bit N in any QDMA 
 *               Channel Register are not allowed. Reads will return 'b0 on 
 *               Bit N and writes will not modify the state of bit N. Enabled 
 *               interrupt bits for bit N do not contribute to the generation 
 *               of the TPCC region M interrupt. En = 1 : Accesses via Region 
 *               M address space to Bit N in any QDMA Channel Register are 
 *               allowed. Reads will return the value from Bit N and writes 
 *               will modify the state of bit N. Enabled interrupt bits for 
 *               bit N do contribute to the generation of the TPCC region n 
 *               interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN                                        0x380ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__ELSIZE
 *
 * @BRIEF        QRAEN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__ELSIZE                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__NELEMS
 *
 * @BRIEF        QRAEN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__NELEMS                                8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN
 *
 * @BRIEF        QSTATn Register Set 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN                                       0x600ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__ELSIZE
 *
 * @BRIEF        QSTATN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__ELSIZE                               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__NELEMS
 *
 * @BRIEF        QSTATN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__NELEMS                               2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN
 *
 * @BRIEF        MP Permission Attribute for DMA Region n 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN                                        0x810ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__ELSIZE
 *
 * @BRIEF        MPPAN register array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__ELSIZE                                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__NELEMS
 *
 * @BRIEF        MPPAN register array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__NELEMS                                8


/*
 *  List of bundle arrays for component TPCC
 *
 */
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEN
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEN                                        0x340ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEN__ELSIZE
 *
 * @BRIEF        DRAEN bundle array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEN__ELSIZE                                0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEN__NELEMS
 *
 * @BRIEF        DRAEN bundle array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEN__NELEMS                                8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PARAMSET
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PARAMSET                                     0x4000ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PARAMSET__ELSIZE
 *
 * @BRIEF        PARAMSET bundle array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PARAMSET__ELSIZE                             0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PARAMSET__NELEMS
 *
 * @BRIEF        PARAMSET bundle array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PARAMSET__NELEMS                             128

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SHADOW_N
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SHADOW_N                                     0x2000ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SHADOW_N__ELSIZE
 *
 * @BRIEF        SHADOW_N bundle array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SHADOW_N__ELSIZE                             0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SHADOW_N__NELEMS
 *
 * @BRIEF        SHADOW_N bundle array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SHADOW_N__NELEMS                             8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNEM
 *
 * @BRIEF        Bundle description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNEM                                         0x400ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNEM__ELSIZE
 *
 * @BRIEF        QNEM bundle array element size in Bytes
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNEM__ELSIZE                                 0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNEM__NELEMS
 *
 * @BRIEF        QNEM bundle array number of elements
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNEM__NELEMS                                 2


/*
 *  List of bundles for component TPCC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__OFFSET
 *
 * @BRIEF        Register DRAEM offset in bundle DRAEN 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__OFFSET                                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__OFFSET
 *
 * @BRIEF        Register DRAEHM offset in bundle DRAEN 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__OFFSET                               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__OFFSET
 *
 * @BRIEF        Register OPT offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__OFFSET                                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SRC__OFFSET
 *
 * @BRIEF        Register SRC offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SRC__OFFSET                                  0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ABCNT__OFFSET
 *
 * @BRIEF        Register ABCNT offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ABCNT__OFFSET                                0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DST__OFFSET
 *
 * @BRIEF        Register DST offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DST__OFFSET                                  0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__BIDX__OFFSET
 *
 * @BRIEF        Register BIDX offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__BIDX__OFFSET                                 0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__LNK__OFFSET
 *
 * @BRIEF        Register LNK offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__LNK__OFFSET                                  0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CIDX__OFFSET
 *
 * @BRIEF        Register CIDX offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CIDX__OFFSET                                 0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCNT__OFFSET
 *
 * @BRIEF        Register CCNT offset in bundle PARAMSET 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCNT__OFFSET                                 0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__OFFSET
 *
 * @BRIEF        Register ER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__OFFSET                                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__OFFSET
 *
 * @BRIEF        Register ERH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__OFFSET                               0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__OFFSET
 *
 * @BRIEF        Register ECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__OFFSET                               0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__OFFSET
 *
 * @BRIEF        Register ECRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__OFFSET                              0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__OFFSET
 *
 * @BRIEF        Register ESR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__OFFSET                               0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__OFFSET
 *
 * @BRIEF        Register ESRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__OFFSET                              0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__OFFSET
 *
 * @BRIEF        Register CER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__OFFSET                               0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__OFFSET
 *
 * @BRIEF        Register CERH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__OFFSET                              0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__OFFSET
 *
 * @BRIEF        Register EER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__OFFSET                               0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__OFFSET
 *
 * @BRIEF        Register EERH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__OFFSET                              0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__OFFSET
 *
 * @BRIEF        Register EECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__OFFSET                              0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__OFFSET
 *
 * @BRIEF        Register EECRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__OFFSET                             0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__OFFSET
 *
 * @BRIEF        Register EESR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__OFFSET                              0x30ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__OFFSET
 *
 * @BRIEF        Register EESRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__OFFSET                             0x34ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__OFFSET
 *
 * @BRIEF        Register SER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__OFFSET                               0x38ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__OFFSET
 *
 * @BRIEF        Register SERH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__OFFSET                              0x3Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__OFFSET
 *
 * @BRIEF        Register SECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__OFFSET                              0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__OFFSET
 *
 * @BRIEF        Register SECRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__OFFSET                             0x44ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__OFFSET
 *
 * @BRIEF        Register IER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__OFFSET                               0x50ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__OFFSET
 *
 * @BRIEF        Register IERH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__OFFSET                              0x54ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__OFFSET
 *
 * @BRIEF        Register IECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__OFFSET                              0x58ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__OFFSET
 *
 * @BRIEF        Register IECRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__OFFSET                             0x5Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__OFFSET
 *
 * @BRIEF        Register IESR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__OFFSET                              0x60ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__OFFSET
 *
 * @BRIEF        Register IESRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__OFFSET                             0x64ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__OFFSET
 *
 * @BRIEF        Register IPR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__OFFSET                               0x68ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__OFFSET
 *
 * @BRIEF        Register IPRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__OFFSET                              0x6Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__OFFSET
 *
 * @BRIEF        Register ICR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__OFFSET                               0x70ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__OFFSET
 *
 * @BRIEF        Register ICRH_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__OFFSET                              0x74ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL_RN__OFFSET
 *
 * @BRIEF        Register IEVAL_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL_RN__OFFSET                             0x78ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__OFFSET
 *
 * @BRIEF        Register QER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__OFFSET                               0x80ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__OFFSET
 *
 * @BRIEF        Register QEER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__OFFSET                              0x84ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__OFFSET
 *
 * @BRIEF        Register QEECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__OFFSET                             0x88ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__OFFSET
 *
 * @BRIEF        Register QEESR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__OFFSET                             0x8Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__OFFSET
 *
 * @BRIEF        Register QSER_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__OFFSET                              0x90ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__OFFSET
 *
 * @BRIEF        Register QSECR_RN offset in bundle SHADOW_N 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__OFFSET                             0x94ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__OFFSET
 *
 * @BRIEF        Register QNE0 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__OFFSET                                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__OFFSET
 *
 * @BRIEF        Register QNE1 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__OFFSET                                 0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__OFFSET
 *
 * @BRIEF        Register QNE2 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__OFFSET                                 0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__OFFSET
 *
 * @BRIEF        Register QNE3 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__OFFSET                                 0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__OFFSET
 *
 * @BRIEF        Register QNE4 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__OFFSET                                 0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__OFFSET
 *
 * @BRIEF        Register QNE5 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__OFFSET                                 0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__OFFSET
 *
 * @BRIEF        Register QNE6 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__OFFSET                                 0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__OFFSET
 *
 * @BRIEF        Register QNE7 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__OFFSET                                 0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__OFFSET
 *
 * @BRIEF        Register QNE8 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__OFFSET                                 0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__OFFSET
 *
 * @BRIEF        Register QNE9 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__OFFSET                                 0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__OFFSET
 *
 * @BRIEF        Register QNE10 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__OFFSET                                0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__OFFSET
 *
 * @BRIEF        Register QNE11 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__OFFSET                                0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__OFFSET
 *
 * @BRIEF        Register QNE12 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__OFFSET                                0x30ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__OFFSET
 *
 * @BRIEF        Register QNE13 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__OFFSET                                0x34ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__OFFSET
 *
 * @BRIEF        Register QNE14 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__OFFSET                                0x38ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__OFFSET
 *
 * @BRIEF        Register QNE15 offset in bundle QNEM 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__OFFSET                                0x3Cul


/*
 * List of registers for component TPCC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID
 *
 * @BRIEF        Peripheral ID Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID                                          0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG
 *
 * @BRIEF        CC Configuration Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG                                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CLKGDIS
 *
 * @BRIEF        Auto Clock Gate Disable 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CLKGDIS                                      0xFCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM
 *
 * @BRIEF        QDMA Queue Number Register Contains the Event queue number 
 *               to be used for the corresponding QDMA Channel. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM                                     0x260ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP
 *
 * @BRIEF        Queue to TC Mapping 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP                                     0x280ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI
 *
 * @BRIEF        Queue Priority 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI                                       0x284ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR
 *
 * @BRIEF        Event Missed Register:  The Event Missed register is set if 
 *               2 events are received without the first event being cleared 
 *               or if a Null TR is serviced. Chained events (CER), Set 
 *               Events (ESR), and normal events (ER) are treated 
 *               individually. If any bit in the EMR register is set (and all 
 *               errors (including QEMR/CCERR) were previously clear), then 
 *               an error will be signaled with TPCC error interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR                                          0x300ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH
 *
 * @BRIEF        Event Missed Register (High Part):  The Event Missed 
 *               register is set if 2 events are received without the first 
 *               event being cleared or if a Null TR is serviced. Chained 
 *               events (CER), Set Events (ESR), and normal events (ER) are 
 *               treated individually. If any bit in the EMR register is set 
 *               (and all errors (including QEMR/CCERR) were previously 
 *               clear), then an error will be signaled with TPCC error 
 *               interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH                                         0x304ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR
 *
 * @BRIEF        Event Missed Clear Register:  CPU write of '1' to the 
 *               EMCR.En bit causes the EMR.En bit to be cleared. CPU write 
 *               of '0' has no effect.. All error bits must be cleared before 
 *               additional error interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR                                         0x308ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH
 *
 * @BRIEF        Event Missed Clear Register (High Part):  CPU write of '1' 
 *               to the EMCR.En bit causes the EMR.En bit to be cleared. CPU 
 *               write of '0' has no effect.. All error bits must be cleared 
 *               before additional error interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH                                        0x30Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR
 *
 * @BRIEF        QDMA Event Missed Register:  The QDMA Event Missed register 
 *               is set if 2 QDMA events are detected without the first event 
 *               being cleared or if a Null TR is serviced.. If any bit in 
 *               the QEMR register is set (and all errors (including 
 *               EMR/CCERR) were previously clear), then an error will be 
 *               signaled with TPCC error interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR                                         0x310ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR
 *
 * @BRIEF        QDMA Event Missed Clear Register:  CPU write of '1' to the 
 *               QEMCR.En bit causes the QEMR.En bit to be cleared. CPU write 
 *               of '0' has no effect.. All error bits must be cleared before 
 *               additional error interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR                                        0x314ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR
 *
 * @BRIEF        CC Error Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR                                        0x318ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR
 *
 * @BRIEF        CC Error Clear Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR                                     0x31Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EEVAL
 *
 * @BRIEF        Error Eval Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EEVAL                                        0x320ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM
 *
 * @BRIEF        DMA Region Access enable for bit N in Region M:  En = 0 : 
 *               Accesses via Region M address space to Bit N in any DMA 
 *               Channel Register are not allowed. Reads will return 'b0 on 
 *               Bit N and writes will not modify the state of bit N. Enabled 
 *               interrupt bits for bit N do not contribute to the generation 
 *               of the TPCC region M interrupt. En = 1 : Accesses via Region 
 *               M address space to Bit N in any DMA Channel Register are 
 *               allowed. Reads will return the value from Bit N and writes 
 *               will modify the state of bit N. Enabled interrupt bits for 
 *               bit N do contribute to the generation of the TPCC region M 
 *               interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM                                        0x340ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM
 *
 * @BRIEF        DMA Region Access enable for bit N in Region M:  En = 0 : 
 *               Accesses via Region M address space to Bit N in any DMA 
 *               Channel Register are not allowed. Reads will return 'b0 on 
 *               Bit N and writes will not modify the state of bit N. Enabled 
 *               interrupt bits for bit N do not contribute to the generation 
 *               of the TPCC region M interrupt. En = 1 : Accesses via Region 
 *               M address space to Bit N in any DMA Channel Register are 
 *               allowed. Reads will return the value from Bit N and writes 
 *               will modify the state of bit N. Enabled interrupt bits for 
 *               bit N do contribute to the generation of the TPCC region M 
 *               interrupt.  En = 0 : Accesses via Region M address space to 
 *               Bit N in any DMA Channel Register are not allowed. Reads 
 *               will return 'b0 on Bit N and writes will not modify the 
 *               state of bit N. Enabled interrupt bits for bit N do not 
 *               contribute to the generation of the TPCC region M interrupt. 
 *               En = 1 : Accesses via Region M address space to Bit N in any 
 *               DMA Channel Register are allowed. Reads will return the 
 *               value from Bit N and writes will modify the state of bit N. 
 *               Enabled interrupt bits for bit N do contribute to the 
 *               generation of the TPCC region M interrupt. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM                                       0x344ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 0 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0                                         0x400ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 1 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1                                         0x404ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 2 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2                                         0x408ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 3 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3                                         0x40Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 4 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4                                         0x410ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 5 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5                                         0x414ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 6 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6                                         0x418ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 7 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7                                         0x41Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 8 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8                                         0x420ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 9 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9                                         0x424ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 0 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10                                        0x428ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 11 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11                                        0x42Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 12 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12                                        0x430ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 13 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13                                        0x434ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 14 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14                                        0x438ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15
 *
 * @BRIEF        Event Queue Entry Diagram for Queue n - Entry 15 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15                                        0x43Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QWMTHRA
 *
 * @BRIEF        Queue Threshold A, for Q[3:0]:  CCERR.QTHRXCDn and 
 *               QSTATn.THRXCD error bit is set when the number of Events in 
 *               QueueN at an instant in time (visible via QSTATn.NUMVAL) 
 *               equals or exceeds the value specified by QWMTHRA.Qn. Legal 
 *               values = 0x0 (ever used?) to 0x10 (ever full?) A value of 
 *               0x11 disables threshold errors. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QWMTHRA                                      0x620ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QWMTHRB
 *
 * @BRIEF        Queue Threshold B, for Q[7:4]:  CCERR.QTHRXCDn and 
 *               QSTATn.THRXCD error bit is set when the number of Events in 
 *               QueueN at an instant in time (visible via QSTATn.NUMVAL) 
 *               equals or exceeds the value specified by QWMTHRB.Qn. Legal 
 *               values = 0x0 (ever used?) to 0x10 (ever full?) A value of 
 *               0x11 disables threshold errors. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QWMTHRB                                      0x624ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT
 *
 * @BRIEF        CC Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT                                       0x640ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCTL
 *
 * @BRIEF        Advanced Event Trigger Control 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCTL                                       0x700ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETSTAT
 *
 * @BRIEF        Advanced Event Trigger Stat 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETSTAT                                      0x704ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCMD
 *
 * @BRIEF        AET Command 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCMD                                       0x708ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFAR
 *
 * @BRIEF        Memory Protection Fault Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFAR                                        0x800ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR
 *
 * @BRIEF        Memory Protection Fault Status Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR                                        0x804ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFCR
 *
 * @BRIEF        Memory Protection Fault Command Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFCR                                        0x808ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG
 *
 * @BRIEF        Memory Protection Page Attribute for Global registers 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG                                        0x80Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER
 *
 * @BRIEF        Event Register:  If ER.En bit is set and the EER.En bit is 
 *               also set, then the corresponding DMA channel is prioritized 
 *               vs. other pending DMA events for submission to the TC. ER.En 
 *               bit is set when the input event #n transitions from inactive 
 *               (low) to active (high), regardless of the state of EER.En 
 *               bit. ER.En bit is cleared when the corresponding event is 
 *               prioritized and serviced. If the ER.En bit is already set 
 *               and a new inactive to active transition is detected on the 
 *               input event #n input AND the corresponding bit in the EER 
 *               register is set, then the corresponding bit in the Event 
 *               Missed Register is set. Event N can be cleared via sw by 
 *               writing a '1' to the ECR pseudo-register. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER                                           0x1000ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH
 *
 * @BRIEF        Event Register (High Part):  If ERH.En bit is set and the 
 *               EERH.En bit is also set, then the corresponding DMA channel 
 *               is prioritized vs. other pending DMA events for submission 
 *               to the TC. ERH.En bit is set when the input event #n 
 *               transitions from inactive (low) to active (high), regardless 
 *               of the state of EERH.En bit. ER.En bit is cleared when the 
 *               corresponding event is prioritized and serviced. If the 
 *               ERH.En bit is already set and a new inactive to active 
 *               transition is detected on the input event #n input AND the 
 *               corresponding bit in the EERH register is set, then the 
 *               corresponding bit in the Event Missed Register is set. Event 
 *               N can be cleared via sw by writing a '1' to the ECRH 
 *               pseudo-register. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH                                          0x1004ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR
 *
 * @BRIEF        Event Clear Register:  CPU write of '1' to the ECR.En bit 
 *               causes the ER.En bit to be cleared. CPU write of '0' has no 
 *               effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR                                          0x1008ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH
 *
 * @BRIEF        Event Clear Register (High Part):  CPU write of '1' to the 
 *               ECRH.En bit causes the ERH.En bit to be cleared. CPU write 
 *               of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH                                         0x100Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR
 *
 * @BRIEF        Event Set Register:  CPU write of '1' to the ESR.En bit 
 *               causes the ER.En bit to be set. CPU write of '0' has no 
 *               effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR                                          0x1010ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH
 *
 * @BRIEF        Event Set Register (High Part)  CPU write of '1' to the 
 *               ESRH.En bit causes the ERH.En bit to be set. CPU write of 
 *               '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH                                         0x1014ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER
 *
 * @BRIEF        Chained Event Register:  If CER.En bit is set (regardless of 
 *               state of EER.En), then the corresponding DMA channel is 
 *               prioritized vs. other pending DMA events for submission to 
 *               the TC. CER.En bit is set when a chaining completion code is 
 *               returned from one of the 3PTCs via the completion interface, 
 *               or is generated internally via Early Completion path. CER.En 
 *               bit is cleared when the corresponding event is prioritized 
 *               and serviced. If the CER.En bit is already set and the 
 *               corresponding chaining completion code is returned from the 
 *               TC, then the corresponding bit in the Event Missed Register 
 *               is set. CER.En cannot be set or cleared via software. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER                                          0x1018ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH
 *
 * @BRIEF        Chained Event Register (High Part):  If CERH.En bit is set 
 *               (regardless of state of EERH.En), then the corresponding DMA 
 *               channel is prioritized vs. other pending DMA events for 
 *               submission to the TC. CERH.En bit is set when a chaining 
 *               completion code is returned from one of the 3PTCs via the 
 *               completion interface, or is generated internally via Early 
 *               Completion path. CERH.En bit is cleared when the 
 *               corresponding event is prioritized and serviced. If the 
 *               CERH.En bit is already set and the corresponding chaining 
 *               completion code is returned from the TC, then the 
 *               corresponding bit in the Event Missed Register is set. 
 *               CERH.En cannot be set or cleared via software. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH                                         0x101Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER
 *
 * @BRIEF        Event Enable Register:  Enables DMA transfers for ER.En 
 *               pending events. ER.En is set based on externally asserted 
 *               events (via tpcc_eventN_pi). This register has no effect on 
 *               Chained Event Register (CER) or Event Set Register (ESR). 
 *               Note that if a bit is set in ER.En while EER.En is disabled, 
 *               no action is taken. If EER.En is enabled at a later point 
 *               (and ER.En has not been cleared via SW) then the event will 
 *               be recognized as a valid 'TR Sync' EER.En is not directly 
 *               writeable. Events can be enabled via writes to EESR and can 
 *               be disabled via writes to EECR register.   EER.En = 0: ER.En 
 *               is not enabled to trigger DMA transfers.  EER.En = 1: ER.En 
 *               is enabled to trigger DMA transfers. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER                                          0x1020ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH
 *
 * @BRIEF        Event Enable Register (High Part):  Enables DMA transfers 
 *               for ERH.En pending events. ERH.En is set based on externally 
 *               asserted events (via tpcc_eventN_pi). This register has no 
 *               effect on Chained Event Register (CERH) or Event Set 
 *               Register (ESRH). Note that if a bit is set in ERH.En while 
 *               EERH.En is disabled, no action is taken. If EERH.En is 
 *               enabled at a later point (and ERH.En has not been cleared 
 *               via SW) then the event will be recognized as a valid 'TR 
 *               Sync' EERH.En is not directly writeable. Events can be 
 *               enabled via writes to EESRH and can be disabled via writes 
 *               to EECRH register.   EERH.En = 0: ER.En is not enabled to 
 *               trigger DMA transfers.  EERH.En = 1: ER.En is enabled to 
 *               trigger DMA transfers. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH                                         0x1024ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR
 *
 * @BRIEF        Event Enable Clear Register:  CPU write of '1' to the 
 *               EECR.En bit causes the EER.En bit to be cleared. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR                                         0x1028ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH
 *
 * @BRIEF        Event Enable Clear Register (High Part):  CPU write of '1' 
 *               to the EECRH.En bit causes the EERH.En bit to be cleared. 
 *               CPU write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH                                        0x102Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR
 *
 * @BRIEF        Event Enable Set Register:  CPU write of '1' to the EESR.En 
 *               bit causes the EER.En bit to be set. CPU write of '0' has no 
 *               effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR                                         0x1030ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH
 *
 * @BRIEF        Event Enable Set Register (High Part):  CPU write of '1' to 
 *               the EESRH.En bit causes the EERH.En bit to be set. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH                                        0x1034ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER
 *
 * @BRIEF        Secondary Event Register:  The secondary event register is 
 *               used along with the Event Register (ER) to provide 
 *               information on the state of an Event.   En = 0 : Event is 
 *               not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER                                          0x1038ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH
 *
 * @BRIEF        Secondary Event Register (High Part):  The secondary event 
 *               register is used along with the Event Register (ERH) to 
 *               provide information on the state of an Event.   En = 0 : 
 *               Event is not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH                                         0x103Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR
 *
 * @BRIEF        Secondary Event Clear Register:  The secondary event clear 
 *               register is used to clear the status of the SER registers.  
 *               CPU write of '1' to the SECR.En bit clears the SER register. 
 *               CPU write of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR                                         0x1040ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH
 *
 * @BRIEF        Secondary Event Clear Register (High Part):  The secondary 
 *               event clear register is used to clear the status of the SERH 
 *               registers.  CPU write of '1' to the SECRH.En bit clears the 
 *               SERH register. CPU write of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH                                        0x1044ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER
 *
 * @BRIEF        Int Enable Register:  IER.In is not directly writeable. 
 *               Interrupts can be enabled via writes to IESR and can be 
 *               disabled via writes to IECR register.  IER.In = 0: IPR.In is 
 *               NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled 
 *               for interrupts. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER                                          0x1050ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH
 *
 * @BRIEF        Int Enable Register (High Part):  IERH.In is not directly 
 *               writeable. Interrupts can be enabled via writes to IESRH and 
 *               can be disabled via writes to IECRH register.  IERH.In = 0: 
 *               IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In 
 *               IS enabled for interrupts. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH                                         0x1054ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR
 *
 * @BRIEF        Int Enable Clear Register:  CPU write of '1' to the IECR.In 
 *               bit causes the IER.In bit to be cleared. CPU write of '0' 
 *               has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR                                         0x1058ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH
 *
 * @BRIEF        Int Enable Clear Register (High Part):  CPU write of '1' to 
 *               the IECRH.In bit causes the IERH.In bit to be cleared. CPU 
 *               write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH                                        0x105Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR
 *
 * @BRIEF        Int Enable Set Register:  CPU write of '1' to the IESR.In 
 *               bit causes the IESR.In bit to be set. CPU write of '0' has 
 *               no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR                                         0x1060ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH
 *
 * @BRIEF        Int Enable Set Register (High Part):  CPU write of '1' to 
 *               the IESRH.In bit causes the IESRH.In bit to be set. CPU 
 *               write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH                                        0x1064ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR
 *
 * @BRIEF        Interrupt Pending Register:  IPR.In bit is set when a 
 *               interrupt completion code with TCC of N is detected. IPR.In 
 *               bit is cleared via software by writing a '1' to ICR.In bit. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR                                          0x1068ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH
 *
 * @BRIEF        Interrupt Pending Register (High Part):  IPRH.In bit is set 
 *               when a interrupt completion code with TCC of N is detected. 
 *               IPRH.In bit is cleared via software by writing a '1' to 
 *               ICRH.In bit. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH                                         0x106Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR
 *
 * @BRIEF        Interrupt Clear Register:  CPU write of '1' to the ICR.In 
 *               bit causes the IPR.In bit to be cleared. CPU write of '0' 
 *               has no effect.  All IPR.In bits must be cleared before 
 *               additional interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR                                          0x1070ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH
 *
 * @BRIEF        Interrupt Clear Register (High Part):  CPU write of '1' to 
 *               the ICRH.In bit causes the IPRH.In bit to be cleared. CPU 
 *               write of '0' has no effect.  All IPRH.In bits must be 
 *               cleared before additional interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH                                         0x1074ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL
 *
 * @BRIEF        Interrupt Eval Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL                                        0x1078ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER
 *
 * @BRIEF        QDMA Event Register:  If QER.En bit is set, then the 
 *               corresponding QDMA channel is prioritized vs. other qdma 
 *               events for submission to the TC. QER.En bit is set when a 
 *               vbus write byte matches the address defined in the QCHMAPn 
 *               register. QER.En bit is cleared when the corresponding event 
 *               is prioritized and serviced. QER.En is also cleared when 
 *               user writes a '1' to the QSECR.En bit. If the QER.En bit is 
 *               already set and a new QDMA event is detected due to user 
 *               write to QDMA trigger location and QEER register is set, 
 *               then the corresponding bit in the QDMA Event Missed Register 
 *               is set. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER                                          0x1080ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER
 *
 * @BRIEF        QDMA Event Enable Register:  Enabled/disabled QDMA address 
 *               comparator for QDMA Channel N. QEER.En is not directly 
 *               writeable. QDMA channels can be enabled via writes to QEESR 
 *               and can be disabled via writes to QEECR register.  QEER.En = 
 *               1, The corresponding QDMA channel comparator is enabled and 
 *               Events will be recognized and latched in QER.En. QEER.En = 
 *               0, The corresponding QDMA channel comparator is disabled. 
 *               Events will not be recognized/latched in QER.En. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER                                         0x1084ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR
 *
 * @BRIEF        QDMA Event Enable Clear Register:  CPU write of '1' to the 
 *               QEECR.En bit causes the QEER.En bit to be cleared. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR                                        0x1088ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR
 *
 * @BRIEF        QDMA Event Enable Set Register:  CPU write of '1' to the 
 *               QEESR.En bit causes the QEESR.En bit to be set. CPU write of 
 *               '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR                                        0x108Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER
 *
 * @BRIEF        QDMA Secondary Event Register:  The QDMA secondary event 
 *               register is used along with the QDMA Event Register (QER) to 
 *               provide information on the state of a QDMA Event.   En = 0 : 
 *               Event is not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER                                         0x1090ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR
 *
 * @BRIEF        QDMA Secondary Event Clear Register:  The secondary event 
 *               clear register is used to clear the status of the QSER and 
 *               QER register (note that this is slightly different than the 
 *               SER operation, which does not clear the ER.En register).  
 *               CPU write of '1' to the QSECR.En bit clears the QSER.En and 
 *               QER.En register fields. CPU write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR                                        0x1094ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN
 *
 * @BRIEF        Event Register:  If ER.En bit is set and the EER.En bit is 
 *               also set, then the corresponding DMA channel is prioritized 
 *               vs. other pending DMA events for submission to the TC. ER.En 
 *               bit is set when the input event #n transitions from inactive 
 *               (low) to active (high), regardless of the state of EER.En 
 *               bit. ER.En bit is cleared when the corresponding event is 
 *               prioritized and serviced. If the ER.En bit is already set 
 *               and a new inactive to active transition is detected on the 
 *               input event #n input AND the corresponding bit in the EER 
 *               register is set, then the corresponding bit in the Event 
 *               Missed Register is set. Event N can be cleared via sw by 
 *               writing a '1' to the ECR pseudo-register. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN                                        0x2000ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN
 *
 * @BRIEF        Event Register (High Part):  If ERH.En bit is set and the 
 *               EERH.En bit is also set, then the corresponding DMA channel 
 *               is prioritized vs. other pending DMA events for submission 
 *               to the TC. ERH.En bit is set when the input event #n 
 *               transitions from inactive (low) to active (high), regardless 
 *               of the state of EERH.En bit. ER.En bit is cleared when the 
 *               corresponding event is prioritized and serviced. If the 
 *               ERH.En bit is already set and a new inactive to active 
 *               transition is detected on the input event #n input AND the 
 *               corresponding bit in the EERH register is set, then the 
 *               corresponding bit in the Event Missed Register is set. Event 
 *               N can be cleared via sw by writing a '1' to the ECRH 
 *               pseudo-register. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN                                       0x2004ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN
 *
 * @BRIEF        Event Clear Register:  CPU write of '1' to the ECR.En bit 
 *               causes the ER.En bit to be cleared. CPU write of '0' has no 
 *               effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN                                       0x2008ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN
 *
 * @BRIEF        Event Clear Register (High Part):  CPU write of '1' to the 
 *               ECRH.En bit causes the ERH.En bit to be cleared. CPU write 
 *               of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN                                      0x200Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN
 *
 * @BRIEF        Event Set Register:  CPU write of '1' to the ESR.En bit 
 *               causes the ER.En bit to be set. CPU write of '0' has no 
 *               effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN                                       0x2010ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN
 *
 * @BRIEF        Event Set Register (High Part)  CPU write of '1' to the 
 *               ESRH.En bit causes the ERH.En bit to be set. CPU write of 
 *               '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN                                      0x2014ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN
 *
 * @BRIEF        Chained Event Register:  If CER.En bit is set (regardless of 
 *               state of EER.En), then the corresponding DMA channel is 
 *               prioritized vs. other pending DMA events for submission to 
 *               the TC. CER.En bit is set when a chaining completion code is 
 *               returned from one of the 3PTCs via the completion interface, 
 *               or is generated internally via Early Completion path. CER.En 
 *               bit is cleared when the corresponding event is prioritized 
 *               and serviced. If the CER.En bit is already set and the 
 *               corresponding chaining completion code is returned from the 
 *               TC, then the corresponding bit in the Event Missed Register 
 *               is set. CER.En cannot be set or cleared via software. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN                                       0x2018ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN
 *
 * @BRIEF        Chained Event Register (High Part):  If CERH.En bit is set 
 *               (regardless of state of EERH.En), then the corresponding DMA 
 *               channel is prioritized vs. other pending DMA events for 
 *               submission to the TC. CERH.En bit is set when a chaining 
 *               completion code is returned from one of the 3PTCs via the 
 *               completion interface, or is generated internally via Early 
 *               Completion path. CERH.En bit is cleared when the 
 *               corresponding event is prioritized and serviced. If the 
 *               CERH.En bit is already set and the corresponding chaining 
 *               completion code is returned from the TC, then the 
 *               corresponding bit in the Event Missed Register is set. 
 *               CERH.En cannot be set or cleared via software. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN                                      0x201Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN
 *
 * @BRIEF        Event Enable Register:  Enables DMA transfers for ER.En 
 *               pending events. ER.En is set based on externally asserted 
 *               events (via tpcc_eventN_pi). This register has no effect on 
 *               Chained Event Register (CER) or Event Set Register (ESR). 
 *               Note that if a bit is set in ER.En while EER.En is disabled, 
 *               no action is taken. If EER.En is enabled at a later point 
 *               (and ER.En has not been cleared via SW) then the event will 
 *               be recognized as a valid 'TR Sync' EER.En is not directly 
 *               writeable. Events can be enabled via writes to EESR and can 
 *               be disabled via writes to EECR register.   EER.En = 0: ER.En 
 *               is not enabled to trigger DMA transfers.  EER.En = 1: ER.En 
 *               is enabled to trigger DMA transfers. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN                                       0x2020ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN
 *
 * @BRIEF        Event Enable Register (High Part):  Enables DMA transfers 
 *               for ERH.En pending events. ERH.En is set based on externally 
 *               asserted events (via tpcc_eventN_pi). This register has no 
 *               effect on Chained Event Register (CERH) or Event Set 
 *               Register (ESRH). Note that if a bit is set in ERH.En while 
 *               EERH.En is disabled, no action is taken. If EERH.En is 
 *               enabled at a later point (and ERH.En has not been cleared 
 *               via SW) then the event will be recognized as a valid 'TR 
 *               Sync' EERH.En is not directly writeable. Events can be 
 *               enabled via writes to EESRH and can be disabled via writes 
 *               to EECRH register.   EERH.En = 0: ER.En is not enabled to 
 *               trigger DMA transfers.  EERH.En = 1: ER.En is enabled to 
 *               trigger DMA transfers. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN                                      0x2024ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN
 *
 * @BRIEF        Event Enable Clear Register:  CPU write of '1' to the 
 *               EECR.En bit causes the EER.En bit to be cleared. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN                                      0x2028ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN
 *
 * @BRIEF        Event Enable Clear Register (High Part):  CPU write of '1' 
 *               to the EECRH.En bit causes the EERH.En bit to be cleared. 
 *               CPU write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN                                     0x202Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN
 *
 * @BRIEF        Event Enable Set Register:  CPU write of '1' to the EESR.En 
 *               bit causes the EER.En bit to be set. CPU write of '0' has no 
 *               effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN                                      0x2030ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN
 *
 * @BRIEF        Event Enable Set Register (High Part):  CPU write of '1' to 
 *               the EESRH.En bit causes the EERH.En bit to be set. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN                                     0x2034ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN
 *
 * @BRIEF        Secondary Event Register:  The secondary event register is 
 *               used along with the Event Register (ER) to provide 
 *               information on the state of an Event.   En = 0 : Event is 
 *               not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN                                       0x2038ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN
 *
 * @BRIEF        Secondary Event Register (High Part):  The secondary event 
 *               register is used along with the Event Register (ERH) to 
 *               provide information on the state of an Event.   En = 0 : 
 *               Event is not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN                                      0x203Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN
 *
 * @BRIEF        Secondary Event Clear Register:  The secondary event clear 
 *               register is used to clear the status of the SER registers.  
 *               CPU write of '1' to the SECR.En bit clears the SER register. 
 *               CPU write of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN                                      0x2040ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN
 *
 * @BRIEF        Secondary Event Clear Register (High Part):  The secondary 
 *               event clear register is used to clear the status of the SERH 
 *               registers.  CPU write of '1' to the SECRH.En bit clears the 
 *               SERH register. CPU write of '0' has no effect. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN                                     0x2044ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN
 *
 * @BRIEF        Int Enable Register:  IER.In is not directly writeable. 
 *               Interrupts can be enabled via writes to IESR and can be 
 *               disabled via writes to IECR register.  IER.In = 0: IPR.In is 
 *               NOT enabled for interrupts. IER.In = 1: IPR.In IS enabled 
 *               for interrupts. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN                                       0x2050ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN
 *
 * @BRIEF        Int Enable Register (High Part):  IERH.In is not directly 
 *               writeable. Interrupts can be enabled via writes to IESRH and 
 *               can be disabled via writes to IECRH register.  IERH.In = 0: 
 *               IPRH.In is NOT enabled for interrupts. IERH.In = 1: IPRH.In 
 *               IS enabled for interrupts. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN                                      0x2054ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN
 *
 * @BRIEF        Int Enable Clear Register:  CPU write of '1' to the IECR.In 
 *               bit causes the IER.In bit to be cleared. CPU write of '0' 
 *               has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN                                      0x2058ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN
 *
 * @BRIEF        Int Enable Clear Register (High Part):  CPU write of '1' to 
 *               the IECRH.In bit causes the IERH.In bit to be cleared. CPU 
 *               write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN                                     0x205Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN
 *
 * @BRIEF        Int Enable Set Register:  CPU write of '1' to the IESR.In 
 *               bit causes the IESR.In bit to be set. CPU write of '0' has 
 *               no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN                                      0x2060ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN
 *
 * @BRIEF        Int Enable Set Register (High Part):  CPU write of '1' to 
 *               the IESRH.In bit causes the IESRH.In bit to be set. CPU 
 *               write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN                                     0x2064ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN
 *
 * @BRIEF        Interrupt Pending Register:  IPR.In bit is set when a 
 *               interrupt completion code with TCC of N is detected. IPR.In 
 *               bit is cleared via software by writing a '1' to ICR.In bit. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN                                       0x2068ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN
 *
 * @BRIEF        Interrupt Pending Register (High Part):  IPRH.In bit is set 
 *               when a interrupt completion code with TCC of N is detected. 
 *               IPRH.In bit is cleared via software by writing a '1' to 
 *               ICRH.In bit. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN                                      0x206Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN
 *
 * @BRIEF        Interrupt Clear Register:  CPU write of '1' to the ICR.In 
 *               bit causes the IPR.In bit to be cleared. CPU write of '0' 
 *               has no effect.  All IPR.In bits must be cleared before 
 *               additional interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN                                       0x2070ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN
 *
 * @BRIEF        Interrupt Clear Register (High Part):  CPU write of '1' to 
 *               the ICRH.In bit causes the IPRH.In bit to be cleared. CPU 
 *               write of '0' has no effect.  All IPRH.In bits must be 
 *               cleared before additional interrupts will be asserted by CC. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN                                      0x2074ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL_RN
 *
 * @BRIEF        Interrupt Eval Register 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL_RN                                     0x2078ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN
 *
 * @BRIEF        QDMA Event Register:  If QER.En bit is set, then the 
 *               corresponding QDMA channel is prioritized vs. other qdma 
 *               events for submission to the TC. QER.En bit is set when a 
 *               vbus write byte matches the address defined in the QCHMAPn 
 *               register. QER.En bit is cleared when the corresponding event 
 *               is prioritized and serviced. QER.En is also cleared when 
 *               user writes a '1' to the QSECR.En bit. If the QER.En bit is 
 *               already set and a new QDMA event is detected due to user 
 *               write to QDMA trigger location and QEER register is set, 
 *               then the corresponding bit in the QDMA Event Missed Register 
 *               is set. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN                                       0x2080ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN
 *
 * @BRIEF        QDMA Event Enable Register:  Enabled/disabled QDMA address 
 *               comparator for QDMA Channel N. QEER.En is not directly 
 *               writeable. QDMA channels can be enabled via writes to QEESR 
 *               and can be disabled via writes to QEECR register.  QEER.En = 
 *               1, The corresponding QDMA channel comparator is enabled and 
 *               Events will be recognized and latched in QER.En. QEER.En = 
 *               0, The corresponding QDMA channel comparator is disabled. 
 *               Events will not be recognized/latched in QER.En. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN                                      0x2084ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN
 *
 * @BRIEF        QDMA Event Enable Clear Register:  CPU write of '1' to the 
 *               QEECR.En bit causes the QEER.En bit to be cleared. CPU write 
 *               of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN                                     0x2088ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN
 *
 * @BRIEF        QDMA Event Enable Set Register:  CPU write of '1' to the 
 *               QEESR.En bit causes the QEESR.En bit to be set. CPU write of 
 *               '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN                                     0x208Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN
 *
 * @BRIEF        QDMA Secondary Event Register:  The QDMA secondary event 
 *               register is used along with the QDMA Event Register (QER) to 
 *               provide information on the state of a QDMA Event.   En = 0 : 
 *               Event is not currently in the Event Queue. En = 1 : Event is 
 *               currently stored in Event Queue. Event arbiter will not 
 *               prioritize additional events. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN                                      0x2090ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN
 *
 * @BRIEF        QDMA Secondary Event Clear Register:  The secondary event 
 *               clear register is used to clear the status of the QSER and 
 *               QER register (note that this is slightly different than the 
 *               SER operation, which does not clear the ER.En register).  
 *               CPU write of '1' to the QSECR.En bit clears the QSER.En and 
 *               QER.En register fields. CPU write of '0' has no effect.. 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN                                     0x2094ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT
 *
 * @BRIEF        Options Parameter 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT                                          0x4000ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SRC
 *
 * @BRIEF        Source Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SRC                                          0x4004ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ABCNT
 *
 * @BRIEF        A and B byte count 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ABCNT                                        0x4008ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DST
 *
 * @BRIEF        Destination Address 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DST                                          0x400Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__BIDX
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__BIDX                                         0x4010ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__LNK
 *
 * @BRIEF        Link and Reload parameters 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__LNK                                          0x4014ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CIDX
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CIDX                                         0x4018ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCNT
 *
 * @BRIEF        C byte count 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCNT                                         0x401Cul


/*
 * List of register bitfields for component TPCC
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__SCHEME   
 *
 * @BRIEF        PID Scheme:  Used to distinguish between old ID scheme and 
 *               current. Spare bit to encode future schemes EDMA uses 'new 
 *               scheme', indicated with value of 0x1. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__SCHEME                             BITFIELD(31, 30)
#define TPCC__PID__SCHEME__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__FUNC                               BITFIELD(27, 16)
#define TPCC__PID__FUNC__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__RTL   
 *
 * @BRIEF        RTL Version - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__RTL                                BITFIELD(15, 11)
#define TPCC__PID__RTL__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__MAJOR   
 *
 * @BRIEF        Major Revision - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__MAJOR                              BITFIELD(10, 8)
#define TPCC__PID__MAJOR__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__CUSTOM   
 *
 * @BRIEF        Custom revision field:  Not used on this version of EDMA. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__CUSTOM                             BITFIELD(7, 6)
#define TPCC__PID__CUSTOM__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__PID__MINOR   
 *
 * @BRIEF        Minor Revision - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__PID__MINOR                              BITFIELD(5, 0)
#define TPCC__PID__MINOR__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__MPEXIST   
 *
 * @BRIEF        Memory Protection Existence MPEXIST = 0 : No memory 
 *               protection. MPEXIST = 1 : Memory Protection logic included. 
 *               - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__MPEXIST                          BITFIELD(25, 25)
#define TPCC__CCCFG__MPEXIST__POS                     25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__CHMAPEXIST   
 *
 * @BRIEF        Channel Mapping Existence CHMAPEXIST = 0 : No Channel 
 *               mapping. CHMAPEXIST = 1 : Channel mapping logic included. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__CHMAPEXIST                       BITFIELD(24, 24)
#define TPCC__CCCFG__CHMAPEXIST__POS                  24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMREGN   
 *
 * @BRIEF        Number of MP and Shadow regions - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMREGN                          BITFIELD(21, 20)
#define TPCC__CCCFG__NUMREGN__POS                     20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC   
 *
 * @BRIEF        Number of Queues/Number of TCs - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC                            BITFIELD(18, 16)
#define TPCC__CCCFG__NUMTC__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY   
 *
 * @BRIEF        Number of PaRAM entries - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY                       BITFIELD(14, 12)
#define TPCC__CCCFG__NUMPAENTRY__POS                  12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMINTCH   
 *
 * @BRIEF        Number of Interrupt Channels - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMINTCH                         BITFIELD(10, 8)
#define TPCC__CCCFG__NUMINTCH__POS                    8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH   
 *
 * @BRIEF        Number of QDMA Channels - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH                        BITFIELD(6, 4)
#define TPCC__CCCFG__NUMQDMACH__POS                   4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH   
 *
 * @BRIEF        Number of DMA Channels - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH                         BITFIELD(2, 0)
#define TPCC__CCCFG__NUMDMACH__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CLKGDIS__CLKGDIS   
 *
 * @BRIEF        Auto Clock Gate Disable - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CLKGDIS__CLKGDIS                        BITFIELD(0, 0)
#define TPCC__CLKGDIS__CLKGDIS__POS                   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DCHMAPN__PAENTRY   
 *
 * @BRIEF        PaRAM Entry number for DMA Channel N. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DCHMAPN__PAENTRY                        BITFIELD(13, 5)
#define TPCC__DCHMAPN__PAENTRY__POS                   5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QCHMAPN__PAENTRY   
 *
 * @BRIEF        PaRAM Entry number for QDMA Channel N. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QCHMAPN__PAENTRY                        BITFIELD(13, 5)
#define TPCC__QCHMAPN__PAENTRY__POS                   5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QCHMAPN__TRWORD   
 *
 * @BRIEF        TRWORD points to the specific trigger word of the PaRAM 
 *               Entry defined by PAENTRY. A write to the trigger word 
 *               results in a QDMA Event being recognized. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QCHMAPN__TRWORD                         BITFIELD(4, 2)
#define TPCC__QCHMAPN__TRWORD__POS                    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7   
 *
 * @BRIEF        DMA Queue Number for event #7 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7                            BITFIELD(30, 28)
#define TPCC__DMAQNUMN__E7__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6   
 *
 * @BRIEF        DMA Queue Number for event #6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6                            BITFIELD(26, 24)
#define TPCC__DMAQNUMN__E6__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5   
 *
 * @BRIEF        DMA Queue Number for event #5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5                            BITFIELD(22, 20)
#define TPCC__DMAQNUMN__E5__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4   
 *
 * @BRIEF        DMA Queue Number for event #4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4                            BITFIELD(18, 16)
#define TPCC__DMAQNUMN__E4__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3   
 *
 * @BRIEF        DMA Queue Number for event #3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3                            BITFIELD(14, 12)
#define TPCC__DMAQNUMN__E3__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2   
 *
 * @BRIEF        DMA Queue Number for event #2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2                            BITFIELD(10, 8)
#define TPCC__DMAQNUMN__E2__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1   
 *
 * @BRIEF        DMA Queue Number for event #1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1                            BITFIELD(6, 4)
#define TPCC__DMAQNUMN__E1__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0   
 *
 * @BRIEF        DMA Queue Number for event #0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0                            BITFIELD(2, 0)
#define TPCC__DMAQNUMN__E0__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7   
 *
 * @BRIEF        QDMA Queue Number for event #7 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7                            BITFIELD(30, 28)
#define TPCC__QDMAQNUM__E7__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6   
 *
 * @BRIEF        QDMA Queue Number for event #6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6                            BITFIELD(26, 24)
#define TPCC__QDMAQNUM__E6__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5   
 *
 * @BRIEF        QDMA Queue Number for event #5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5                            BITFIELD(22, 20)
#define TPCC__QDMAQNUM__E5__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4   
 *
 * @BRIEF        QDMA Queue Number for event #4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4                            BITFIELD(18, 16)
#define TPCC__QDMAQNUM__E4__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3   
 *
 * @BRIEF        QDMA Queue Number for event #3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3                            BITFIELD(14, 12)
#define TPCC__QDMAQNUM__E3__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2   
 *
 * @BRIEF        QDMA Queue Number for event #2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2                            BITFIELD(10, 8)
#define TPCC__QDMAQNUM__E2__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1   
 *
 * @BRIEF        QDMA Queue Number for event #1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1                            BITFIELD(6, 4)
#define TPCC__QDMAQNUM__E1__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0   
 *
 * @BRIEF        QDMA Queue Number for event #0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0                            BITFIELD(2, 0)
#define TPCC__QDMAQNUM__E0__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1   
 *
 * @BRIEF        TC Number for Queue N: Defines the TC number that Event 
 *               Queue N TRs are written to. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1                       BITFIELD(6, 4)
#define TPCC__QUETCMAP__TCNUMQ1__POS                  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0   
 *
 * @BRIEF        TC Number for Queue N: Defines the TC number that Event 
 *               Queue N TRs are written to. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0                       BITFIELD(2, 0)
#define TPCC__QUETCMAP__TCNUMQ0__POS                  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1   
 *
 * @BRIEF        Priority Level for Queue 1 Dictates the priority level used 
 *               for the OPTIONS field programmation for Qn TRs. Sets the 
 *               priority used for TC read and write commands. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1                           BITFIELD(6, 4)
#define TPCC__QUEPRI__PRIQ1__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0   
 *
 * @BRIEF        Priority Level for Queue 0 Dictates the priority level used 
 *               for the OPTIONS field programmation for Qn TRs. Sets the 
 *               priority used for TC read and write commands. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0                           BITFIELD(2, 0)
#define TPCC__QUEPRI__PRIQ0__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E31   
 *
 * @BRIEF        Event Missed #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E31                                BITFIELD(31, 31)
#define TPCC__EMR__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E30   
 *
 * @BRIEF        Event Missed #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E30                                BITFIELD(30, 30)
#define TPCC__EMR__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E29   
 *
 * @BRIEF        Event Missed #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E29                                BITFIELD(29, 29)
#define TPCC__EMR__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E28   
 *
 * @BRIEF        Event Missed #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E28                                BITFIELD(28, 28)
#define TPCC__EMR__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E27   
 *
 * @BRIEF        Event Missed #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E27                                BITFIELD(27, 27)
#define TPCC__EMR__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E26   
 *
 * @BRIEF        Event Missed #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E26                                BITFIELD(26, 26)
#define TPCC__EMR__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E25   
 *
 * @BRIEF        Event Missed #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E25                                BITFIELD(25, 25)
#define TPCC__EMR__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E24   
 *
 * @BRIEF        Event Missed #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E24                                BITFIELD(24, 24)
#define TPCC__EMR__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E23   
 *
 * @BRIEF        Event Missed #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E23                                BITFIELD(23, 23)
#define TPCC__EMR__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E22   
 *
 * @BRIEF        Event Missed #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E22                                BITFIELD(22, 22)
#define TPCC__EMR__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E21   
 *
 * @BRIEF        Event Missed #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E21                                BITFIELD(21, 21)
#define TPCC__EMR__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E20   
 *
 * @BRIEF        Event Missed #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E20                                BITFIELD(20, 20)
#define TPCC__EMR__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E19   
 *
 * @BRIEF        Event Missed #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E19                                BITFIELD(19, 19)
#define TPCC__EMR__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E18   
 *
 * @BRIEF        Event Missed #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E18                                BITFIELD(18, 18)
#define TPCC__EMR__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E17   
 *
 * @BRIEF        Event Missed #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E17                                BITFIELD(17, 17)
#define TPCC__EMR__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E16   
 *
 * @BRIEF        Event Missed #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E16                                BITFIELD(16, 16)
#define TPCC__EMR__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E15   
 *
 * @BRIEF        Event Missed #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E15                                BITFIELD(15, 15)
#define TPCC__EMR__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E14   
 *
 * @BRIEF        Event Missed #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E14                                BITFIELD(14, 14)
#define TPCC__EMR__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E13   
 *
 * @BRIEF        Event Missed #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E13                                BITFIELD(13, 13)
#define TPCC__EMR__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E12   
 *
 * @BRIEF        Event Missed #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E12                                BITFIELD(12, 12)
#define TPCC__EMR__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E11   
 *
 * @BRIEF        Event Missed #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E11                                BITFIELD(11, 11)
#define TPCC__EMR__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E10   
 *
 * @BRIEF        Event Missed #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E10                                BITFIELD(10, 10)
#define TPCC__EMR__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E9   
 *
 * @BRIEF        Event Missed #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E9                                 BITFIELD(9, 9)
#define TPCC__EMR__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E8   
 *
 * @BRIEF        Event Missed #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E8                                 BITFIELD(8, 8)
#define TPCC__EMR__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E7   
 *
 * @BRIEF        Event Missed #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E7                                 BITFIELD(7, 7)
#define TPCC__EMR__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E6   
 *
 * @BRIEF        Event Missed #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E6                                 BITFIELD(6, 6)
#define TPCC__EMR__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E5   
 *
 * @BRIEF        Event Missed #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E5                                 BITFIELD(5, 5)
#define TPCC__EMR__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E4   
 *
 * @BRIEF        Event Missed #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E4                                 BITFIELD(4, 4)
#define TPCC__EMR__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E3   
 *
 * @BRIEF        Event Missed #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E3                                 BITFIELD(3, 3)
#define TPCC__EMR__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E2   
 *
 * @BRIEF        Event Missed #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E2                                 BITFIELD(2, 2)
#define TPCC__EMR__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E1   
 *
 * @BRIEF        Event Missed #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E1                                 BITFIELD(1, 1)
#define TPCC__EMR__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMR__E0   
 *
 * @BRIEF        Event Missed #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMR__E0                                 BITFIELD(0, 0)
#define TPCC__EMR__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E63   
 *
 * @BRIEF        Event Missed #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E63                               BITFIELD(31, 31)
#define TPCC__EMRH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E62   
 *
 * @BRIEF        Event Missed #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E62                               BITFIELD(30, 30)
#define TPCC__EMRH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E61   
 *
 * @BRIEF        Event Missed #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E61                               BITFIELD(29, 29)
#define TPCC__EMRH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E60   
 *
 * @BRIEF        Event Missed #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E60                               BITFIELD(28, 28)
#define TPCC__EMRH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E59   
 *
 * @BRIEF        Event Missed #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E59                               BITFIELD(27, 27)
#define TPCC__EMRH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E58   
 *
 * @BRIEF        Event Missed #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E58                               BITFIELD(26, 26)
#define TPCC__EMRH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E57   
 *
 * @BRIEF        Event Missed #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E57                               BITFIELD(25, 25)
#define TPCC__EMRH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E56   
 *
 * @BRIEF        Event Missed #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E56                               BITFIELD(24, 24)
#define TPCC__EMRH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E55   
 *
 * @BRIEF        Event Missed #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E55                               BITFIELD(23, 23)
#define TPCC__EMRH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E54   
 *
 * @BRIEF        Event Missed #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E54                               BITFIELD(22, 22)
#define TPCC__EMRH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E53   
 *
 * @BRIEF        Event Missed #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E53                               BITFIELD(21, 21)
#define TPCC__EMRH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E52   
 *
 * @BRIEF        Event Missed #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E52                               BITFIELD(20, 20)
#define TPCC__EMRH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E51   
 *
 * @BRIEF        Event Missed #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E51                               BITFIELD(19, 19)
#define TPCC__EMRH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E50   
 *
 * @BRIEF        Event Missed #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E50                               BITFIELD(18, 18)
#define TPCC__EMRH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E49   
 *
 * @BRIEF        Event Missed #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E49                               BITFIELD(17, 17)
#define TPCC__EMRH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E48   
 *
 * @BRIEF        Event Missed #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E48                               BITFIELD(16, 16)
#define TPCC__EMRH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E47   
 *
 * @BRIEF        Event Missed #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E47                               BITFIELD(15, 15)
#define TPCC__EMRH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E46   
 *
 * @BRIEF        Event Missed #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E46                               BITFIELD(14, 14)
#define TPCC__EMRH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E45   
 *
 * @BRIEF        Event Missed #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E45                               BITFIELD(13, 13)
#define TPCC__EMRH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E44   
 *
 * @BRIEF        Event Missed #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E44                               BITFIELD(12, 12)
#define TPCC__EMRH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E43   
 *
 * @BRIEF        Event Missed #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E43                               BITFIELD(11, 11)
#define TPCC__EMRH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E42   
 *
 * @BRIEF        Event Missed #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E42                               BITFIELD(10, 10)
#define TPCC__EMRH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E41   
 *
 * @BRIEF        Event Missed #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E41                               BITFIELD(9, 9)
#define TPCC__EMRH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E40   
 *
 * @BRIEF        Event Missed #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E40                               BITFIELD(8, 8)
#define TPCC__EMRH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E39   
 *
 * @BRIEF        Event Missed #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E39                               BITFIELD(7, 7)
#define TPCC__EMRH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E38   
 *
 * @BRIEF        Event Missed #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E38                               BITFIELD(6, 6)
#define TPCC__EMRH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E37   
 *
 * @BRIEF        Event Missed #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E37                               BITFIELD(5, 5)
#define TPCC__EMRH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E36   
 *
 * @BRIEF        Event Missed #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E36                               BITFIELD(4, 4)
#define TPCC__EMRH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E35   
 *
 * @BRIEF        Event Missed #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E35                               BITFIELD(3, 3)
#define TPCC__EMRH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E34   
 *
 * @BRIEF        Event Missed #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E34                               BITFIELD(2, 2)
#define TPCC__EMRH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E33   
 *
 * @BRIEF        Event Missed #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E33                               BITFIELD(1, 1)
#define TPCC__EMRH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMRH__E32   
 *
 * @BRIEF        Event Missed #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMRH__E32                               BITFIELD(0, 0)
#define TPCC__EMRH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E31   
 *
 * @BRIEF        Event Missed Clear #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E31                               BITFIELD(31, 31)
#define TPCC__EMCR__E31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E30   
 *
 * @BRIEF        Event Missed Clear #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E30                               BITFIELD(30, 30)
#define TPCC__EMCR__E30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E29   
 *
 * @BRIEF        Event Missed Clear #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E29                               BITFIELD(29, 29)
#define TPCC__EMCR__E29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E28   
 *
 * @BRIEF        Event Missed Clear #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E28                               BITFIELD(28, 28)
#define TPCC__EMCR__E28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E27   
 *
 * @BRIEF        Event Missed Clear #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E27                               BITFIELD(27, 27)
#define TPCC__EMCR__E27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E26   
 *
 * @BRIEF        Event Missed Clear #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E26                               BITFIELD(26, 26)
#define TPCC__EMCR__E26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E25   
 *
 * @BRIEF        Event Missed Clear #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E25                               BITFIELD(25, 25)
#define TPCC__EMCR__E25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E24   
 *
 * @BRIEF        Event Missed Clear #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E24                               BITFIELD(24, 24)
#define TPCC__EMCR__E24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E23   
 *
 * @BRIEF        Event Missed Clear #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E23                               BITFIELD(23, 23)
#define TPCC__EMCR__E23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E22   
 *
 * @BRIEF        Event Missed Clear #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E22                               BITFIELD(22, 22)
#define TPCC__EMCR__E22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E21   
 *
 * @BRIEF        Event Missed Clear #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E21                               BITFIELD(21, 21)
#define TPCC__EMCR__E21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E20   
 *
 * @BRIEF        Event Missed Clear #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E20                               BITFIELD(20, 20)
#define TPCC__EMCR__E20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E19   
 *
 * @BRIEF        Event Missed Clear #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E19                               BITFIELD(19, 19)
#define TPCC__EMCR__E19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E18   
 *
 * @BRIEF        Event Missed Clear #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E18                               BITFIELD(18, 18)
#define TPCC__EMCR__E18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E17   
 *
 * @BRIEF        Event Missed Clear #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E17                               BITFIELD(17, 17)
#define TPCC__EMCR__E17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E16   
 *
 * @BRIEF        Event Missed Clear #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E16                               BITFIELD(16, 16)
#define TPCC__EMCR__E16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E15   
 *
 * @BRIEF        Event Missed Clear #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E15                               BITFIELD(15, 15)
#define TPCC__EMCR__E15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E14   
 *
 * @BRIEF        Event Missed Clear #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E14                               BITFIELD(14, 14)
#define TPCC__EMCR__E14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E13   
 *
 * @BRIEF        Event Missed Clear #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E13                               BITFIELD(13, 13)
#define TPCC__EMCR__E13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E12   
 *
 * @BRIEF        Event Missed Clear #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E12                               BITFIELD(12, 12)
#define TPCC__EMCR__E12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E11   
 *
 * @BRIEF        Event Missed Clear #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E11                               BITFIELD(11, 11)
#define TPCC__EMCR__E11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E10   
 *
 * @BRIEF        Event Missed Clear #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E10                               BITFIELD(10, 10)
#define TPCC__EMCR__E10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E9   
 *
 * @BRIEF        Event Missed Clear #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E9                                BITFIELD(9, 9)
#define TPCC__EMCR__E9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E8   
 *
 * @BRIEF        Event Missed Clear #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E8                                BITFIELD(8, 8)
#define TPCC__EMCR__E8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E7   
 *
 * @BRIEF        Event Missed Clear #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E7                                BITFIELD(7, 7)
#define TPCC__EMCR__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E6   
 *
 * @BRIEF        Event Missed Clear #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E6                                BITFIELD(6, 6)
#define TPCC__EMCR__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E5   
 *
 * @BRIEF        Event Missed Clear #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E5                                BITFIELD(5, 5)
#define TPCC__EMCR__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E4   
 *
 * @BRIEF        Event Missed Clear #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E4                                BITFIELD(4, 4)
#define TPCC__EMCR__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E3   
 *
 * @BRIEF        Event Missed Clear #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E3                                BITFIELD(3, 3)
#define TPCC__EMCR__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E2   
 *
 * @BRIEF        Event Missed Clear #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E2                                BITFIELD(2, 2)
#define TPCC__EMCR__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E1   
 *
 * @BRIEF        Event Missed Clear #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E1                                BITFIELD(1, 1)
#define TPCC__EMCR__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCR__E0   
 *
 * @BRIEF        Event Missed Clear #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCR__E0                                BITFIELD(0, 0)
#define TPCC__EMCR__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E63   
 *
 * @BRIEF        Event Missed Clear #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E63                              BITFIELD(31, 31)
#define TPCC__EMCRH__E63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E62   
 *
 * @BRIEF        Event Missed Clear #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E62                              BITFIELD(30, 30)
#define TPCC__EMCRH__E62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E61   
 *
 * @BRIEF        Event Missed Clear #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E61                              BITFIELD(29, 29)
#define TPCC__EMCRH__E61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E60   
 *
 * @BRIEF        Event Missed Clear #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E60                              BITFIELD(28, 28)
#define TPCC__EMCRH__E60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E59   
 *
 * @BRIEF        Event Missed Clear #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E59                              BITFIELD(27, 27)
#define TPCC__EMCRH__E59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E58   
 *
 * @BRIEF        Event Missed Clear #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E58                              BITFIELD(26, 26)
#define TPCC__EMCRH__E58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E57   
 *
 * @BRIEF        Event Missed Clear #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E57                              BITFIELD(25, 25)
#define TPCC__EMCRH__E57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E56   
 *
 * @BRIEF        Event Missed Clear #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E56                              BITFIELD(24, 24)
#define TPCC__EMCRH__E56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E55   
 *
 * @BRIEF        Event Missed Clear #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E55                              BITFIELD(23, 23)
#define TPCC__EMCRH__E55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E54   
 *
 * @BRIEF        Event Missed Clear #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E54                              BITFIELD(22, 22)
#define TPCC__EMCRH__E54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E53   
 *
 * @BRIEF        Event Missed Clear #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E53                              BITFIELD(21, 21)
#define TPCC__EMCRH__E53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E52   
 *
 * @BRIEF        Event Missed Clear #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E52                              BITFIELD(20, 20)
#define TPCC__EMCRH__E52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E51   
 *
 * @BRIEF        Event Missed Clear #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E51                              BITFIELD(19, 19)
#define TPCC__EMCRH__E51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E50   
 *
 * @BRIEF        Event Missed Clear #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E50                              BITFIELD(18, 18)
#define TPCC__EMCRH__E50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E49   
 *
 * @BRIEF        Event Missed Clear #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E49                              BITFIELD(17, 17)
#define TPCC__EMCRH__E49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E48   
 *
 * @BRIEF        Event Missed Clear #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E48                              BITFIELD(16, 16)
#define TPCC__EMCRH__E48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E47   
 *
 * @BRIEF        Event Missed Clear #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E47                              BITFIELD(15, 15)
#define TPCC__EMCRH__E47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E46   
 *
 * @BRIEF        Event Missed Clear #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E46                              BITFIELD(14, 14)
#define TPCC__EMCRH__E46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E45   
 *
 * @BRIEF        Event Missed Clear #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E45                              BITFIELD(13, 13)
#define TPCC__EMCRH__E45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E44   
 *
 * @BRIEF        Event Missed Clear #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E44                              BITFIELD(12, 12)
#define TPCC__EMCRH__E44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E43   
 *
 * @BRIEF        Event Missed Clear #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E43                              BITFIELD(11, 11)
#define TPCC__EMCRH__E43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E42   
 *
 * @BRIEF        Event Missed Clear #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E42                              BITFIELD(10, 10)
#define TPCC__EMCRH__E42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E41   
 *
 * @BRIEF        Event Missed Clear #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E41                              BITFIELD(9, 9)
#define TPCC__EMCRH__E41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E40   
 *
 * @BRIEF        Event Missed Clear #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E40                              BITFIELD(8, 8)
#define TPCC__EMCRH__E40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E39   
 *
 * @BRIEF        Event Missed Clear #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E39                              BITFIELD(7, 7)
#define TPCC__EMCRH__E39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E38   
 *
 * @BRIEF        Event Missed Clear #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E38                              BITFIELD(6, 6)
#define TPCC__EMCRH__E38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E37   
 *
 * @BRIEF        Event Missed Clear #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E37                              BITFIELD(5, 5)
#define TPCC__EMCRH__E37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E36   
 *
 * @BRIEF        Event Missed Clear #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E36                              BITFIELD(4, 4)
#define TPCC__EMCRH__E36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E35   
 *
 * @BRIEF        Event Missed Clear #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E35                              BITFIELD(3, 3)
#define TPCC__EMCRH__E35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E34   
 *
 * @BRIEF        Event Missed Clear #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E34                              BITFIELD(2, 2)
#define TPCC__EMCRH__E34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E33   
 *
 * @BRIEF        Event Missed Clear  #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E33                              BITFIELD(1, 1)
#define TPCC__EMCRH__E33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EMCRH__E32   
 *
 * @BRIEF        Event Missed Clear #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EMCRH__E32                              BITFIELD(0, 0)
#define TPCC__EMCRH__E32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E7   
 *
 * @BRIEF        Event Missed #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E7                                BITFIELD(7, 7)
#define TPCC__QEMR__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E6   
 *
 * @BRIEF        Event Missed #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E6                                BITFIELD(6, 6)
#define TPCC__QEMR__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E5   
 *
 * @BRIEF        Event Missed #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E5                                BITFIELD(5, 5)
#define TPCC__QEMR__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E4   
 *
 * @BRIEF        Event Missed #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E4                                BITFIELD(4, 4)
#define TPCC__QEMR__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E3   
 *
 * @BRIEF        Event Missed #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E3                                BITFIELD(3, 3)
#define TPCC__QEMR__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E2   
 *
 * @BRIEF        Event Missed #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E2                                BITFIELD(2, 2)
#define TPCC__QEMR__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E1   
 *
 * @BRIEF        Event Missed #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E1                                BITFIELD(1, 1)
#define TPCC__QEMR__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMR__E0   
 *
 * @BRIEF        Event Missed #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMR__E0                                BITFIELD(0, 0)
#define TPCC__QEMR__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E7   
 *
 * @BRIEF        Event Missed Clear #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E7                               BITFIELD(7, 7)
#define TPCC__QEMCR__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E6   
 *
 * @BRIEF        Event Missed Clear #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E6                               BITFIELD(6, 6)
#define TPCC__QEMCR__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E5   
 *
 * @BRIEF        Event Missed Clear #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E5                               BITFIELD(5, 5)
#define TPCC__QEMCR__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E4   
 *
 * @BRIEF        Event Missed Clear #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E4                               BITFIELD(4, 4)
#define TPCC__QEMCR__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E3   
 *
 * @BRIEF        Event Missed Clear #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E3                               BITFIELD(3, 3)
#define TPCC__QEMCR__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E2   
 *
 * @BRIEF        Event Missed Clear #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E2                               BITFIELD(2, 2)
#define TPCC__QEMCR__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E1   
 *
 * @BRIEF        Event Missed Clear #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E1                               BITFIELD(1, 1)
#define TPCC__QEMCR__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEMCR__E0   
 *
 * @BRIEF        Event Missed Clear #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEMCR__E0                               BITFIELD(0, 0)
#define TPCC__QEMCR__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__TCERR   
 *
 * @BRIEF        Transfer Completion Code Error:  TCCERR = 0 : Total number 
 *               of allowed TCCs outstanding has not been reached. TCCERR = 1 
 *               : Total number of allowed TCCs has been reached.  TCCERR can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors were previously clear), then an error will be 
 *               signaled with TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__TCERR                            BITFIELD(16, 16)
#define TPCC__CCERR__TCERR__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD7   
 *
 * @BRIEF        Queue Threshold Error for Q7:  QTHRXCD7 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD7 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD7 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD7                         BITFIELD(7, 7)
#define TPCC__CCERR__QTHRXCD7__POS                    7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD6   
 *
 * @BRIEF        Queue Threshold Error for Q6:  QTHRXCD6 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD6 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD6 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD6                         BITFIELD(6, 6)
#define TPCC__CCERR__QTHRXCD6__POS                    6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD5   
 *
 * @BRIEF        Queue Threshold Error for Q5:  QTHRXCD5 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD5 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD5 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD5                         BITFIELD(5, 5)
#define TPCC__CCERR__QTHRXCD5__POS                    5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD4   
 *
 * @BRIEF        Queue Threshold Error for Q4:  QTHRXCD4 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD4 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD4 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD4                         BITFIELD(4, 4)
#define TPCC__CCERR__QTHRXCD4__POS                    4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD3   
 *
 * @BRIEF        Queue Threshold Error for Q3:  QTHRXCD3 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD3 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD3 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD3                         BITFIELD(3, 3)
#define TPCC__CCERR__QTHRXCD3__POS                    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD2   
 *
 * @BRIEF        Queue Threshold Error for Q2:  QTHRXCD2 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD2 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD2 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD2                         BITFIELD(2, 2)
#define TPCC__CCERR__QTHRXCD2__POS                    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD1   
 *
 * @BRIEF        Queue Threshold Error for Q1:  QTHRXCD1 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD1 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD1 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD1                         BITFIELD(1, 1)
#define TPCC__CCERR__QTHRXCD1__POS                    1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERR__QTHRXCD0   
 *
 * @BRIEF        Queue Threshold Error for Q0:  QTHRXCD0 = 0 : 
 *               Watermark/threshold has not been exceeded. QTHRXCD0 = 1 : 
 *               Watermark/threshold has been exceeded.  CCERR.QTHRXCD0 can 
 *               be cleared by writing a '1' to corresponding bit in CCERRCLR 
 *               register. If any bit in the CCERR register is set (and all 
 *               errors (including EMR/QEMR) were previously clear), then an 
 *               error will be signaled with the TPCC error interrupt. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERR__QTHRXCD0                         BITFIELD(0, 0)
#define TPCC__CCERR__QTHRXCD0__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__TCERR   
 *
 * @BRIEF        Clear Error for CCERR.TCERR:  Write of '1' clears the value 
 *               of CCERR bit N. Writes of '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__TCERR                         BITFIELD(16, 16)
#define TPCC__CCERRCLR__TCERR__POS                    16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD7   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD7:  Write of '1' clears the 
 *               values of QSTAT7.WM, QSTAT7.THRXCD, CCERR.QTHRXCD7 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD7                      BITFIELD(7, 7)
#define TPCC__CCERRCLR__QTHRXCD7__POS                 7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD6   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD6:  Write of '1' clears the 
 *               values of QSTAT6.WM, QSTAT6.THRXCD, CCERR.QTHRXCD6 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD6                      BITFIELD(6, 6)
#define TPCC__CCERRCLR__QTHRXCD6__POS                 6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD5   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD5:  Write of '1' clears the 
 *               values of QSTAT5.WM, QSTAT5.THRXCD, CCERR.QTHRXCD5 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD5                      BITFIELD(5, 5)
#define TPCC__CCERRCLR__QTHRXCD5__POS                 5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD4   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD4:  Write of '1' clears the 
 *               values of QSTAT4.WM, QSTAT4.THRXCD, CCERR.QTHRXCD4 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD4                      BITFIELD(4, 4)
#define TPCC__CCERRCLR__QTHRXCD4__POS                 4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD3   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD3:  Write of '1' clears the 
 *               values of QSTAT3.WM, QSTAT3.THRXCD, CCERR.QTHRXCD3 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD3                      BITFIELD(3, 3)
#define TPCC__CCERRCLR__QTHRXCD3__POS                 3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD2   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD2:  Write of '1' clears the 
 *               values of QSTAT2.WM, QSTAT2.THRXCD, CCERR.QTHRXCD2 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD2                      BITFIELD(2, 2)
#define TPCC__CCERRCLR__QTHRXCD2__POS                 2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD1   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD1:  Write of '1' clears the 
 *               values of QSTAT1.WM, QSTAT1.THRXCD, CCERR.QTHRXCD1 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD1                      BITFIELD(1, 1)
#define TPCC__CCERRCLR__QTHRXCD1__POS                 1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCERRCLR__QTHRXCD0   
 *
 * @BRIEF        Clear error for CCERR.QTHRXCD0:  Write of '1' clears the 
 *               values of QSTAT0.WM, QSTAT0.THRXCD, CCERR.QTHRXCD0 Writes of 
 *               '0' have no affect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCERRCLR__QTHRXCD0                      BITFIELD(0, 0)
#define TPCC__CCERRCLR__QTHRXCD0__POS                 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EEVAL__SET   
 *
 * @BRIEF        Error Interrupt Set:  CPU write of '1' to the SET bit causes 
 *               the TPCC error interrupt to be pulsed regardless of state of 
 *               EMR/EMRH, QEMR, or CCERR. CPU write of '0' has no effect. - 
 *               (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EEVAL__SET                              BITFIELD(1, 1)
#define TPCC__EEVAL__SET__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EEVAL__EVAL   
 *
 * @BRIEF        Error Interrupt Evaluate:  CPU write of '1' to the EVAL bit 
 *               causes the TPCC error interrupt to be pulsed if any errors 
 *               have not been cleared in the EMR/EMRH, QEMR, or CCERR 
 *               registers. CPU write of '0' has no effect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EEVAL__EVAL                             BITFIELD(0, 0)
#define TPCC__EEVAL__EVAL__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E31   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #31 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E31                              BITFIELD(31, 31)
#define TPCC__DRAEM__E31__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E30   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #30 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E30                              BITFIELD(30, 30)
#define TPCC__DRAEM__E30__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E29   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #29 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E29                              BITFIELD(29, 29)
#define TPCC__DRAEM__E29__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E28   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #28 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E28                              BITFIELD(28, 28)
#define TPCC__DRAEM__E28__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E27   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #27 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E27                              BITFIELD(27, 27)
#define TPCC__DRAEM__E27__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E26   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #26 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E26                              BITFIELD(26, 26)
#define TPCC__DRAEM__E26__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E25   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #25 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E25                              BITFIELD(25, 25)
#define TPCC__DRAEM__E25__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E24   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #24 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E24                              BITFIELD(24, 24)
#define TPCC__DRAEM__E24__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E23   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #23 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E23                              BITFIELD(23, 23)
#define TPCC__DRAEM__E23__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E22   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #22 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E22                              BITFIELD(22, 22)
#define TPCC__DRAEM__E22__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E21   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #21 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E21                              BITFIELD(21, 21)
#define TPCC__DRAEM__E21__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E20   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #20 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E20                              BITFIELD(20, 20)
#define TPCC__DRAEM__E20__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E19   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #19 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E19                              BITFIELD(19, 19)
#define TPCC__DRAEM__E19__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E18   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #18 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E18                              BITFIELD(18, 18)
#define TPCC__DRAEM__E18__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E17   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #17 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E17                              BITFIELD(17, 17)
#define TPCC__DRAEM__E17__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E16   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #16 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E16                              BITFIELD(16, 16)
#define TPCC__DRAEM__E16__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E15   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #15 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E15                              BITFIELD(15, 15)
#define TPCC__DRAEM__E15__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E14   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #14 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E14                              BITFIELD(14, 14)
#define TPCC__DRAEM__E14__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E13   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #13 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E13                              BITFIELD(13, 13)
#define TPCC__DRAEM__E13__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E12   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #12 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E12                              BITFIELD(12, 12)
#define TPCC__DRAEM__E12__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E11   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #11 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E11                              BITFIELD(11, 11)
#define TPCC__DRAEM__E11__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E10   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #10 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E10                              BITFIELD(10, 10)
#define TPCC__DRAEM__E10__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E9   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #9 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E9                               BITFIELD(9, 9)
#define TPCC__DRAEM__E9__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E8   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #8 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E8                               BITFIELD(8, 8)
#define TPCC__DRAEM__E8__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E7   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #7 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E7                               BITFIELD(7, 7)
#define TPCC__DRAEM__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E6   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E6                               BITFIELD(6, 6)
#define TPCC__DRAEM__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E5   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E5                               BITFIELD(5, 5)
#define TPCC__DRAEM__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E4   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E4                               BITFIELD(4, 4)
#define TPCC__DRAEM__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E3   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E3                               BITFIELD(3, 3)
#define TPCC__DRAEM__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E2   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E2                               BITFIELD(2, 2)
#define TPCC__DRAEM__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E1   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E1                               BITFIELD(1, 1)
#define TPCC__DRAEM__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEM__E0   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEM__E0                               BITFIELD(0, 0)
#define TPCC__DRAEM__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E63   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #63 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E63                             BITFIELD(31, 31)
#define TPCC__DRAEHM__E63__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E62   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #62 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E62                             BITFIELD(30, 30)
#define TPCC__DRAEHM__E62__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E61   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #61 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E61                             BITFIELD(29, 29)
#define TPCC__DRAEHM__E61__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E60   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #60 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E60                             BITFIELD(28, 28)
#define TPCC__DRAEHM__E60__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E59   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #59 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E59                             BITFIELD(27, 27)
#define TPCC__DRAEHM__E59__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E58   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #58 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E58                             BITFIELD(26, 26)
#define TPCC__DRAEHM__E58__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E57   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #57 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E57                             BITFIELD(25, 25)
#define TPCC__DRAEHM__E57__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E56   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #56 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E56                             BITFIELD(24, 24)
#define TPCC__DRAEHM__E56__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E55   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #55 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E55                             BITFIELD(23, 23)
#define TPCC__DRAEHM__E55__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E54   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #54 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E54                             BITFIELD(22, 22)
#define TPCC__DRAEHM__E54__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E53   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #53 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E53                             BITFIELD(21, 21)
#define TPCC__DRAEHM__E53__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E52   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #52 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E52                             BITFIELD(20, 20)
#define TPCC__DRAEHM__E52__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E51   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #51 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E51                             BITFIELD(19, 19)
#define TPCC__DRAEHM__E51__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E50   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #50 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E50                             BITFIELD(18, 18)
#define TPCC__DRAEHM__E50__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E49   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #49 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E49                             BITFIELD(17, 17)
#define TPCC__DRAEHM__E49__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E48   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #48 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E48                             BITFIELD(16, 16)
#define TPCC__DRAEHM__E48__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E47   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #47 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E47                             BITFIELD(15, 15)
#define TPCC__DRAEHM__E47__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E46   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #46 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E46                             BITFIELD(14, 14)
#define TPCC__DRAEHM__E46__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E45   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #45 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E45                             BITFIELD(13, 13)
#define TPCC__DRAEHM__E45__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E44   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #44 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E44                             BITFIELD(12, 12)
#define TPCC__DRAEHM__E44__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E43   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #43 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E43                             BITFIELD(11, 11)
#define TPCC__DRAEHM__E43__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E42   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #42 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E42                             BITFIELD(10, 10)
#define TPCC__DRAEHM__E42__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E41   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #41 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E41                             BITFIELD(9, 9)
#define TPCC__DRAEHM__E41__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E40   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #40 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E40                             BITFIELD(8, 8)
#define TPCC__DRAEHM__E40__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E39   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #39 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E39                             BITFIELD(7, 7)
#define TPCC__DRAEHM__E39__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E38   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #38 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E38                             BITFIELD(6, 6)
#define TPCC__DRAEHM__E38__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E37   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #37 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E37                             BITFIELD(5, 5)
#define TPCC__DRAEHM__E37__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E36   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #36 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E36                             BITFIELD(4, 4)
#define TPCC__DRAEHM__E36__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E35   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #35 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E35                             BITFIELD(3, 3)
#define TPCC__DRAEHM__E35__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E34   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #34 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E34                             BITFIELD(2, 2)
#define TPCC__DRAEHM__E34__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E33   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #33 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E33                             BITFIELD(1, 1)
#define TPCC__DRAEHM__E33__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DRAEHM__E32   
 *
 * @BRIEF        DMA Region Access enable for Region M, bit #32 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DRAEHM__E32                             BITFIELD(0, 0)
#define TPCC__DRAEHM__E32__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E7   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #7 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E7                               BITFIELD(7, 7)
#define TPCC__QRAEN__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E6   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E6                               BITFIELD(6, 6)
#define TPCC__QRAEN__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E5   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E5                               BITFIELD(5, 5)
#define TPCC__QRAEN__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E4   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E4                               BITFIELD(4, 4)
#define TPCC__QRAEN__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E3   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E3                               BITFIELD(3, 3)
#define TPCC__QRAEN__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E2   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E2                               BITFIELD(2, 2)
#define TPCC__QRAEN__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E1   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E1                               BITFIELD(1, 1)
#define TPCC__QRAEN__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QRAEN__E0   
 *
 * @BRIEF        QDMA Region Access enable for Region M, bit #0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QRAEN__E0                               BITFIELD(0, 0)
#define TPCC__QRAEN__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE0__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE0__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE1__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE1__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE2__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE2__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE3__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE3__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE4__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE4__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE5__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE5__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE6__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE6__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE7__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE7__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE8__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE8__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ETYPE                             BITFIELD(7, 6)
#define TPCC__QNE9__ETYPE__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ENUM                              BITFIELD(5, 0)
#define TPCC__QNE9__ENUM__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE10__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE10__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE11__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE11__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE12__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE12__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE13__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE13__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE14__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE14__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ETYPE   
 *
 * @BRIEF        Event Type: Specifies the specific Event Type for the given 
 *               entry in the Event Queue. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ETYPE                            BITFIELD(7, 6)
#define TPCC__QNE15__ETYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ENUM   
 *
 * @BRIEF        Event Number: Specifies the specific Event Number for the 
 *               given entry in the Event Queue. For DMA Channel events 
 *               (ER/ESR/CER), ENUM will range between 0 and NUM_DMACH (up to 
 *               63). For QDMA Channel events (QER), ENUM will range between 
 *               0 and NUM_QDMACH (up to 7). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ENUM                             BITFIELD(5, 0)
#define TPCC__QNE15__ENUM__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__THRXCD   
 *
 * @BRIEF        Threshold Exceeded:  THRXCD = 0 : Threshold specified by 
 *               QWMTHR(A|B).Qn has not been exceeded. THRXCD = 1 : Threshold 
 *               specified by QWMTHR(A|B).Qn has been exceeded.  
 *               QSTATn.THRXCD is cleared via CCERR.WMCLRn bit. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__THRXCD                          BITFIELD(24, 24)
#define TPCC__QSTATN__THRXCD__POS                     24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__WM   
 *
 * @BRIEF        Watermark for Maximum Queue Usage:  Watermark tracks the 
 *               most entries that have been in QueueN since reset or since 
 *               the last time that the watermark (WM) was cleared. QSTATn.WM 
 *               is cleared via CCERR.WMCLRn bit.  Legal values = 0x0 (empty) 
 *               to 0x10 (full) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__WM                              BITFIELD(20, 16)
#define TPCC__QSTATN__WM__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__NUMVAL   
 *
 * @BRIEF        Number of Valid Entries in QueueN:  Represents the total 
 *               number of entries residing in the Queue Manager FIFO at a 
 *               given instant. Always enabled. Legal values = 0x0 (empty) to 
 *               0x10 (full) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__NUMVAL                          BITFIELD(12, 8)
#define TPCC__QSTATN__NUMVAL__POS                     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSTATN__STRTPTR   
 *
 * @BRIEF        Start Pointer:  Represents the offset to the head entry of 
 *               QueueN, in units of *entries*. Always enabled. Legal values 
 *               = 0x0 (0th entry) to 0xF (15th entry) - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSTATN__STRTPTR                         BITFIELD(3, 0)
#define TPCC__QSTATN__STRTPTR__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QWMTHRA__Q1   
 *
 * @BRIEF        Queue Threshold for Q1 value - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QWMTHRA__Q1                             BITFIELD(12, 8)
#define TPCC__QWMTHRA__Q1__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QWMTHRA__Q0   
 *
 * @BRIEF        Queue Threshold for Q0 value - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QWMTHRA__Q0                             BITFIELD(4, 0)
#define TPCC__QWMTHRA__Q0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV7   
 *
 * @BRIEF        Queue 7 Active QUEACTV7 = 0 : No Evts are queued in Q7. 
 *               QUEACTV7 = 1 : At least one TR is queued in Q7. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV7                        BITFIELD(23, 23)
#define TPCC__CCSTAT__QUEACTV7__POS                   23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV6   
 *
 * @BRIEF        Queue 6 Active QUEACTV6 = 0 : No Evts are queued in Q6. 
 *               QUEACTV6 = 1 : At least one TR is queued in Q6. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV6                        BITFIELD(22, 22)
#define TPCC__CCSTAT__QUEACTV6__POS                   22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV5   
 *
 * @BRIEF        Queue 5 Active QUEACTV5 = 0 : No Evts are queued in Q5. 
 *               QUEACTV5 = 1 : At least one TR is queued in Q5. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV5                        BITFIELD(21, 21)
#define TPCC__CCSTAT__QUEACTV5__POS                   21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV4   
 *
 * @BRIEF        Queue 4 Active QUEACTV4 = 0 : No Evts are queued in Q4. 
 *               QUEACTV4 = 1 : At least one TR is queued in Q4. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV4                        BITFIELD(20, 20)
#define TPCC__CCSTAT__QUEACTV4__POS                   20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV3   
 *
 * @BRIEF        Queue 3 Active QUEACTV3 = 0 : No Evts are queued in Q3. 
 *               QUEACTV3 = 1 : At least one TR is queued in Q3. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV3                        BITFIELD(19, 19)
#define TPCC__CCSTAT__QUEACTV3__POS                   19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV2   
 *
 * @BRIEF        Queue 2 Active QUEACTV2 = 0 : No Evts are queued in Q2. 
 *               QUEACTV2 = 1 : At least one TR is queued in Q2. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV2                        BITFIELD(18, 18)
#define TPCC__CCSTAT__QUEACTV2__POS                   18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV1   
 *
 * @BRIEF        Queue 1 Active QUEACTV1 = 0 : No Evts are queued in Q1. 
 *               QUEACTV1 = 1 : At least one TR is queued in Q1. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV1                        BITFIELD(17, 17)
#define TPCC__CCSTAT__QUEACTV1__POS                   17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QUEACTV0   
 *
 * @BRIEF        Queue 0 Active QUEACTV0 = 0 : No Evts are queued in Q0. 
 *               QUEACTV0 = 1 : At least one TR is queued in Q0. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QUEACTV0                        BITFIELD(16, 16)
#define TPCC__CCSTAT__QUEACTV0__POS                   16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__COMPACTV   
 *
 * @BRIEF        Completion Request Active:  Counter that tracks the total 
 *               number of completion requests submitted to the TC. The 
 *               counter increments when a TR is submitted with TCINTEN or 
 *               TCCHEN set to '1'. The counter decrements for every valid 
 *               completion code received from any of the external TCs. The 
 *               CC will not service new TRs if COMPACTV count is already at 
 *               the limit.   COMPACTV = 0 : No completion requests 
 *               outstanding. COMPACTV = 1: Total of '1' completion request 
 *               outstanding. ... COMPACTV = 63 : Total of 63 completion 
 *               requests are outstanding. No additional TRs will be 
 *               submitted until count is less than 63. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__COMPACTV                        BITFIELD(13, 8)
#define TPCC__CCSTAT__COMPACTV__POS                   8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__ACTV   
 *
 * @BRIEF        Channel Controller Active:  Channel Controller Active is a 
 *               logical-OR of each of the *ACTV signals. The ACTV bit must 
 *               remain high through the life of a TR.  ACTV = 0 : Channel is 
 *               idle. ACTV = 1 : Channel is busy. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__ACTV                            BITFIELD(4, 4)
#define TPCC__CCSTAT__ACTV__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__TRACTV   
 *
 * @BRIEF        Transfer Request Active: TRACTV = 0 : Transfer Request 
 *               processing/submission logic is inactive. TRACTV = 1 : 
 *               Transfer Request processing/submission logic is active. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__TRACTV                          BITFIELD(2, 2)
#define TPCC__CCSTAT__TRACTV__POS                     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__QEVTACTV   
 *
 * @BRIEF        QDMA Event Active: QEVTACTV = 0 : No enabled QDMA Events are 
 *               active within the CC. QEVTACTV = 1 : At least one enabled 
 *               DMA Event (ER & EER, ESR, CER) is active within the CC. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__QEVTACTV                        BITFIELD(1, 1)
#define TPCC__CCSTAT__QEVTACTV__POS                   1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCSTAT__EVTACTV   
 *
 * @BRIEF        DMA Event Active: EVTACTV = 0 : No enabled DMA Events are 
 *               active within the CC. EVTACTV = 1 : At least one enabled DMA 
 *               Event (ER & EER, ESR, CER) is active within the CC. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCSTAT__EVTACTV                         BITFIELD(0, 0)
#define TPCC__CCSTAT__EVTACTV__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCTL__EN   
 *
 * @BRIEF        AET Enable: EN = 0 : AET event generation is disabled. EN = 
 *               1 : AET event generation is enabled. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCTL__EN                              BITFIELD(31, 31)
#define TPCC__AETCTL__EN__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCTL__ENDINT   
 *
 * @BRIEF        AET End Interrupt: Dictates the completion interrupt number 
 *               that will force the tpcc_aet signal to be deasserted (low) - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCTL__ENDINT                          BITFIELD(13, 8)
#define TPCC__AETCTL__ENDINT__POS                     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCTL__TYPE   
 *
 * @BRIEF        AET Event Type: TYPE = 0 : Event specified by STARTEVT 
 *               applies to DMA Events (set by ER, ESR, or CER) TYPE = 1 : 
 *               Event specified by STARTEVT applies to QDMA Events - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCTL__TYPE                            BITFIELD(6, 6)
#define TPCC__AETCTL__TYPE__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCTL__STRTEVT   
 *
 * @BRIEF        AET Start Event: Dictates the Event Number that will force 
 *               the tpcc_aet signal to be asserted (high) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCTL__STRTEVT                         BITFIELD(5, 0)
#define TPCC__AETCTL__STRTEVT__POS                    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETSTAT__STAT   
 *
 * @BRIEF        AET Status: AETSTAT = 0 : tpcc_aet is currently low. AETSTAT 
 *               = 1 : tpcc_aet is currently high. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETSTAT__STAT                           BITFIELD(0, 0)
#define TPCC__AETSTAT__STAT__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__AETCMD__CLR   
 *
 * @BRIEF        AET Clear command: CPU write of '1' to the CLR bit causes 
 *               the tpcc_aet output signal and AETSTAT.STAT register to be 
 *               cleared. CPU write of '0' has no effect.. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__AETCMD__CLR                             BITFIELD(0, 0)
#define TPCC__AETCMD__CLR__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFAR__FADDR   
 *
 * @BRIEF        Fault Address: 32-bit read-only status register containing 
 *               the faulting address when a memory protection violation is 
 *               detected. This register can only be cleared via the MPFCR. - 
 *               (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFAR__FADDR                            BITFIELD(31, 0)
#define TPCC__MPFAR__FADDR__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__FID   
 *
 * @BRIEF        Faulted ID: FID register contains valid info if any of the 
 *               MP error bits (UXE, UWE, URE, SXE, SWE, SRE) are non-zero 
 *               (i.e., if an error has been detected.) The FID field 
 *               contains the VBus PrivID for the specific request/requestor 
 *               that resulted in a MP Error. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__FID                              BITFIELD(12, 9)
#define TPCC__MPFSR__FID__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__SECE   
 *
 * @BRIEF        Secure Access Error: SECE = 0 : No error detected. SECE = 1 
 *               : Non-secure access attempted to/from a MP Page marked as 
 *               Secure (NS = 0). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__SECE                             BITFIELD(7, 7)
#define TPCC__MPFSR__SECE__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__SRE   
 *
 * @BRIEF        Supervisor Read Error: SRE = 0 : No error detected. SRE = 1 
 *               : Supervisor level task attempted to Read from a MP Page 
 *               without SR permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__SRE                              BITFIELD(5, 5)
#define TPCC__MPFSR__SRE__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__SWE   
 *
 * @BRIEF        Supervisor Write Error: SWE = 0 : No error detected. SWE = 1 
 *               : Supervisor level task attempted to Write to a MP Page 
 *               without SW permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__SWE                              BITFIELD(4, 4)
#define TPCC__MPFSR__SWE__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__SXE   
 *
 * @BRIEF        Supervisor Execute Error: SXE = 0 : No error detected. SXE = 
 *               1 : Supervisor level task attempted to Execute from a MP 
 *               Page without SX permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__SXE                              BITFIELD(3, 3)
#define TPCC__MPFSR__SXE__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__URE   
 *
 * @BRIEF        User Read Error: URE = 0 : No error detected. URE = 1 : User 
 *               level task attempted to Read from a MP Page without UR 
 *               permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__URE                              BITFIELD(2, 2)
#define TPCC__MPFSR__URE__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__UWE   
 *
 * @BRIEF        User Write Error: UWE = 0 : No error detected. UWE = 1 : 
 *               User level task attempted to Write to a MP Page without UW 
 *               permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__UWE                              BITFIELD(1, 1)
#define TPCC__MPFSR__UWE__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFSR__UXE   
 *
 * @BRIEF        User Execute Error: UXE = 0 : No error detected. UXE = 1 : 
 *               User level task attempted to Execute from a MP Page without 
 *               UX permissions. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFSR__UXE                              BITFIELD(0, 0)
#define TPCC__MPFSR__UXE__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPFCR__MPFCLR   
 *
 * @BRIEF        Fault Clear register: CPU write of '1' to the MPFCLR bit 
 *               causes any error conditions stored in MPFAR and MPFSR 
 *               registers to be cleared. CPU write of '0' has no effect.. - 
 *               (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPFCR__MPFCLR                           BITFIELD(0, 0)
#define TPCC__MPFCR__MPFCLR__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID5   
 *
 * @BRIEF        Allowed ID 5: AID5 = 0 : VBus requests with PrivID == '5' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID5 = 1 : VBus requests with PrivID == '5' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID5                             BITFIELD(15, 15)
#define TPCC__MPPAG__AID5__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID4   
 *
 * @BRIEF        Allowed ID 4: AID4 = 0 : VBus requests with PrivID == '4' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID4 = 1 : VBus requests with PrivID == '4' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID4                             BITFIELD(14, 14)
#define TPCC__MPPAG__AID4__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID3   
 *
 * @BRIEF        Allowed ID 3: AID3 = 0 : VBus requests with PrivID == '3' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID3 = 1 : VBus requests with PrivID == '3' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID3                             BITFIELD(13, 13)
#define TPCC__MPPAG__AID3__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID2   
 *
 * @BRIEF        Allowed ID 2: AID2 = 0 : VBus requests with PrivID == '2' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID2 = 1 : VBus requests with PrivID == '2' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID2                             BITFIELD(12, 12)
#define TPCC__MPPAG__AID2__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID1   
 *
 * @BRIEF        Allowed ID 1: AID1 = 0 : VBus requests with PrivID == '1' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID1 = 1 : VBus requests with PrivID == '1' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID1                             BITFIELD(11, 11)
#define TPCC__MPPAG__AID1__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__AID0   
 *
 * @BRIEF        Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__AID0                             BITFIELD(10, 10)
#define TPCC__MPPAG__AID0__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__EXT   
 *
 * @BRIEF        External Allowed ID: AIDm = 0 : VBus requests with PrivID >= 
 *               '6' are not allowed regardless of permission settings (UW, 
 *               UR, SW, SR). AIDm = 1 : VBus requests with PrivID >= '6' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__EXT                              BITFIELD(9, 9)
#define TPCC__MPPAG__EXT__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__NS   
 *
 * @BRIEF        Secure access permission: NS = 0 : Page is secure. Only 
 *               Secure mode non-emulation accesses may access this page. 
 *               Emulation accessibility is controlled by EMU setting. NS = 1 
 *               : Page is not Secure. Both Secure and Non-secure code may 
 *               access this page. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__NS                               BITFIELD(7, 7)
#define TPCC__MPPAG__NS__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__EMU   
 *
 * @BRIEF        Emulation Security permission: EMU = 0 : Emulation 
 *               reads/writes to this page are NOT permitted if the page is 
 *               marked secure (NS = 0).  EMU = 1 : Emulation reads/writes to 
 *               this page ARE permitted. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__EMU                              BITFIELD(6, 6)
#define TPCC__MPPAG__EMU__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__SR   
 *
 * @BRIEF        Supervisor Read permission: SR = 0 : Supervisor read 
 *               accesses are not allowed SR = 1 : Supervisor write accesses 
 *               are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__SR                               BITFIELD(5, 5)
#define TPCC__MPPAG__SR__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__SW   
 *
 * @BRIEF        Supervisor Write permission: SW = 0 : Supervisor write 
 *               accesses are not allowed SW = 1 : Supervisor write accesses 
 *               are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__SW                               BITFIELD(4, 4)
#define TPCC__MPPAG__SW__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__SX   
 *
 * @BRIEF        Supervisor Execute permission: SX = 0 : Supervisor execute 
 *               accesses are not allowed SX = 1 : Supervisor execute 
 *               accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__SX                               BITFIELD(3, 3)
#define TPCC__MPPAG__SX__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__UR   
 *
 * @BRIEF        User Read permission: UR = 0 : User read accesses are not 
 *               allowed UR = 1 : User write accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__UR                               BITFIELD(2, 2)
#define TPCC__MPPAG__UR__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__UW   
 *
 * @BRIEF        User Write permission: UW = 0 : User write accesses are not 
 *               allowed UW = 1 : User write accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__UW                               BITFIELD(1, 1)
#define TPCC__MPPAG__UW__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAG__UX   
 *
 * @BRIEF        User Execute permission: UX = 0 : User execute accesses are 
 *               not allowed UX = 1 : User execute accesses are allowed - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAG__UX                               BITFIELD(0, 0)
#define TPCC__MPPAG__UX__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID5   
 *
 * @BRIEF        Allowed ID 5: AID5 = 0 : VBus requests with PrivID == '5' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID5 = 1 : VBus requests with PrivID == '5' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID5                             BITFIELD(15, 15)
#define TPCC__MPPAN__AID5__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID4   
 *
 * @BRIEF        Allowed ID 4: AID4 = 0 : VBus requests with PrivID == '4' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID4 = 1 : VBus requests with PrivID == '4' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID4                             BITFIELD(14, 14)
#define TPCC__MPPAN__AID4__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID3   
 *
 * @BRIEF        Allowed ID 3: AID3 = 0 : VBus requests with PrivID == '3' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID3 = 1 : VBus requests with PrivID == '3' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID3                             BITFIELD(13, 13)
#define TPCC__MPPAN__AID3__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID2   
 *
 * @BRIEF        Allowed ID 2: AID2 = 0 : VBus requests with PrivID == '2' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID2 = 1 : VBus requests with PrivID == '2' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID2                             BITFIELD(12, 12)
#define TPCC__MPPAN__AID2__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID1   
 *
 * @BRIEF        Allowed ID 1: AID1 = 0 : VBus requests with PrivID == '1' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID1 = 1 : VBus requests with PrivID == '1' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID1                             BITFIELD(11, 11)
#define TPCC__MPPAN__AID1__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__AID0   
 *
 * @BRIEF        Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' 
 *               are not allowed regardless of permission settings (UW, UR, 
 *               SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__AID0                             BITFIELD(10, 10)
#define TPCC__MPPAN__AID0__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__EXT   
 *
 * @BRIEF        External Allowed ID: AIDm = 0 : VBus requests with PrivID >= 
 *               '6' are not allowed regardless of permission settings (UW, 
 *               UR, SW, SR). AIDm = 1 : VBus requests with PrivID >= '6' are 
 *               permitted if access type is allowed as defined by permission 
 *               settings (UW, UR, SW, SR). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__EXT                              BITFIELD(9, 9)
#define TPCC__MPPAN__EXT__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__NS   
 *
 * @BRIEF        Secure access permission: NS = 0 : Page is secure. Only 
 *               Secure mode non-emulation accesses may access this page. 
 *               Emulation accessibility is controlled by EMU setting. NS = 1 
 *               : Page is not Secure. Both Secure and Non-secure code may 
 *               access this page. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__NS                               BITFIELD(7, 7)
#define TPCC__MPPAN__NS__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__EMU   
 *
 * @BRIEF        Emulation Security permission: EMU = 0 : Emulation 
 *               reads/writes to this page are NOT permitted if the page is 
 *               marked secure (NS = 0).  EMU = 1 : Emulation reads/writes to 
 *               this page ARE permitted. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__EMU                              BITFIELD(6, 6)
#define TPCC__MPPAN__EMU__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__SR   
 *
 * @BRIEF        Supervisor Read permission: SR = 0 : Supervisor read 
 *               accesses are not allowed SR = 1 : Supervisor write accesses 
 *               are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__SR                               BITFIELD(5, 5)
#define TPCC__MPPAN__SR__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__SW   
 *
 * @BRIEF        Supervisor Write permission: SW = 0 : Supervisor write 
 *               accesses are not allowed SW = 1 : Supervisor write accesses 
 *               are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__SW                               BITFIELD(4, 4)
#define TPCC__MPPAN__SW__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__SX   
 *
 * @BRIEF        Supervisor Execute permission: SX = 0 : Supervisor execute 
 *               accesses are not allowed SX = 1 : Supervisor execute 
 *               accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__SX                               BITFIELD(3, 3)
#define TPCC__MPPAN__SX__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__UR   
 *
 * @BRIEF        User Read permission: UR = 0 : User read accesses are not 
 *               allowed UR = 1 : User write accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__UR                               BITFIELD(2, 2)
#define TPCC__MPPAN__UR__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__UW   
 *
 * @BRIEF        User Write permission: UW = 0 : User write accesses are not 
 *               allowed UW = 1 : User write accesses are allowed - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__UW                               BITFIELD(1, 1)
#define TPCC__MPPAN__UW__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__MPPAN__UX   
 *
 * @BRIEF        User Execute permission: UX = 0 : User execute accesses are 
 *               not allowed UX = 1 : User execute accesses are allowed - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__MPPAN__UX                               BITFIELD(0, 0)
#define TPCC__MPPAN__UX__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E31                                 BITFIELD(31, 31)
#define TPCC__ER__E31__POS                            31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E30                                 BITFIELD(30, 30)
#define TPCC__ER__E30__POS                            30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E29                                 BITFIELD(29, 29)
#define TPCC__ER__E29__POS                            29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E28                                 BITFIELD(28, 28)
#define TPCC__ER__E28__POS                            28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E27                                 BITFIELD(27, 27)
#define TPCC__ER__E27__POS                            27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E26                                 BITFIELD(26, 26)
#define TPCC__ER__E26__POS                            26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E25                                 BITFIELD(25, 25)
#define TPCC__ER__E25__POS                            25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E24                                 BITFIELD(24, 24)
#define TPCC__ER__E24__POS                            24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E23                                 BITFIELD(23, 23)
#define TPCC__ER__E23__POS                            23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E22                                 BITFIELD(22, 22)
#define TPCC__ER__E22__POS                            22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E21                                 BITFIELD(21, 21)
#define TPCC__ER__E21__POS                            21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E20                                 BITFIELD(20, 20)
#define TPCC__ER__E20__POS                            20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E19                                 BITFIELD(19, 19)
#define TPCC__ER__E19__POS                            19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E18                                 BITFIELD(18, 18)
#define TPCC__ER__E18__POS                            18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E17                                 BITFIELD(17, 17)
#define TPCC__ER__E17__POS                            17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E16                                 BITFIELD(16, 16)
#define TPCC__ER__E16__POS                            16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E15                                 BITFIELD(15, 15)
#define TPCC__ER__E15__POS                            15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E14                                 BITFIELD(14, 14)
#define TPCC__ER__E14__POS                            14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E13                                 BITFIELD(13, 13)
#define TPCC__ER__E13__POS                            13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E12                                 BITFIELD(12, 12)
#define TPCC__ER__E12__POS                            12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E11                                 BITFIELD(11, 11)
#define TPCC__ER__E11__POS                            11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E10                                 BITFIELD(10, 10)
#define TPCC__ER__E10__POS                            10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E9                                  BITFIELD(9, 9)
#define TPCC__ER__E9__POS                             9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E8                                  BITFIELD(8, 8)
#define TPCC__ER__E8__POS                             8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E7                                  BITFIELD(7, 7)
#define TPCC__ER__E7__POS                             7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E6                                  BITFIELD(6, 6)
#define TPCC__ER__E6__POS                             6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E5                                  BITFIELD(5, 5)
#define TPCC__ER__E5__POS                             5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E4                                  BITFIELD(4, 4)
#define TPCC__ER__E4__POS                             4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E3                                  BITFIELD(3, 3)
#define TPCC__ER__E3__POS                             3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E2                                  BITFIELD(2, 2)
#define TPCC__ER__E2__POS                             2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E1                                  BITFIELD(1, 1)
#define TPCC__ER__E1__POS                             1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER__E0                                  BITFIELD(0, 0)
#define TPCC__ER__E0__POS                             0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E63                                BITFIELD(31, 31)
#define TPCC__ERH__E63__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E62                                BITFIELD(30, 30)
#define TPCC__ERH__E62__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E61                                BITFIELD(29, 29)
#define TPCC__ERH__E61__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E60                                BITFIELD(28, 28)
#define TPCC__ERH__E60__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E59                                BITFIELD(27, 27)
#define TPCC__ERH__E59__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E58                                BITFIELD(26, 26)
#define TPCC__ERH__E58__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E57                                BITFIELD(25, 25)
#define TPCC__ERH__E57__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E56                                BITFIELD(24, 24)
#define TPCC__ERH__E56__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E55                                BITFIELD(23, 23)
#define TPCC__ERH__E55__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E54                                BITFIELD(22, 22)
#define TPCC__ERH__E54__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E53                                BITFIELD(21, 21)
#define TPCC__ERH__E53__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E52                                BITFIELD(20, 20)
#define TPCC__ERH__E52__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E51                                BITFIELD(19, 19)
#define TPCC__ERH__E51__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E50                                BITFIELD(18, 18)
#define TPCC__ERH__E50__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E49                                BITFIELD(17, 17)
#define TPCC__ERH__E49__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E48                                BITFIELD(16, 16)
#define TPCC__ERH__E48__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E47                                BITFIELD(15, 15)
#define TPCC__ERH__E47__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E46                                BITFIELD(14, 14)
#define TPCC__ERH__E46__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E45                                BITFIELD(13, 13)
#define TPCC__ERH__E45__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E44                                BITFIELD(12, 12)
#define TPCC__ERH__E44__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E43                                BITFIELD(11, 11)
#define TPCC__ERH__E43__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E42                                BITFIELD(10, 10)
#define TPCC__ERH__E42__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E41                                BITFIELD(9, 9)
#define TPCC__ERH__E41__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E40                                BITFIELD(8, 8)
#define TPCC__ERH__E40__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E39                                BITFIELD(7, 7)
#define TPCC__ERH__E39__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E38                                BITFIELD(6, 6)
#define TPCC__ERH__E38__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E37                                BITFIELD(5, 5)
#define TPCC__ERH__E37__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E36                                BITFIELD(4, 4)
#define TPCC__ERH__E36__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E35                                BITFIELD(3, 3)
#define TPCC__ERH__E35__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E34                                BITFIELD(2, 2)
#define TPCC__ERH__E34__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E33                                BITFIELD(1, 1)
#define TPCC__ERH__E33__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH__E32                                BITFIELD(0, 0)
#define TPCC__ERH__E32__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E31                                BITFIELD(31, 31)
#define TPCC__ECR__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E30                                BITFIELD(30, 30)
#define TPCC__ECR__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E29                                BITFIELD(29, 29)
#define TPCC__ECR__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E28                                BITFIELD(28, 28)
#define TPCC__ECR__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E27                                BITFIELD(27, 27)
#define TPCC__ECR__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E26                                BITFIELD(26, 26)
#define TPCC__ECR__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E25                                BITFIELD(25, 25)
#define TPCC__ECR__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E24                                BITFIELD(24, 24)
#define TPCC__ECR__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E23                                BITFIELD(23, 23)
#define TPCC__ECR__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E22                                BITFIELD(22, 22)
#define TPCC__ECR__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E21                                BITFIELD(21, 21)
#define TPCC__ECR__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E20                                BITFIELD(20, 20)
#define TPCC__ECR__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E19                                BITFIELD(19, 19)
#define TPCC__ECR__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E18                                BITFIELD(18, 18)
#define TPCC__ECR__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E17                                BITFIELD(17, 17)
#define TPCC__ECR__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E16                                BITFIELD(16, 16)
#define TPCC__ECR__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E15                                BITFIELD(15, 15)
#define TPCC__ECR__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E14                                BITFIELD(14, 14)
#define TPCC__ECR__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E13                                BITFIELD(13, 13)
#define TPCC__ECR__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E12                                BITFIELD(12, 12)
#define TPCC__ECR__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E11                                BITFIELD(11, 11)
#define TPCC__ECR__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E10                                BITFIELD(10, 10)
#define TPCC__ECR__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E9                                 BITFIELD(9, 9)
#define TPCC__ECR__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E8                                 BITFIELD(8, 8)
#define TPCC__ECR__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E7                                 BITFIELD(7, 7)
#define TPCC__ECR__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E6                                 BITFIELD(6, 6)
#define TPCC__ECR__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E5                                 BITFIELD(5, 5)
#define TPCC__ECR__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E4                                 BITFIELD(4, 4)
#define TPCC__ECR__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E3                                 BITFIELD(3, 3)
#define TPCC__ECR__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E2                                 BITFIELD(2, 2)
#define TPCC__ECR__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E1                                 BITFIELD(1, 1)
#define TPCC__ECR__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR__E0                                 BITFIELD(0, 0)
#define TPCC__ECR__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E63                               BITFIELD(31, 31)
#define TPCC__ECRH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E62                               BITFIELD(30, 30)
#define TPCC__ECRH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E61                               BITFIELD(29, 29)
#define TPCC__ECRH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E60                               BITFIELD(28, 28)
#define TPCC__ECRH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E59                               BITFIELD(27, 27)
#define TPCC__ECRH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E58                               BITFIELD(26, 26)
#define TPCC__ECRH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E57                               BITFIELD(25, 25)
#define TPCC__ECRH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E56                               BITFIELD(24, 24)
#define TPCC__ECRH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E55                               BITFIELD(23, 23)
#define TPCC__ECRH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E54                               BITFIELD(22, 22)
#define TPCC__ECRH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E53                               BITFIELD(21, 21)
#define TPCC__ECRH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E52                               BITFIELD(20, 20)
#define TPCC__ECRH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E51                               BITFIELD(19, 19)
#define TPCC__ECRH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E50                               BITFIELD(18, 18)
#define TPCC__ECRH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E49                               BITFIELD(17, 17)
#define TPCC__ECRH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E48                               BITFIELD(16, 16)
#define TPCC__ECRH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E47                               BITFIELD(15, 15)
#define TPCC__ECRH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E46                               BITFIELD(14, 14)
#define TPCC__ECRH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E45                               BITFIELD(13, 13)
#define TPCC__ECRH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E44                               BITFIELD(12, 12)
#define TPCC__ECRH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E43                               BITFIELD(11, 11)
#define TPCC__ECRH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E42                               BITFIELD(10, 10)
#define TPCC__ECRH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E41                               BITFIELD(9, 9)
#define TPCC__ECRH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E40                               BITFIELD(8, 8)
#define TPCC__ECRH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E39                               BITFIELD(7, 7)
#define TPCC__ECRH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E38                               BITFIELD(6, 6)
#define TPCC__ECRH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E37                               BITFIELD(5, 5)
#define TPCC__ECRH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E36                               BITFIELD(4, 4)
#define TPCC__ECRH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E35                               BITFIELD(3, 3)
#define TPCC__ECRH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E34                               BITFIELD(2, 2)
#define TPCC__ECRH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E33                               BITFIELD(1, 1)
#define TPCC__ECRH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH__E32                               BITFIELD(0, 0)
#define TPCC__ECRH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E31                                BITFIELD(31, 31)
#define TPCC__ESR__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E30                                BITFIELD(30, 30)
#define TPCC__ESR__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E29                                BITFIELD(29, 29)
#define TPCC__ESR__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E28                                BITFIELD(28, 28)
#define TPCC__ESR__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E27                                BITFIELD(27, 27)
#define TPCC__ESR__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E26                                BITFIELD(26, 26)
#define TPCC__ESR__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E25                                BITFIELD(25, 25)
#define TPCC__ESR__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E24                                BITFIELD(24, 24)
#define TPCC__ESR__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E23                                BITFIELD(23, 23)
#define TPCC__ESR__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E22                                BITFIELD(22, 22)
#define TPCC__ESR__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E21                                BITFIELD(21, 21)
#define TPCC__ESR__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E20                                BITFIELD(20, 20)
#define TPCC__ESR__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E19                                BITFIELD(19, 19)
#define TPCC__ESR__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E18                                BITFIELD(18, 18)
#define TPCC__ESR__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E17                                BITFIELD(17, 17)
#define TPCC__ESR__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E16                                BITFIELD(16, 16)
#define TPCC__ESR__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E15                                BITFIELD(15, 15)
#define TPCC__ESR__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E14                                BITFIELD(14, 14)
#define TPCC__ESR__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E13                                BITFIELD(13, 13)
#define TPCC__ESR__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E12                                BITFIELD(12, 12)
#define TPCC__ESR__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E11                                BITFIELD(11, 11)
#define TPCC__ESR__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E10                                BITFIELD(10, 10)
#define TPCC__ESR__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E9                                 BITFIELD(9, 9)
#define TPCC__ESR__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E8                                 BITFIELD(8, 8)
#define TPCC__ESR__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E7                                 BITFIELD(7, 7)
#define TPCC__ESR__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E6                                 BITFIELD(6, 6)
#define TPCC__ESR__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E5                                 BITFIELD(5, 5)
#define TPCC__ESR__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E4                                 BITFIELD(4, 4)
#define TPCC__ESR__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E3                                 BITFIELD(3, 3)
#define TPCC__ESR__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E2                                 BITFIELD(2, 2)
#define TPCC__ESR__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E1                                 BITFIELD(1, 1)
#define TPCC__ESR__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR__E0                                 BITFIELD(0, 0)
#define TPCC__ESR__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E63                               BITFIELD(31, 31)
#define TPCC__ESRH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E62                               BITFIELD(30, 30)
#define TPCC__ESRH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E61                               BITFIELD(29, 29)
#define TPCC__ESRH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E60                               BITFIELD(28, 28)
#define TPCC__ESRH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E59                               BITFIELD(27, 27)
#define TPCC__ESRH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E58                               BITFIELD(26, 26)
#define TPCC__ESRH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E57                               BITFIELD(25, 25)
#define TPCC__ESRH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E56                               BITFIELD(24, 24)
#define TPCC__ESRH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E55                               BITFIELD(23, 23)
#define TPCC__ESRH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E54                               BITFIELD(22, 22)
#define TPCC__ESRH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E53                               BITFIELD(21, 21)
#define TPCC__ESRH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E52                               BITFIELD(20, 20)
#define TPCC__ESRH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E51                               BITFIELD(19, 19)
#define TPCC__ESRH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E50                               BITFIELD(18, 18)
#define TPCC__ESRH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E49                               BITFIELD(17, 17)
#define TPCC__ESRH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E48                               BITFIELD(16, 16)
#define TPCC__ESRH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E47                               BITFIELD(15, 15)
#define TPCC__ESRH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E46                               BITFIELD(14, 14)
#define TPCC__ESRH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E45                               BITFIELD(13, 13)
#define TPCC__ESRH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E44                               BITFIELD(12, 12)
#define TPCC__ESRH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E43                               BITFIELD(11, 11)
#define TPCC__ESRH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E42                               BITFIELD(10, 10)
#define TPCC__ESRH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E41                               BITFIELD(9, 9)
#define TPCC__ESRH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E40                               BITFIELD(8, 8)
#define TPCC__ESRH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E39                               BITFIELD(7, 7)
#define TPCC__ESRH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E38                               BITFIELD(6, 6)
#define TPCC__ESRH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E37                               BITFIELD(5, 5)
#define TPCC__ESRH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E36                               BITFIELD(4, 4)
#define TPCC__ESRH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E35                               BITFIELD(3, 3)
#define TPCC__ESRH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E34                               BITFIELD(2, 2)
#define TPCC__ESRH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E33                               BITFIELD(1, 1)
#define TPCC__ESRH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH__E32                               BITFIELD(0, 0)
#define TPCC__ESRH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E31                                BITFIELD(31, 31)
#define TPCC__CER__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E30                                BITFIELD(30, 30)
#define TPCC__CER__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E29                                BITFIELD(29, 29)
#define TPCC__CER__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E28                                BITFIELD(28, 28)
#define TPCC__CER__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E27                                BITFIELD(27, 27)
#define TPCC__CER__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E26                                BITFIELD(26, 26)
#define TPCC__CER__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E25                                BITFIELD(25, 25)
#define TPCC__CER__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E24                                BITFIELD(24, 24)
#define TPCC__CER__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E23                                BITFIELD(23, 23)
#define TPCC__CER__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E22                                BITFIELD(22, 22)
#define TPCC__CER__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E21                                BITFIELD(21, 21)
#define TPCC__CER__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E20                                BITFIELD(20, 20)
#define TPCC__CER__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E19                                BITFIELD(19, 19)
#define TPCC__CER__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E18                                BITFIELD(18, 18)
#define TPCC__CER__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E17                                BITFIELD(17, 17)
#define TPCC__CER__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E16                                BITFIELD(16, 16)
#define TPCC__CER__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E15                                BITFIELD(15, 15)
#define TPCC__CER__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E14                                BITFIELD(14, 14)
#define TPCC__CER__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E13                                BITFIELD(13, 13)
#define TPCC__CER__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E12                                BITFIELD(12, 12)
#define TPCC__CER__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E11                                BITFIELD(11, 11)
#define TPCC__CER__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E10                                BITFIELD(10, 10)
#define TPCC__CER__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E9                                 BITFIELD(9, 9)
#define TPCC__CER__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E8                                 BITFIELD(8, 8)
#define TPCC__CER__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E7                                 BITFIELD(7, 7)
#define TPCC__CER__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E6                                 BITFIELD(6, 6)
#define TPCC__CER__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E5                                 BITFIELD(5, 5)
#define TPCC__CER__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E4                                 BITFIELD(4, 4)
#define TPCC__CER__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E3                                 BITFIELD(3, 3)
#define TPCC__CER__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E2                                 BITFIELD(2, 2)
#define TPCC__CER__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E1                                 BITFIELD(1, 1)
#define TPCC__CER__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER__E0                                 BITFIELD(0, 0)
#define TPCC__CER__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E63                               BITFIELD(31, 31)
#define TPCC__CERH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E62                               BITFIELD(30, 30)
#define TPCC__CERH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E61                               BITFIELD(29, 29)
#define TPCC__CERH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E60                               BITFIELD(28, 28)
#define TPCC__CERH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E59                               BITFIELD(27, 27)
#define TPCC__CERH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E58                               BITFIELD(26, 26)
#define TPCC__CERH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E57                               BITFIELD(25, 25)
#define TPCC__CERH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E56                               BITFIELD(24, 24)
#define TPCC__CERH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E55                               BITFIELD(23, 23)
#define TPCC__CERH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E54                               BITFIELD(22, 22)
#define TPCC__CERH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E53                               BITFIELD(21, 21)
#define TPCC__CERH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E52                               BITFIELD(20, 20)
#define TPCC__CERH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E51                               BITFIELD(19, 19)
#define TPCC__CERH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E50                               BITFIELD(18, 18)
#define TPCC__CERH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E49                               BITFIELD(17, 17)
#define TPCC__CERH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E48                               BITFIELD(16, 16)
#define TPCC__CERH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E47                               BITFIELD(15, 15)
#define TPCC__CERH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E46                               BITFIELD(14, 14)
#define TPCC__CERH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E45                               BITFIELD(13, 13)
#define TPCC__CERH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E44                               BITFIELD(12, 12)
#define TPCC__CERH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E43                               BITFIELD(11, 11)
#define TPCC__CERH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E42                               BITFIELD(10, 10)
#define TPCC__CERH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E41                               BITFIELD(9, 9)
#define TPCC__CERH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E40                               BITFIELD(8, 8)
#define TPCC__CERH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E39                               BITFIELD(7, 7)
#define TPCC__CERH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E38                               BITFIELD(6, 6)
#define TPCC__CERH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E37                               BITFIELD(5, 5)
#define TPCC__CERH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E36                               BITFIELD(4, 4)
#define TPCC__CERH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E35                               BITFIELD(3, 3)
#define TPCC__CERH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E34                               BITFIELD(2, 2)
#define TPCC__CERH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E33                               BITFIELD(1, 1)
#define TPCC__CERH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH__E32                               BITFIELD(0, 0)
#define TPCC__CERH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E31                                BITFIELD(31, 31)
#define TPCC__EER__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E30                                BITFIELD(30, 30)
#define TPCC__EER__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E29                                BITFIELD(29, 29)
#define TPCC__EER__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E28                                BITFIELD(28, 28)
#define TPCC__EER__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E27                                BITFIELD(27, 27)
#define TPCC__EER__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E26                                BITFIELD(26, 26)
#define TPCC__EER__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E25                                BITFIELD(25, 25)
#define TPCC__EER__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E24                                BITFIELD(24, 24)
#define TPCC__EER__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E23                                BITFIELD(23, 23)
#define TPCC__EER__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E22                                BITFIELD(22, 22)
#define TPCC__EER__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E21                                BITFIELD(21, 21)
#define TPCC__EER__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E20                                BITFIELD(20, 20)
#define TPCC__EER__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E19                                BITFIELD(19, 19)
#define TPCC__EER__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E18                                BITFIELD(18, 18)
#define TPCC__EER__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E17                                BITFIELD(17, 17)
#define TPCC__EER__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E16                                BITFIELD(16, 16)
#define TPCC__EER__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E15                                BITFIELD(15, 15)
#define TPCC__EER__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E14                                BITFIELD(14, 14)
#define TPCC__EER__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E13                                BITFIELD(13, 13)
#define TPCC__EER__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E12                                BITFIELD(12, 12)
#define TPCC__EER__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E11                                BITFIELD(11, 11)
#define TPCC__EER__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E10                                BITFIELD(10, 10)
#define TPCC__EER__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E9                                 BITFIELD(9, 9)
#define TPCC__EER__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E8                                 BITFIELD(8, 8)
#define TPCC__EER__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E7                                 BITFIELD(7, 7)
#define TPCC__EER__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E6                                 BITFIELD(6, 6)
#define TPCC__EER__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E5                                 BITFIELD(5, 5)
#define TPCC__EER__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E4                                 BITFIELD(4, 4)
#define TPCC__EER__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E3                                 BITFIELD(3, 3)
#define TPCC__EER__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E2                                 BITFIELD(2, 2)
#define TPCC__EER__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E1                                 BITFIELD(1, 1)
#define TPCC__EER__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER__E0                                 BITFIELD(0, 0)
#define TPCC__EER__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E63                               BITFIELD(31, 31)
#define TPCC__EERH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E62                               BITFIELD(30, 30)
#define TPCC__EERH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E61                               BITFIELD(29, 29)
#define TPCC__EERH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E60                               BITFIELD(28, 28)
#define TPCC__EERH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E59                               BITFIELD(27, 27)
#define TPCC__EERH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E58                               BITFIELD(26, 26)
#define TPCC__EERH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E57                               BITFIELD(25, 25)
#define TPCC__EERH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E56                               BITFIELD(24, 24)
#define TPCC__EERH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E55                               BITFIELD(23, 23)
#define TPCC__EERH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E54                               BITFIELD(22, 22)
#define TPCC__EERH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E53                               BITFIELD(21, 21)
#define TPCC__EERH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E52                               BITFIELD(20, 20)
#define TPCC__EERH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E51                               BITFIELD(19, 19)
#define TPCC__EERH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E50                               BITFIELD(18, 18)
#define TPCC__EERH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E49                               BITFIELD(17, 17)
#define TPCC__EERH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E48                               BITFIELD(16, 16)
#define TPCC__EERH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E47                               BITFIELD(15, 15)
#define TPCC__EERH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E46                               BITFIELD(14, 14)
#define TPCC__EERH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E45                               BITFIELD(13, 13)
#define TPCC__EERH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E44                               BITFIELD(12, 12)
#define TPCC__EERH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E43                               BITFIELD(11, 11)
#define TPCC__EERH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E42                               BITFIELD(10, 10)
#define TPCC__EERH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E41                               BITFIELD(9, 9)
#define TPCC__EERH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E40                               BITFIELD(8, 8)
#define TPCC__EERH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E39                               BITFIELD(7, 7)
#define TPCC__EERH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E38                               BITFIELD(6, 6)
#define TPCC__EERH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E37                               BITFIELD(5, 5)
#define TPCC__EERH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E36                               BITFIELD(4, 4)
#define TPCC__EERH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E35                               BITFIELD(3, 3)
#define TPCC__EERH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E34                               BITFIELD(2, 2)
#define TPCC__EERH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E33                               BITFIELD(1, 1)
#define TPCC__EERH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH__E32                               BITFIELD(0, 0)
#define TPCC__EERH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E31                               BITFIELD(31, 31)
#define TPCC__EECR__E31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E30                               BITFIELD(30, 30)
#define TPCC__EECR__E30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E29                               BITFIELD(29, 29)
#define TPCC__EECR__E29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E28                               BITFIELD(28, 28)
#define TPCC__EECR__E28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E27                               BITFIELD(27, 27)
#define TPCC__EECR__E27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E26                               BITFIELD(26, 26)
#define TPCC__EECR__E26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E25                               BITFIELD(25, 25)
#define TPCC__EECR__E25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E24                               BITFIELD(24, 24)
#define TPCC__EECR__E24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E23                               BITFIELD(23, 23)
#define TPCC__EECR__E23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E22                               BITFIELD(22, 22)
#define TPCC__EECR__E22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E21                               BITFIELD(21, 21)
#define TPCC__EECR__E21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E20                               BITFIELD(20, 20)
#define TPCC__EECR__E20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E19                               BITFIELD(19, 19)
#define TPCC__EECR__E19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E18                               BITFIELD(18, 18)
#define TPCC__EECR__E18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E17                               BITFIELD(17, 17)
#define TPCC__EECR__E17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E16                               BITFIELD(16, 16)
#define TPCC__EECR__E16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E15                               BITFIELD(15, 15)
#define TPCC__EECR__E15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E14                               BITFIELD(14, 14)
#define TPCC__EECR__E14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E13                               BITFIELD(13, 13)
#define TPCC__EECR__E13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E12                               BITFIELD(12, 12)
#define TPCC__EECR__E12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E11                               BITFIELD(11, 11)
#define TPCC__EECR__E11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E10                               BITFIELD(10, 10)
#define TPCC__EECR__E10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E9                                BITFIELD(9, 9)
#define TPCC__EECR__E9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E8                                BITFIELD(8, 8)
#define TPCC__EECR__E8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E7                                BITFIELD(7, 7)
#define TPCC__EECR__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E6                                BITFIELD(6, 6)
#define TPCC__EECR__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E5                                BITFIELD(5, 5)
#define TPCC__EECR__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E4                                BITFIELD(4, 4)
#define TPCC__EECR__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E3                                BITFIELD(3, 3)
#define TPCC__EECR__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E2                                BITFIELD(2, 2)
#define TPCC__EECR__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E1                                BITFIELD(1, 1)
#define TPCC__EECR__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR__E0                                BITFIELD(0, 0)
#define TPCC__EECR__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E63                              BITFIELD(31, 31)
#define TPCC__EECRH__E63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E62                              BITFIELD(30, 30)
#define TPCC__EECRH__E62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E61                              BITFIELD(29, 29)
#define TPCC__EECRH__E61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E60                              BITFIELD(28, 28)
#define TPCC__EECRH__E60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E59                              BITFIELD(27, 27)
#define TPCC__EECRH__E59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E58                              BITFIELD(26, 26)
#define TPCC__EECRH__E58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E57                              BITFIELD(25, 25)
#define TPCC__EECRH__E57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E56                              BITFIELD(24, 24)
#define TPCC__EECRH__E56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E55                              BITFIELD(23, 23)
#define TPCC__EECRH__E55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E54                              BITFIELD(22, 22)
#define TPCC__EECRH__E54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E53                              BITFIELD(21, 21)
#define TPCC__EECRH__E53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E52                              BITFIELD(20, 20)
#define TPCC__EECRH__E52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E51                              BITFIELD(19, 19)
#define TPCC__EECRH__E51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E50                              BITFIELD(18, 18)
#define TPCC__EECRH__E50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E49                              BITFIELD(17, 17)
#define TPCC__EECRH__E49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E48                              BITFIELD(16, 16)
#define TPCC__EECRH__E48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E47                              BITFIELD(15, 15)
#define TPCC__EECRH__E47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E46                              BITFIELD(14, 14)
#define TPCC__EECRH__E46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E45                              BITFIELD(13, 13)
#define TPCC__EECRH__E45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E44                              BITFIELD(12, 12)
#define TPCC__EECRH__E44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E43                              BITFIELD(11, 11)
#define TPCC__EECRH__E43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E42                              BITFIELD(10, 10)
#define TPCC__EECRH__E42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E41                              BITFIELD(9, 9)
#define TPCC__EECRH__E41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E40                              BITFIELD(8, 8)
#define TPCC__EECRH__E40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E39                              BITFIELD(7, 7)
#define TPCC__EECRH__E39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E38                              BITFIELD(6, 6)
#define TPCC__EECRH__E38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E37                              BITFIELD(5, 5)
#define TPCC__EECRH__E37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E36                              BITFIELD(4, 4)
#define TPCC__EECRH__E36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E35                              BITFIELD(3, 3)
#define TPCC__EECRH__E35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E34                              BITFIELD(2, 2)
#define TPCC__EECRH__E34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E33                              BITFIELD(1, 1)
#define TPCC__EECRH__E33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH__E32                              BITFIELD(0, 0)
#define TPCC__EECRH__E32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E31                               BITFIELD(31, 31)
#define TPCC__EESR__E31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E30                               BITFIELD(30, 30)
#define TPCC__EESR__E30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E29                               BITFIELD(29, 29)
#define TPCC__EESR__E29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E28                               BITFIELD(28, 28)
#define TPCC__EESR__E28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E27                               BITFIELD(27, 27)
#define TPCC__EESR__E27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E26                               BITFIELD(26, 26)
#define TPCC__EESR__E26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E25                               BITFIELD(25, 25)
#define TPCC__EESR__E25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E24                               BITFIELD(24, 24)
#define TPCC__EESR__E24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E23                               BITFIELD(23, 23)
#define TPCC__EESR__E23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E22                               BITFIELD(22, 22)
#define TPCC__EESR__E22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E21                               BITFIELD(21, 21)
#define TPCC__EESR__E21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E20                               BITFIELD(20, 20)
#define TPCC__EESR__E20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E19                               BITFIELD(19, 19)
#define TPCC__EESR__E19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E18                               BITFIELD(18, 18)
#define TPCC__EESR__E18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E17                               BITFIELD(17, 17)
#define TPCC__EESR__E17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E16                               BITFIELD(16, 16)
#define TPCC__EESR__E16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E15                               BITFIELD(15, 15)
#define TPCC__EESR__E15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E14                               BITFIELD(14, 14)
#define TPCC__EESR__E14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E13                               BITFIELD(13, 13)
#define TPCC__EESR__E13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E12                               BITFIELD(12, 12)
#define TPCC__EESR__E12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E11                               BITFIELD(11, 11)
#define TPCC__EESR__E11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E10                               BITFIELD(10, 10)
#define TPCC__EESR__E10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E9                                BITFIELD(9, 9)
#define TPCC__EESR__E9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E8                                BITFIELD(8, 8)
#define TPCC__EESR__E8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E7                                BITFIELD(7, 7)
#define TPCC__EESR__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E6                                BITFIELD(6, 6)
#define TPCC__EESR__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E5                                BITFIELD(5, 5)
#define TPCC__EESR__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E4                                BITFIELD(4, 4)
#define TPCC__EESR__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E3                                BITFIELD(3, 3)
#define TPCC__EESR__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E2                                BITFIELD(2, 2)
#define TPCC__EESR__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E1                                BITFIELD(1, 1)
#define TPCC__EESR__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR__E0                                BITFIELD(0, 0)
#define TPCC__EESR__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E63                              BITFIELD(31, 31)
#define TPCC__EESRH__E63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E62                              BITFIELD(30, 30)
#define TPCC__EESRH__E62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E61                              BITFIELD(29, 29)
#define TPCC__EESRH__E61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E60                              BITFIELD(28, 28)
#define TPCC__EESRH__E60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E59                              BITFIELD(27, 27)
#define TPCC__EESRH__E59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E58                              BITFIELD(26, 26)
#define TPCC__EESRH__E58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E57                              BITFIELD(25, 25)
#define TPCC__EESRH__E57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E56                              BITFIELD(24, 24)
#define TPCC__EESRH__E56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E55                              BITFIELD(23, 23)
#define TPCC__EESRH__E55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E54                              BITFIELD(22, 22)
#define TPCC__EESRH__E54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E53                              BITFIELD(21, 21)
#define TPCC__EESRH__E53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E52                              BITFIELD(20, 20)
#define TPCC__EESRH__E52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E51                              BITFIELD(19, 19)
#define TPCC__EESRH__E51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E50                              BITFIELD(18, 18)
#define TPCC__EESRH__E50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E49                              BITFIELD(17, 17)
#define TPCC__EESRH__E49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E48                              BITFIELD(16, 16)
#define TPCC__EESRH__E48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E47                              BITFIELD(15, 15)
#define TPCC__EESRH__E47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E46                              BITFIELD(14, 14)
#define TPCC__EESRH__E46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E45                              BITFIELD(13, 13)
#define TPCC__EESRH__E45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E44                              BITFIELD(12, 12)
#define TPCC__EESRH__E44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E43                              BITFIELD(11, 11)
#define TPCC__EESRH__E43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E42                              BITFIELD(10, 10)
#define TPCC__EESRH__E42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E41                              BITFIELD(9, 9)
#define TPCC__EESRH__E41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E40                              BITFIELD(8, 8)
#define TPCC__EESRH__E40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E39                              BITFIELD(7, 7)
#define TPCC__EESRH__E39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E38                              BITFIELD(6, 6)
#define TPCC__EESRH__E38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E37                              BITFIELD(5, 5)
#define TPCC__EESRH__E37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E36                              BITFIELD(4, 4)
#define TPCC__EESRH__E36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E35                              BITFIELD(3, 3)
#define TPCC__EESRH__E35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E34                              BITFIELD(2, 2)
#define TPCC__EESRH__E34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E33                              BITFIELD(1, 1)
#define TPCC__EESRH__E33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH__E32                              BITFIELD(0, 0)
#define TPCC__EESRH__E32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E31                                BITFIELD(31, 31)
#define TPCC__SER__E31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E30                                BITFIELD(30, 30)
#define TPCC__SER__E30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E29                                BITFIELD(29, 29)
#define TPCC__SER__E29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E28                                BITFIELD(28, 28)
#define TPCC__SER__E28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E27                                BITFIELD(27, 27)
#define TPCC__SER__E27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E26                                BITFIELD(26, 26)
#define TPCC__SER__E26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E25                                BITFIELD(25, 25)
#define TPCC__SER__E25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E24                                BITFIELD(24, 24)
#define TPCC__SER__E24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E23                                BITFIELD(23, 23)
#define TPCC__SER__E23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E22                                BITFIELD(22, 22)
#define TPCC__SER__E22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E21                                BITFIELD(21, 21)
#define TPCC__SER__E21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E20                                BITFIELD(20, 20)
#define TPCC__SER__E20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E19                                BITFIELD(19, 19)
#define TPCC__SER__E19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E18                                BITFIELD(18, 18)
#define TPCC__SER__E18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E17                                BITFIELD(17, 17)
#define TPCC__SER__E17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E16                                BITFIELD(16, 16)
#define TPCC__SER__E16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E15                                BITFIELD(15, 15)
#define TPCC__SER__E15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E14                                BITFIELD(14, 14)
#define TPCC__SER__E14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E13                                BITFIELD(13, 13)
#define TPCC__SER__E13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E12                                BITFIELD(12, 12)
#define TPCC__SER__E12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E11                                BITFIELD(11, 11)
#define TPCC__SER__E11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E10                                BITFIELD(10, 10)
#define TPCC__SER__E10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E9                                 BITFIELD(9, 9)
#define TPCC__SER__E9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E8                                 BITFIELD(8, 8)
#define TPCC__SER__E8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E7                                 BITFIELD(7, 7)
#define TPCC__SER__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E6                                 BITFIELD(6, 6)
#define TPCC__SER__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E5                                 BITFIELD(5, 5)
#define TPCC__SER__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E4                                 BITFIELD(4, 4)
#define TPCC__SER__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E3                                 BITFIELD(3, 3)
#define TPCC__SER__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E2                                 BITFIELD(2, 2)
#define TPCC__SER__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E1                                 BITFIELD(1, 1)
#define TPCC__SER__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER__E0                                 BITFIELD(0, 0)
#define TPCC__SER__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E63                               BITFIELD(31, 31)
#define TPCC__SERH__E63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E62                               BITFIELD(30, 30)
#define TPCC__SERH__E62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E61                               BITFIELD(29, 29)
#define TPCC__SERH__E61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E60                               BITFIELD(28, 28)
#define TPCC__SERH__E60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E59                               BITFIELD(27, 27)
#define TPCC__SERH__E59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E58                               BITFIELD(26, 26)
#define TPCC__SERH__E58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E57                               BITFIELD(25, 25)
#define TPCC__SERH__E57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E56                               BITFIELD(24, 24)
#define TPCC__SERH__E56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E55                               BITFIELD(23, 23)
#define TPCC__SERH__E55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E54                               BITFIELD(22, 22)
#define TPCC__SERH__E54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E53                               BITFIELD(21, 21)
#define TPCC__SERH__E53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E52                               BITFIELD(20, 20)
#define TPCC__SERH__E52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E51                               BITFIELD(19, 19)
#define TPCC__SERH__E51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E50                               BITFIELD(18, 18)
#define TPCC__SERH__E50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E49                               BITFIELD(17, 17)
#define TPCC__SERH__E49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E48                               BITFIELD(16, 16)
#define TPCC__SERH__E48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E47                               BITFIELD(15, 15)
#define TPCC__SERH__E47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E46                               BITFIELD(14, 14)
#define TPCC__SERH__E46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E45                               BITFIELD(13, 13)
#define TPCC__SERH__E45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E44                               BITFIELD(12, 12)
#define TPCC__SERH__E44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E43                               BITFIELD(11, 11)
#define TPCC__SERH__E43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E42                               BITFIELD(10, 10)
#define TPCC__SERH__E42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E41                               BITFIELD(9, 9)
#define TPCC__SERH__E41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E40                               BITFIELD(8, 8)
#define TPCC__SERH__E40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E39                               BITFIELD(7, 7)
#define TPCC__SERH__E39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E38                               BITFIELD(6, 6)
#define TPCC__SERH__E38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E37                               BITFIELD(5, 5)
#define TPCC__SERH__E37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E36                               BITFIELD(4, 4)
#define TPCC__SERH__E36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E35                               BITFIELD(3, 3)
#define TPCC__SERH__E35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E34                               BITFIELD(2, 2)
#define TPCC__SERH__E34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E33                               BITFIELD(1, 1)
#define TPCC__SERH__E33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH__E32                               BITFIELD(0, 0)
#define TPCC__SERH__E32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E31                               BITFIELD(31, 31)
#define TPCC__SECR__E31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E30                               BITFIELD(30, 30)
#define TPCC__SECR__E30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E29                               BITFIELD(29, 29)
#define TPCC__SECR__E29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E28                               BITFIELD(28, 28)
#define TPCC__SECR__E28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E27                               BITFIELD(27, 27)
#define TPCC__SECR__E27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E26                               BITFIELD(26, 26)
#define TPCC__SECR__E26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E25                               BITFIELD(25, 25)
#define TPCC__SECR__E25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E24                               BITFIELD(24, 24)
#define TPCC__SECR__E24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E23                               BITFIELD(23, 23)
#define TPCC__SECR__E23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E22                               BITFIELD(22, 22)
#define TPCC__SECR__E22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E21                               BITFIELD(21, 21)
#define TPCC__SECR__E21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E20                               BITFIELD(20, 20)
#define TPCC__SECR__E20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E19                               BITFIELD(19, 19)
#define TPCC__SECR__E19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E18                               BITFIELD(18, 18)
#define TPCC__SECR__E18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E17                               BITFIELD(17, 17)
#define TPCC__SECR__E17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E16                               BITFIELD(16, 16)
#define TPCC__SECR__E16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E15                               BITFIELD(15, 15)
#define TPCC__SECR__E15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E14                               BITFIELD(14, 14)
#define TPCC__SECR__E14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E13                               BITFIELD(13, 13)
#define TPCC__SECR__E13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E12                               BITFIELD(12, 12)
#define TPCC__SECR__E12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E11                               BITFIELD(11, 11)
#define TPCC__SECR__E11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E10                               BITFIELD(10, 10)
#define TPCC__SECR__E10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E9                                BITFIELD(9, 9)
#define TPCC__SECR__E9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E8                                BITFIELD(8, 8)
#define TPCC__SECR__E8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E7                                BITFIELD(7, 7)
#define TPCC__SECR__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E6                                BITFIELD(6, 6)
#define TPCC__SECR__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E5                                BITFIELD(5, 5)
#define TPCC__SECR__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E4                                BITFIELD(4, 4)
#define TPCC__SECR__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E3                                BITFIELD(3, 3)
#define TPCC__SECR__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E2                                BITFIELD(2, 2)
#define TPCC__SECR__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E1                                BITFIELD(1, 1)
#define TPCC__SECR__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR__E0                                BITFIELD(0, 0)
#define TPCC__SECR__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E63                              BITFIELD(31, 31)
#define TPCC__SECRH__E63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E62                              BITFIELD(30, 30)
#define TPCC__SECRH__E62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E61                              BITFIELD(29, 29)
#define TPCC__SECRH__E61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E60                              BITFIELD(28, 28)
#define TPCC__SECRH__E60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E59                              BITFIELD(27, 27)
#define TPCC__SECRH__E59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E58                              BITFIELD(26, 26)
#define TPCC__SECRH__E58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E57                              BITFIELD(25, 25)
#define TPCC__SECRH__E57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E56                              BITFIELD(24, 24)
#define TPCC__SECRH__E56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E55                              BITFIELD(23, 23)
#define TPCC__SECRH__E55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E54                              BITFIELD(22, 22)
#define TPCC__SECRH__E54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E53                              BITFIELD(21, 21)
#define TPCC__SECRH__E53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E52                              BITFIELD(20, 20)
#define TPCC__SECRH__E52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E51                              BITFIELD(19, 19)
#define TPCC__SECRH__E51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E50                              BITFIELD(18, 18)
#define TPCC__SECRH__E50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E49                              BITFIELD(17, 17)
#define TPCC__SECRH__E49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E48                              BITFIELD(16, 16)
#define TPCC__SECRH__E48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E47                              BITFIELD(15, 15)
#define TPCC__SECRH__E47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E46                              BITFIELD(14, 14)
#define TPCC__SECRH__E46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E45                              BITFIELD(13, 13)
#define TPCC__SECRH__E45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E44                              BITFIELD(12, 12)
#define TPCC__SECRH__E44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E43                              BITFIELD(11, 11)
#define TPCC__SECRH__E43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E42                              BITFIELD(10, 10)
#define TPCC__SECRH__E42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E41                              BITFIELD(9, 9)
#define TPCC__SECRH__E41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E40                              BITFIELD(8, 8)
#define TPCC__SECRH__E40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E39                              BITFIELD(7, 7)
#define TPCC__SECRH__E39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E38                              BITFIELD(6, 6)
#define TPCC__SECRH__E38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E37                              BITFIELD(5, 5)
#define TPCC__SECRH__E37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E36                              BITFIELD(4, 4)
#define TPCC__SECRH__E36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E35                              BITFIELD(3, 3)
#define TPCC__SECRH__E35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E34                              BITFIELD(2, 2)
#define TPCC__SECRH__E34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E33                              BITFIELD(1, 1)
#define TPCC__SECRH__E33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH__E32                              BITFIELD(0, 0)
#define TPCC__SECRH__E32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I31                                BITFIELD(31, 31)
#define TPCC__IER__I31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I30                                BITFIELD(30, 30)
#define TPCC__IER__I30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I29                                BITFIELD(29, 29)
#define TPCC__IER__I29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I28                                BITFIELD(28, 28)
#define TPCC__IER__I28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I27                                BITFIELD(27, 27)
#define TPCC__IER__I27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I26                                BITFIELD(26, 26)
#define TPCC__IER__I26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I25                                BITFIELD(25, 25)
#define TPCC__IER__I25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I24                                BITFIELD(24, 24)
#define TPCC__IER__I24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I23                                BITFIELD(23, 23)
#define TPCC__IER__I23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I22                                BITFIELD(22, 22)
#define TPCC__IER__I22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I21                                BITFIELD(21, 21)
#define TPCC__IER__I21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I20                                BITFIELD(20, 20)
#define TPCC__IER__I20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I19                                BITFIELD(19, 19)
#define TPCC__IER__I19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I18                                BITFIELD(18, 18)
#define TPCC__IER__I18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I17                                BITFIELD(17, 17)
#define TPCC__IER__I17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I16                                BITFIELD(16, 16)
#define TPCC__IER__I16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I15                                BITFIELD(15, 15)
#define TPCC__IER__I15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I14                                BITFIELD(14, 14)
#define TPCC__IER__I14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I13                                BITFIELD(13, 13)
#define TPCC__IER__I13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I12                                BITFIELD(12, 12)
#define TPCC__IER__I12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I11                                BITFIELD(11, 11)
#define TPCC__IER__I11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I10                                BITFIELD(10, 10)
#define TPCC__IER__I10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I9                                 BITFIELD(9, 9)
#define TPCC__IER__I9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I8                                 BITFIELD(8, 8)
#define TPCC__IER__I8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I7                                 BITFIELD(7, 7)
#define TPCC__IER__I7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I6                                 BITFIELD(6, 6)
#define TPCC__IER__I6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I5                                 BITFIELD(5, 5)
#define TPCC__IER__I5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I4                                 BITFIELD(4, 4)
#define TPCC__IER__I4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I3                                 BITFIELD(3, 3)
#define TPCC__IER__I3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I2                                 BITFIELD(2, 2)
#define TPCC__IER__I2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I1                                 BITFIELD(1, 1)
#define TPCC__IER__I1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER__I0                                 BITFIELD(0, 0)
#define TPCC__IER__I0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I63                               BITFIELD(31, 31)
#define TPCC__IERH__I63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I62                               BITFIELD(30, 30)
#define TPCC__IERH__I62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I61                               BITFIELD(29, 29)
#define TPCC__IERH__I61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I60                               BITFIELD(28, 28)
#define TPCC__IERH__I60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I59                               BITFIELD(27, 27)
#define TPCC__IERH__I59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I58                               BITFIELD(26, 26)
#define TPCC__IERH__I58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I57                               BITFIELD(25, 25)
#define TPCC__IERH__I57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I56                               BITFIELD(24, 24)
#define TPCC__IERH__I56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I55                               BITFIELD(23, 23)
#define TPCC__IERH__I55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I54                               BITFIELD(22, 22)
#define TPCC__IERH__I54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I53                               BITFIELD(21, 21)
#define TPCC__IERH__I53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I52                               BITFIELD(20, 20)
#define TPCC__IERH__I52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I51                               BITFIELD(19, 19)
#define TPCC__IERH__I51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I50                               BITFIELD(18, 18)
#define TPCC__IERH__I50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I49                               BITFIELD(17, 17)
#define TPCC__IERH__I49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I48                               BITFIELD(16, 16)
#define TPCC__IERH__I48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I47                               BITFIELD(15, 15)
#define TPCC__IERH__I47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I46                               BITFIELD(14, 14)
#define TPCC__IERH__I46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I45                               BITFIELD(13, 13)
#define TPCC__IERH__I45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I44                               BITFIELD(12, 12)
#define TPCC__IERH__I44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I43                               BITFIELD(11, 11)
#define TPCC__IERH__I43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I42                               BITFIELD(10, 10)
#define TPCC__IERH__I42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I41                               BITFIELD(9, 9)
#define TPCC__IERH__I41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I40                               BITFIELD(8, 8)
#define TPCC__IERH__I40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I39                               BITFIELD(7, 7)
#define TPCC__IERH__I39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I38                               BITFIELD(6, 6)
#define TPCC__IERH__I38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I37                               BITFIELD(5, 5)
#define TPCC__IERH__I37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I36                               BITFIELD(4, 4)
#define TPCC__IERH__I36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I35                               BITFIELD(3, 3)
#define TPCC__IERH__I35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I34                               BITFIELD(2, 2)
#define TPCC__IERH__I34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I33                               BITFIELD(1, 1)
#define TPCC__IERH__I33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH__I32                               BITFIELD(0, 0)
#define TPCC__IERH__I32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I31                               BITFIELD(31, 31)
#define TPCC__IECR__I31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I30                               BITFIELD(30, 30)
#define TPCC__IECR__I30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I29                               BITFIELD(29, 29)
#define TPCC__IECR__I29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I28                               BITFIELD(28, 28)
#define TPCC__IECR__I28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I27                               BITFIELD(27, 27)
#define TPCC__IECR__I27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I26                               BITFIELD(26, 26)
#define TPCC__IECR__I26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I25                               BITFIELD(25, 25)
#define TPCC__IECR__I25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I24                               BITFIELD(24, 24)
#define TPCC__IECR__I24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I23                               BITFIELD(23, 23)
#define TPCC__IECR__I23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I22                               BITFIELD(22, 22)
#define TPCC__IECR__I22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I21                               BITFIELD(21, 21)
#define TPCC__IECR__I21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I20                               BITFIELD(20, 20)
#define TPCC__IECR__I20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I19                               BITFIELD(19, 19)
#define TPCC__IECR__I19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I18                               BITFIELD(18, 18)
#define TPCC__IECR__I18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I17                               BITFIELD(17, 17)
#define TPCC__IECR__I17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I16                               BITFIELD(16, 16)
#define TPCC__IECR__I16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I15                               BITFIELD(15, 15)
#define TPCC__IECR__I15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I14                               BITFIELD(14, 14)
#define TPCC__IECR__I14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I13                               BITFIELD(13, 13)
#define TPCC__IECR__I13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I12                               BITFIELD(12, 12)
#define TPCC__IECR__I12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I11                               BITFIELD(11, 11)
#define TPCC__IECR__I11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I10                               BITFIELD(10, 10)
#define TPCC__IECR__I10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I9                                BITFIELD(9, 9)
#define TPCC__IECR__I9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I8                                BITFIELD(8, 8)
#define TPCC__IECR__I8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I7                                BITFIELD(7, 7)
#define TPCC__IECR__I7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I6                                BITFIELD(6, 6)
#define TPCC__IECR__I6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I5                                BITFIELD(5, 5)
#define TPCC__IECR__I5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I4                                BITFIELD(4, 4)
#define TPCC__IECR__I4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I3                                BITFIELD(3, 3)
#define TPCC__IECR__I3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I2                                BITFIELD(2, 2)
#define TPCC__IECR__I2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I1                                BITFIELD(1, 1)
#define TPCC__IECR__I1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR__I0                                BITFIELD(0, 0)
#define TPCC__IECR__I0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I63                              BITFIELD(31, 31)
#define TPCC__IECRH__I63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I62                              BITFIELD(30, 30)
#define TPCC__IECRH__I62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I61                              BITFIELD(29, 29)
#define TPCC__IECRH__I61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I60                              BITFIELD(28, 28)
#define TPCC__IECRH__I60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I59                              BITFIELD(27, 27)
#define TPCC__IECRH__I59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I58                              BITFIELD(26, 26)
#define TPCC__IECRH__I58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I57                              BITFIELD(25, 25)
#define TPCC__IECRH__I57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I56                              BITFIELD(24, 24)
#define TPCC__IECRH__I56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I55                              BITFIELD(23, 23)
#define TPCC__IECRH__I55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I54                              BITFIELD(22, 22)
#define TPCC__IECRH__I54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I53                              BITFIELD(21, 21)
#define TPCC__IECRH__I53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I52                              BITFIELD(20, 20)
#define TPCC__IECRH__I52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I51                              BITFIELD(19, 19)
#define TPCC__IECRH__I51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I50                              BITFIELD(18, 18)
#define TPCC__IECRH__I50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I49                              BITFIELD(17, 17)
#define TPCC__IECRH__I49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I48                              BITFIELD(16, 16)
#define TPCC__IECRH__I48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I47                              BITFIELD(15, 15)
#define TPCC__IECRH__I47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I46                              BITFIELD(14, 14)
#define TPCC__IECRH__I46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I45                              BITFIELD(13, 13)
#define TPCC__IECRH__I45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I44                              BITFIELD(12, 12)
#define TPCC__IECRH__I44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I43                              BITFIELD(11, 11)
#define TPCC__IECRH__I43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I42                              BITFIELD(10, 10)
#define TPCC__IECRH__I42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I41                              BITFIELD(9, 9)
#define TPCC__IECRH__I41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I40                              BITFIELD(8, 8)
#define TPCC__IECRH__I40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I39                              BITFIELD(7, 7)
#define TPCC__IECRH__I39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I38                              BITFIELD(6, 6)
#define TPCC__IECRH__I38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I37                              BITFIELD(5, 5)
#define TPCC__IECRH__I37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I36                              BITFIELD(4, 4)
#define TPCC__IECRH__I36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I35                              BITFIELD(3, 3)
#define TPCC__IECRH__I35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I34                              BITFIELD(2, 2)
#define TPCC__IECRH__I34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I33                              BITFIELD(1, 1)
#define TPCC__IECRH__I33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH__I32                              BITFIELD(0, 0)
#define TPCC__IECRH__I32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I31                               BITFIELD(31, 31)
#define TPCC__IESR__I31__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I30                               BITFIELD(30, 30)
#define TPCC__IESR__I30__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I29                               BITFIELD(29, 29)
#define TPCC__IESR__I29__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I28                               BITFIELD(28, 28)
#define TPCC__IESR__I28__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I27                               BITFIELD(27, 27)
#define TPCC__IESR__I27__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I26                               BITFIELD(26, 26)
#define TPCC__IESR__I26__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I25                               BITFIELD(25, 25)
#define TPCC__IESR__I25__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I24                               BITFIELD(24, 24)
#define TPCC__IESR__I24__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I23                               BITFIELD(23, 23)
#define TPCC__IESR__I23__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I22                               BITFIELD(22, 22)
#define TPCC__IESR__I22__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I21                               BITFIELD(21, 21)
#define TPCC__IESR__I21__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I20                               BITFIELD(20, 20)
#define TPCC__IESR__I20__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I19                               BITFIELD(19, 19)
#define TPCC__IESR__I19__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I18                               BITFIELD(18, 18)
#define TPCC__IESR__I18__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I17                               BITFIELD(17, 17)
#define TPCC__IESR__I17__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I16                               BITFIELD(16, 16)
#define TPCC__IESR__I16__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I15                               BITFIELD(15, 15)
#define TPCC__IESR__I15__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I14                               BITFIELD(14, 14)
#define TPCC__IESR__I14__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I13                               BITFIELD(13, 13)
#define TPCC__IESR__I13__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I12                               BITFIELD(12, 12)
#define TPCC__IESR__I12__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I11                               BITFIELD(11, 11)
#define TPCC__IESR__I11__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I10                               BITFIELD(10, 10)
#define TPCC__IESR__I10__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I9                                BITFIELD(9, 9)
#define TPCC__IESR__I9__POS                           9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I8                                BITFIELD(8, 8)
#define TPCC__IESR__I8__POS                           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I7                                BITFIELD(7, 7)
#define TPCC__IESR__I7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I6                                BITFIELD(6, 6)
#define TPCC__IESR__I6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I5                                BITFIELD(5, 5)
#define TPCC__IESR__I5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I4                                BITFIELD(4, 4)
#define TPCC__IESR__I4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I3                                BITFIELD(3, 3)
#define TPCC__IESR__I3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I2                                BITFIELD(2, 2)
#define TPCC__IESR__I2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I1                                BITFIELD(1, 1)
#define TPCC__IESR__I1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR__I0                                BITFIELD(0, 0)
#define TPCC__IESR__I0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I63                              BITFIELD(31, 31)
#define TPCC__IESRH__I63__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I62                              BITFIELD(30, 30)
#define TPCC__IESRH__I62__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I61                              BITFIELD(29, 29)
#define TPCC__IESRH__I61__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I60                              BITFIELD(28, 28)
#define TPCC__IESRH__I60__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I59                              BITFIELD(27, 27)
#define TPCC__IESRH__I59__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I58                              BITFIELD(26, 26)
#define TPCC__IESRH__I58__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I57                              BITFIELD(25, 25)
#define TPCC__IESRH__I57__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I56                              BITFIELD(24, 24)
#define TPCC__IESRH__I56__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I55                              BITFIELD(23, 23)
#define TPCC__IESRH__I55__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I54                              BITFIELD(22, 22)
#define TPCC__IESRH__I54__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I53                              BITFIELD(21, 21)
#define TPCC__IESRH__I53__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I52                              BITFIELD(20, 20)
#define TPCC__IESRH__I52__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I51                              BITFIELD(19, 19)
#define TPCC__IESRH__I51__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I50                              BITFIELD(18, 18)
#define TPCC__IESRH__I50__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I49                              BITFIELD(17, 17)
#define TPCC__IESRH__I49__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I48                              BITFIELD(16, 16)
#define TPCC__IESRH__I48__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I47                              BITFIELD(15, 15)
#define TPCC__IESRH__I47__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I46                              BITFIELD(14, 14)
#define TPCC__IESRH__I46__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I45                              BITFIELD(13, 13)
#define TPCC__IESRH__I45__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I44                              BITFIELD(12, 12)
#define TPCC__IESRH__I44__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I43                              BITFIELD(11, 11)
#define TPCC__IESRH__I43__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I42                              BITFIELD(10, 10)
#define TPCC__IESRH__I42__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I41                              BITFIELD(9, 9)
#define TPCC__IESRH__I41__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I40                              BITFIELD(8, 8)
#define TPCC__IESRH__I40__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I39                              BITFIELD(7, 7)
#define TPCC__IESRH__I39__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I38                              BITFIELD(6, 6)
#define TPCC__IESRH__I38__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I37                              BITFIELD(5, 5)
#define TPCC__IESRH__I37__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I36                              BITFIELD(4, 4)
#define TPCC__IESRH__I36__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I35                              BITFIELD(3, 3)
#define TPCC__IESRH__I35__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I34                              BITFIELD(2, 2)
#define TPCC__IESRH__I34__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I33                              BITFIELD(1, 1)
#define TPCC__IESRH__I33__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH__I32                              BITFIELD(0, 0)
#define TPCC__IESRH__I32__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I31                                BITFIELD(31, 31)
#define TPCC__IPR__I31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I30                                BITFIELD(30, 30)
#define TPCC__IPR__I30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I29                                BITFIELD(29, 29)
#define TPCC__IPR__I29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I28                                BITFIELD(28, 28)
#define TPCC__IPR__I28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I27                                BITFIELD(27, 27)
#define TPCC__IPR__I27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I26                                BITFIELD(26, 26)
#define TPCC__IPR__I26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I25                                BITFIELD(25, 25)
#define TPCC__IPR__I25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I24                                BITFIELD(24, 24)
#define TPCC__IPR__I24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I23                                BITFIELD(23, 23)
#define TPCC__IPR__I23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I22                                BITFIELD(22, 22)
#define TPCC__IPR__I22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I21                                BITFIELD(21, 21)
#define TPCC__IPR__I21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I20                                BITFIELD(20, 20)
#define TPCC__IPR__I20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I19                                BITFIELD(19, 19)
#define TPCC__IPR__I19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I18                                BITFIELD(18, 18)
#define TPCC__IPR__I18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I17                                BITFIELD(17, 17)
#define TPCC__IPR__I17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I16                                BITFIELD(16, 16)
#define TPCC__IPR__I16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I15                                BITFIELD(15, 15)
#define TPCC__IPR__I15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I14                                BITFIELD(14, 14)
#define TPCC__IPR__I14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I13                                BITFIELD(13, 13)
#define TPCC__IPR__I13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I12                                BITFIELD(12, 12)
#define TPCC__IPR__I12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I11                                BITFIELD(11, 11)
#define TPCC__IPR__I11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I10                                BITFIELD(10, 10)
#define TPCC__IPR__I10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I9                                 BITFIELD(9, 9)
#define TPCC__IPR__I9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I8                                 BITFIELD(8, 8)
#define TPCC__IPR__I8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I7                                 BITFIELD(7, 7)
#define TPCC__IPR__I7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I6                                 BITFIELD(6, 6)
#define TPCC__IPR__I6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I5                                 BITFIELD(5, 5)
#define TPCC__IPR__I5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I4                                 BITFIELD(4, 4)
#define TPCC__IPR__I4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I3                                 BITFIELD(3, 3)
#define TPCC__IPR__I3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I2                                 BITFIELD(2, 2)
#define TPCC__IPR__I2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I1                                 BITFIELD(1, 1)
#define TPCC__IPR__I1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR__I0                                 BITFIELD(0, 0)
#define TPCC__IPR__I0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I63                               BITFIELD(31, 31)
#define TPCC__IPRH__I63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I62                               BITFIELD(30, 30)
#define TPCC__IPRH__I62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I61                               BITFIELD(29, 29)
#define TPCC__IPRH__I61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I60                               BITFIELD(28, 28)
#define TPCC__IPRH__I60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I59                               BITFIELD(27, 27)
#define TPCC__IPRH__I59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I58                               BITFIELD(26, 26)
#define TPCC__IPRH__I58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I57                               BITFIELD(25, 25)
#define TPCC__IPRH__I57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I56                               BITFIELD(24, 24)
#define TPCC__IPRH__I56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I55                               BITFIELD(23, 23)
#define TPCC__IPRH__I55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I54                               BITFIELD(22, 22)
#define TPCC__IPRH__I54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I53                               BITFIELD(21, 21)
#define TPCC__IPRH__I53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I52                               BITFIELD(20, 20)
#define TPCC__IPRH__I52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I51                               BITFIELD(19, 19)
#define TPCC__IPRH__I51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I50                               BITFIELD(18, 18)
#define TPCC__IPRH__I50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I49                               BITFIELD(17, 17)
#define TPCC__IPRH__I49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I48                               BITFIELD(16, 16)
#define TPCC__IPRH__I48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I47                               BITFIELD(15, 15)
#define TPCC__IPRH__I47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I46                               BITFIELD(14, 14)
#define TPCC__IPRH__I46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I45                               BITFIELD(13, 13)
#define TPCC__IPRH__I45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I44                               BITFIELD(12, 12)
#define TPCC__IPRH__I44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I43                               BITFIELD(11, 11)
#define TPCC__IPRH__I43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I42                               BITFIELD(10, 10)
#define TPCC__IPRH__I42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I41                               BITFIELD(9, 9)
#define TPCC__IPRH__I41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I40                               BITFIELD(8, 8)
#define TPCC__IPRH__I40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I39                               BITFIELD(7, 7)
#define TPCC__IPRH__I39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I38                               BITFIELD(6, 6)
#define TPCC__IPRH__I38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I37                               BITFIELD(5, 5)
#define TPCC__IPRH__I37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I36                               BITFIELD(4, 4)
#define TPCC__IPRH__I36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I35                               BITFIELD(3, 3)
#define TPCC__IPRH__I35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I34                               BITFIELD(2, 2)
#define TPCC__IPRH__I34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I33                               BITFIELD(1, 1)
#define TPCC__IPRH__I33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH__I32                               BITFIELD(0, 0)
#define TPCC__IPRH__I32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I31                                BITFIELD(31, 31)
#define TPCC__ICR__I31__POS                           31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I30                                BITFIELD(30, 30)
#define TPCC__ICR__I30__POS                           30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I29                                BITFIELD(29, 29)
#define TPCC__ICR__I29__POS                           29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I28                                BITFIELD(28, 28)
#define TPCC__ICR__I28__POS                           28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I27                                BITFIELD(27, 27)
#define TPCC__ICR__I27__POS                           27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I26                                BITFIELD(26, 26)
#define TPCC__ICR__I26__POS                           26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I25                                BITFIELD(25, 25)
#define TPCC__ICR__I25__POS                           25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I24                                BITFIELD(24, 24)
#define TPCC__ICR__I24__POS                           24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I23                                BITFIELD(23, 23)
#define TPCC__ICR__I23__POS                           23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I22                                BITFIELD(22, 22)
#define TPCC__ICR__I22__POS                           22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I21                                BITFIELD(21, 21)
#define TPCC__ICR__I21__POS                           21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I20                                BITFIELD(20, 20)
#define TPCC__ICR__I20__POS                           20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I19                                BITFIELD(19, 19)
#define TPCC__ICR__I19__POS                           19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I18                                BITFIELD(18, 18)
#define TPCC__ICR__I18__POS                           18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I17                                BITFIELD(17, 17)
#define TPCC__ICR__I17__POS                           17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I16                                BITFIELD(16, 16)
#define TPCC__ICR__I16__POS                           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I15                                BITFIELD(15, 15)
#define TPCC__ICR__I15__POS                           15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I14                                BITFIELD(14, 14)
#define TPCC__ICR__I14__POS                           14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I13                                BITFIELD(13, 13)
#define TPCC__ICR__I13__POS                           13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I12                                BITFIELD(12, 12)
#define TPCC__ICR__I12__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I11                                BITFIELD(11, 11)
#define TPCC__ICR__I11__POS                           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I10                                BITFIELD(10, 10)
#define TPCC__ICR__I10__POS                           10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I9                                 BITFIELD(9, 9)
#define TPCC__ICR__I9__POS                            9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I8                                 BITFIELD(8, 8)
#define TPCC__ICR__I8__POS                            8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I7                                 BITFIELD(7, 7)
#define TPCC__ICR__I7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I6                                 BITFIELD(6, 6)
#define TPCC__ICR__I6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I5                                 BITFIELD(5, 5)
#define TPCC__ICR__I5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I4                                 BITFIELD(4, 4)
#define TPCC__ICR__I4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I3                                 BITFIELD(3, 3)
#define TPCC__ICR__I3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I2                                 BITFIELD(2, 2)
#define TPCC__ICR__I2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I1                                 BITFIELD(1, 1)
#define TPCC__ICR__I1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR__I0                                 BITFIELD(0, 0)
#define TPCC__ICR__I0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I63                               BITFIELD(31, 31)
#define TPCC__ICRH__I63__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I62                               BITFIELD(30, 30)
#define TPCC__ICRH__I62__POS                          30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I61                               BITFIELD(29, 29)
#define TPCC__ICRH__I61__POS                          29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I60                               BITFIELD(28, 28)
#define TPCC__ICRH__I60__POS                          28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I59                               BITFIELD(27, 27)
#define TPCC__ICRH__I59__POS                          27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I58                               BITFIELD(26, 26)
#define TPCC__ICRH__I58__POS                          26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I57                               BITFIELD(25, 25)
#define TPCC__ICRH__I57__POS                          25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I56                               BITFIELD(24, 24)
#define TPCC__ICRH__I56__POS                          24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I55                               BITFIELD(23, 23)
#define TPCC__ICRH__I55__POS                          23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I54                               BITFIELD(22, 22)
#define TPCC__ICRH__I54__POS                          22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I53                               BITFIELD(21, 21)
#define TPCC__ICRH__I53__POS                          21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I52                               BITFIELD(20, 20)
#define TPCC__ICRH__I52__POS                          20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I51                               BITFIELD(19, 19)
#define TPCC__ICRH__I51__POS                          19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I50                               BITFIELD(18, 18)
#define TPCC__ICRH__I50__POS                          18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I49                               BITFIELD(17, 17)
#define TPCC__ICRH__I49__POS                          17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I48                               BITFIELD(16, 16)
#define TPCC__ICRH__I48__POS                          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I47                               BITFIELD(15, 15)
#define TPCC__ICRH__I47__POS                          15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I46                               BITFIELD(14, 14)
#define TPCC__ICRH__I46__POS                          14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I45                               BITFIELD(13, 13)
#define TPCC__ICRH__I45__POS                          13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I44                               BITFIELD(12, 12)
#define TPCC__ICRH__I44__POS                          12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I43                               BITFIELD(11, 11)
#define TPCC__ICRH__I43__POS                          11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I42                               BITFIELD(10, 10)
#define TPCC__ICRH__I42__POS                          10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I41                               BITFIELD(9, 9)
#define TPCC__ICRH__I41__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I40                               BITFIELD(8, 8)
#define TPCC__ICRH__I40__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I39                               BITFIELD(7, 7)
#define TPCC__ICRH__I39__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I38                               BITFIELD(6, 6)
#define TPCC__ICRH__I38__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I37                               BITFIELD(5, 5)
#define TPCC__ICRH__I37__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I36                               BITFIELD(4, 4)
#define TPCC__ICRH__I36__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I35                               BITFIELD(3, 3)
#define TPCC__ICRH__I35__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I34                               BITFIELD(2, 2)
#define TPCC__ICRH__I34__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I33                               BITFIELD(1, 1)
#define TPCC__ICRH__I33__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH__I32                               BITFIELD(0, 0)
#define TPCC__ICRH__I32__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL__SET   
 *
 * @BRIEF        Interrupt Set:  CPU write of '1' to the SETn bit causes the 
 *               tpcc_intN output signal to be pulsed egardless of state of 
 *               interrupts enable (IERn) and status (IPRn). CPU write of '0' 
 *               has no effect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL__SET                              BITFIELD(1, 1)
#define TPCC__IEVAL__SET__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL__EVAL   
 *
 * @BRIEF        Interrupt Evaluate:  CPU write of '1' to the EVALn bit 
 *               causes the tpcc_intN output signal to be pulsed if any 
 *               enabled interrupts (IERn) are still pending (IPRn). CPU 
 *               write of '0' has no effect.. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL__EVAL                             BITFIELD(0, 0)
#define TPCC__IEVAL__EVAL__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E7                                 BITFIELD(7, 7)
#define TPCC__QER__E7__POS                            7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E6                                 BITFIELD(6, 6)
#define TPCC__QER__E6__POS                            6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E5                                 BITFIELD(5, 5)
#define TPCC__QER__E5__POS                            5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E4                                 BITFIELD(4, 4)
#define TPCC__QER__E4__POS                            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E3                                 BITFIELD(3, 3)
#define TPCC__QER__E3__POS                            3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E2                                 BITFIELD(2, 2)
#define TPCC__QER__E2__POS                            2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E1                                 BITFIELD(1, 1)
#define TPCC__QER__E1__POS                            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER__E0                                 BITFIELD(0, 0)
#define TPCC__QER__E0__POS                            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E7                                BITFIELD(7, 7)
#define TPCC__QEER__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E6                                BITFIELD(6, 6)
#define TPCC__QEER__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E5                                BITFIELD(5, 5)
#define TPCC__QEER__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E4                                BITFIELD(4, 4)
#define TPCC__QEER__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E3                                BITFIELD(3, 3)
#define TPCC__QEER__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E2                                BITFIELD(2, 2)
#define TPCC__QEER__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E1                                BITFIELD(1, 1)
#define TPCC__QEER__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER__E0                                BITFIELD(0, 0)
#define TPCC__QEER__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E7                               BITFIELD(7, 7)
#define TPCC__QEECR__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E6                               BITFIELD(6, 6)
#define TPCC__QEECR__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E5                               BITFIELD(5, 5)
#define TPCC__QEECR__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E4                               BITFIELD(4, 4)
#define TPCC__QEECR__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E3                               BITFIELD(3, 3)
#define TPCC__QEECR__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E2                               BITFIELD(2, 2)
#define TPCC__QEECR__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E1                               BITFIELD(1, 1)
#define TPCC__QEECR__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR__E0                               BITFIELD(0, 0)
#define TPCC__QEECR__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E7                               BITFIELD(7, 7)
#define TPCC__QEESR__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E6                               BITFIELD(6, 6)
#define TPCC__QEESR__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E5                               BITFIELD(5, 5)
#define TPCC__QEESR__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E4                               BITFIELD(4, 4)
#define TPCC__QEESR__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E3                               BITFIELD(3, 3)
#define TPCC__QEESR__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E2                               BITFIELD(2, 2)
#define TPCC__QEESR__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E1                               BITFIELD(1, 1)
#define TPCC__QEESR__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR__E0                               BITFIELD(0, 0)
#define TPCC__QEESR__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E7                                BITFIELD(7, 7)
#define TPCC__QSER__E7__POS                           7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E6                                BITFIELD(6, 6)
#define TPCC__QSER__E6__POS                           6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E5                                BITFIELD(5, 5)
#define TPCC__QSER__E5__POS                           5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E4                                BITFIELD(4, 4)
#define TPCC__QSER__E4__POS                           4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E3                                BITFIELD(3, 3)
#define TPCC__QSER__E3__POS                           3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E2                                BITFIELD(2, 2)
#define TPCC__QSER__E2__POS                           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E1                                BITFIELD(1, 1)
#define TPCC__QSER__E1__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER__E0                                BITFIELD(0, 0)
#define TPCC__QSER__E0__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E7                               BITFIELD(7, 7)
#define TPCC__QSECR__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E6                               BITFIELD(6, 6)
#define TPCC__QSECR__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E5                               BITFIELD(5, 5)
#define TPCC__QSECR__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E4                               BITFIELD(4, 4)
#define TPCC__QSECR__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E3                               BITFIELD(3, 3)
#define TPCC__QSECR__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E2                               BITFIELD(2, 2)
#define TPCC__QSECR__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E1                               BITFIELD(1, 1)
#define TPCC__QSECR__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR__E0                               BITFIELD(0, 0)
#define TPCC__QSECR__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E31                              BITFIELD(31, 31)
#define TPCC__ER_RN__E31__POS                         31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E30                              BITFIELD(30, 30)
#define TPCC__ER_RN__E30__POS                         30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E29                              BITFIELD(29, 29)
#define TPCC__ER_RN__E29__POS                         29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E28                              BITFIELD(28, 28)
#define TPCC__ER_RN__E28__POS                         28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E27                              BITFIELD(27, 27)
#define TPCC__ER_RN__E27__POS                         27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E26                              BITFIELD(26, 26)
#define TPCC__ER_RN__E26__POS                         26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E25                              BITFIELD(25, 25)
#define TPCC__ER_RN__E25__POS                         25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E24                              BITFIELD(24, 24)
#define TPCC__ER_RN__E24__POS                         24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E23                              BITFIELD(23, 23)
#define TPCC__ER_RN__E23__POS                         23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E22                              BITFIELD(22, 22)
#define TPCC__ER_RN__E22__POS                         22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E21                              BITFIELD(21, 21)
#define TPCC__ER_RN__E21__POS                         21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E20                              BITFIELD(20, 20)
#define TPCC__ER_RN__E20__POS                         20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E19                              BITFIELD(19, 19)
#define TPCC__ER_RN__E19__POS                         19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E18                              BITFIELD(18, 18)
#define TPCC__ER_RN__E18__POS                         18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E17                              BITFIELD(17, 17)
#define TPCC__ER_RN__E17__POS                         17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E16                              BITFIELD(16, 16)
#define TPCC__ER_RN__E16__POS                         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E15                              BITFIELD(15, 15)
#define TPCC__ER_RN__E15__POS                         15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E14                              BITFIELD(14, 14)
#define TPCC__ER_RN__E14__POS                         14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E13                              BITFIELD(13, 13)
#define TPCC__ER_RN__E13__POS                         13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E12                              BITFIELD(12, 12)
#define TPCC__ER_RN__E12__POS                         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E11                              BITFIELD(11, 11)
#define TPCC__ER_RN__E11__POS                         11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E10                              BITFIELD(10, 10)
#define TPCC__ER_RN__E10__POS                         10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E9                               BITFIELD(9, 9)
#define TPCC__ER_RN__E9__POS                          9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E8                               BITFIELD(8, 8)
#define TPCC__ER_RN__E8__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E7                               BITFIELD(7, 7)
#define TPCC__ER_RN__E7__POS                          7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E6                               BITFIELD(6, 6)
#define TPCC__ER_RN__E6__POS                          6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E5                               BITFIELD(5, 5)
#define TPCC__ER_RN__E5__POS                          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E4                               BITFIELD(4, 4)
#define TPCC__ER_RN__E4__POS                          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E3                               BITFIELD(3, 3)
#define TPCC__ER_RN__E3__POS                          3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E2                               BITFIELD(2, 2)
#define TPCC__ER_RN__E2__POS                          2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E1                               BITFIELD(1, 1)
#define TPCC__ER_RN__E1__POS                          1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ER_RN__E0                               BITFIELD(0, 0)
#define TPCC__ER_RN__E0__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E63                             BITFIELD(31, 31)
#define TPCC__ERH_RN__E63__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E62                             BITFIELD(30, 30)
#define TPCC__ERH_RN__E62__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E61                             BITFIELD(29, 29)
#define TPCC__ERH_RN__E61__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E60                             BITFIELD(28, 28)
#define TPCC__ERH_RN__E60__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E59                             BITFIELD(27, 27)
#define TPCC__ERH_RN__E59__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E58                             BITFIELD(26, 26)
#define TPCC__ERH_RN__E58__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E57                             BITFIELD(25, 25)
#define TPCC__ERH_RN__E57__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E56                             BITFIELD(24, 24)
#define TPCC__ERH_RN__E56__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E55                             BITFIELD(23, 23)
#define TPCC__ERH_RN__E55__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E54                             BITFIELD(22, 22)
#define TPCC__ERH_RN__E54__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E53                             BITFIELD(21, 21)
#define TPCC__ERH_RN__E53__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E52                             BITFIELD(20, 20)
#define TPCC__ERH_RN__E52__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E51                             BITFIELD(19, 19)
#define TPCC__ERH_RN__E51__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E50                             BITFIELD(18, 18)
#define TPCC__ERH_RN__E50__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E49                             BITFIELD(17, 17)
#define TPCC__ERH_RN__E49__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E48                             BITFIELD(16, 16)
#define TPCC__ERH_RN__E48__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E47                             BITFIELD(15, 15)
#define TPCC__ERH_RN__E47__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E46                             BITFIELD(14, 14)
#define TPCC__ERH_RN__E46__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E45                             BITFIELD(13, 13)
#define TPCC__ERH_RN__E45__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E44                             BITFIELD(12, 12)
#define TPCC__ERH_RN__E44__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E43                             BITFIELD(11, 11)
#define TPCC__ERH_RN__E43__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E42                             BITFIELD(10, 10)
#define TPCC__ERH_RN__E42__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E41                             BITFIELD(9, 9)
#define TPCC__ERH_RN__E41__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E40                             BITFIELD(8, 8)
#define TPCC__ERH_RN__E40__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E39                             BITFIELD(7, 7)
#define TPCC__ERH_RN__E39__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E38                             BITFIELD(6, 6)
#define TPCC__ERH_RN__E38__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E37                             BITFIELD(5, 5)
#define TPCC__ERH_RN__E37__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E36                             BITFIELD(4, 4)
#define TPCC__ERH_RN__E36__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E35                             BITFIELD(3, 3)
#define TPCC__ERH_RN__E35__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E34                             BITFIELD(2, 2)
#define TPCC__ERH_RN__E34__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E33                             BITFIELD(1, 1)
#define TPCC__ERH_RN__E33__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ERH_RN__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ERH_RN__E32                             BITFIELD(0, 0)
#define TPCC__ERH_RN__E32__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E31                             BITFIELD(31, 31)
#define TPCC__ECR_RN__E31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E30                             BITFIELD(30, 30)
#define TPCC__ECR_RN__E30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E29                             BITFIELD(29, 29)
#define TPCC__ECR_RN__E29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E28                             BITFIELD(28, 28)
#define TPCC__ECR_RN__E28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E27                             BITFIELD(27, 27)
#define TPCC__ECR_RN__E27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E26                             BITFIELD(26, 26)
#define TPCC__ECR_RN__E26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E25                             BITFIELD(25, 25)
#define TPCC__ECR_RN__E25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E24                             BITFIELD(24, 24)
#define TPCC__ECR_RN__E24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E23                             BITFIELD(23, 23)
#define TPCC__ECR_RN__E23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E22                             BITFIELD(22, 22)
#define TPCC__ECR_RN__E22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E21                             BITFIELD(21, 21)
#define TPCC__ECR_RN__E21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E20                             BITFIELD(20, 20)
#define TPCC__ECR_RN__E20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E19                             BITFIELD(19, 19)
#define TPCC__ECR_RN__E19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E18                             BITFIELD(18, 18)
#define TPCC__ECR_RN__E18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E17                             BITFIELD(17, 17)
#define TPCC__ECR_RN__E17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E16                             BITFIELD(16, 16)
#define TPCC__ECR_RN__E16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E15                             BITFIELD(15, 15)
#define TPCC__ECR_RN__E15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E14                             BITFIELD(14, 14)
#define TPCC__ECR_RN__E14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E13                             BITFIELD(13, 13)
#define TPCC__ECR_RN__E13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E12                             BITFIELD(12, 12)
#define TPCC__ECR_RN__E12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E11                             BITFIELD(11, 11)
#define TPCC__ECR_RN__E11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E10                             BITFIELD(10, 10)
#define TPCC__ECR_RN__E10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E9                              BITFIELD(9, 9)
#define TPCC__ECR_RN__E9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E8                              BITFIELD(8, 8)
#define TPCC__ECR_RN__E8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E7                              BITFIELD(7, 7)
#define TPCC__ECR_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E6                              BITFIELD(6, 6)
#define TPCC__ECR_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E5                              BITFIELD(5, 5)
#define TPCC__ECR_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E4                              BITFIELD(4, 4)
#define TPCC__ECR_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E3                              BITFIELD(3, 3)
#define TPCC__ECR_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E2                              BITFIELD(2, 2)
#define TPCC__ECR_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E1                              BITFIELD(1, 1)
#define TPCC__ECR_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECR_RN__E0                              BITFIELD(0, 0)
#define TPCC__ECR_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E63                            BITFIELD(31, 31)
#define TPCC__ECRH_RN__E63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E62                            BITFIELD(30, 30)
#define TPCC__ECRH_RN__E62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E61                            BITFIELD(29, 29)
#define TPCC__ECRH_RN__E61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E60                            BITFIELD(28, 28)
#define TPCC__ECRH_RN__E60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E59                            BITFIELD(27, 27)
#define TPCC__ECRH_RN__E59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E58                            BITFIELD(26, 26)
#define TPCC__ECRH_RN__E58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E57                            BITFIELD(25, 25)
#define TPCC__ECRH_RN__E57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E56                            BITFIELD(24, 24)
#define TPCC__ECRH_RN__E56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E55                            BITFIELD(23, 23)
#define TPCC__ECRH_RN__E55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E54                            BITFIELD(22, 22)
#define TPCC__ECRH_RN__E54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E53                            BITFIELD(21, 21)
#define TPCC__ECRH_RN__E53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E52                            BITFIELD(20, 20)
#define TPCC__ECRH_RN__E52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E51                            BITFIELD(19, 19)
#define TPCC__ECRH_RN__E51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E50                            BITFIELD(18, 18)
#define TPCC__ECRH_RN__E50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E49                            BITFIELD(17, 17)
#define TPCC__ECRH_RN__E49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E48                            BITFIELD(16, 16)
#define TPCC__ECRH_RN__E48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E47                            BITFIELD(15, 15)
#define TPCC__ECRH_RN__E47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E46                            BITFIELD(14, 14)
#define TPCC__ECRH_RN__E46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E45                            BITFIELD(13, 13)
#define TPCC__ECRH_RN__E45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E44                            BITFIELD(12, 12)
#define TPCC__ECRH_RN__E44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E43                            BITFIELD(11, 11)
#define TPCC__ECRH_RN__E43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E42                            BITFIELD(10, 10)
#define TPCC__ECRH_RN__E42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E41                            BITFIELD(9, 9)
#define TPCC__ECRH_RN__E41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E40                            BITFIELD(8, 8)
#define TPCC__ECRH_RN__E40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E39                            BITFIELD(7, 7)
#define TPCC__ECRH_RN__E39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E38                            BITFIELD(6, 6)
#define TPCC__ECRH_RN__E38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E37                            BITFIELD(5, 5)
#define TPCC__ECRH_RN__E37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E36                            BITFIELD(4, 4)
#define TPCC__ECRH_RN__E36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E35                            BITFIELD(3, 3)
#define TPCC__ECRH_RN__E35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E34                            BITFIELD(2, 2)
#define TPCC__ECRH_RN__E34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E33                            BITFIELD(1, 1)
#define TPCC__ECRH_RN__E33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ECRH_RN__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ECRH_RN__E32                            BITFIELD(0, 0)
#define TPCC__ECRH_RN__E32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E31                             BITFIELD(31, 31)
#define TPCC__ESR_RN__E31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E30                             BITFIELD(30, 30)
#define TPCC__ESR_RN__E30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E29                             BITFIELD(29, 29)
#define TPCC__ESR_RN__E29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E28                             BITFIELD(28, 28)
#define TPCC__ESR_RN__E28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E27                             BITFIELD(27, 27)
#define TPCC__ESR_RN__E27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E26                             BITFIELD(26, 26)
#define TPCC__ESR_RN__E26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E25                             BITFIELD(25, 25)
#define TPCC__ESR_RN__E25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E24                             BITFIELD(24, 24)
#define TPCC__ESR_RN__E24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E23                             BITFIELD(23, 23)
#define TPCC__ESR_RN__E23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E22                             BITFIELD(22, 22)
#define TPCC__ESR_RN__E22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E21                             BITFIELD(21, 21)
#define TPCC__ESR_RN__E21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E20                             BITFIELD(20, 20)
#define TPCC__ESR_RN__E20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E19                             BITFIELD(19, 19)
#define TPCC__ESR_RN__E19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E18                             BITFIELD(18, 18)
#define TPCC__ESR_RN__E18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E17                             BITFIELD(17, 17)
#define TPCC__ESR_RN__E17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E16                             BITFIELD(16, 16)
#define TPCC__ESR_RN__E16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E15                             BITFIELD(15, 15)
#define TPCC__ESR_RN__E15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E14                             BITFIELD(14, 14)
#define TPCC__ESR_RN__E14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E13                             BITFIELD(13, 13)
#define TPCC__ESR_RN__E13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E12                             BITFIELD(12, 12)
#define TPCC__ESR_RN__E12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E11                             BITFIELD(11, 11)
#define TPCC__ESR_RN__E11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E10                             BITFIELD(10, 10)
#define TPCC__ESR_RN__E10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E9                              BITFIELD(9, 9)
#define TPCC__ESR_RN__E9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E8                              BITFIELD(8, 8)
#define TPCC__ESR_RN__E8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E7                              BITFIELD(7, 7)
#define TPCC__ESR_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E6                              BITFIELD(6, 6)
#define TPCC__ESR_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E5                              BITFIELD(5, 5)
#define TPCC__ESR_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E4                              BITFIELD(4, 4)
#define TPCC__ESR_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E3                              BITFIELD(3, 3)
#define TPCC__ESR_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E2                              BITFIELD(2, 2)
#define TPCC__ESR_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E1                              BITFIELD(1, 1)
#define TPCC__ESR_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESR_RN__E0                              BITFIELD(0, 0)
#define TPCC__ESR_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E63                            BITFIELD(31, 31)
#define TPCC__ESRH_RN__E63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E62                            BITFIELD(30, 30)
#define TPCC__ESRH_RN__E62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E61                            BITFIELD(29, 29)
#define TPCC__ESRH_RN__E61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E60                            BITFIELD(28, 28)
#define TPCC__ESRH_RN__E60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E59                            BITFIELD(27, 27)
#define TPCC__ESRH_RN__E59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E58                            BITFIELD(26, 26)
#define TPCC__ESRH_RN__E58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E57                            BITFIELD(25, 25)
#define TPCC__ESRH_RN__E57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E56                            BITFIELD(24, 24)
#define TPCC__ESRH_RN__E56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E55                            BITFIELD(23, 23)
#define TPCC__ESRH_RN__E55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E54                            BITFIELD(22, 22)
#define TPCC__ESRH_RN__E54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E53                            BITFIELD(21, 21)
#define TPCC__ESRH_RN__E53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E52                            BITFIELD(20, 20)
#define TPCC__ESRH_RN__E52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E51                            BITFIELD(19, 19)
#define TPCC__ESRH_RN__E51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E50                            BITFIELD(18, 18)
#define TPCC__ESRH_RN__E50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E49                            BITFIELD(17, 17)
#define TPCC__ESRH_RN__E49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E48                            BITFIELD(16, 16)
#define TPCC__ESRH_RN__E48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E47                            BITFIELD(15, 15)
#define TPCC__ESRH_RN__E47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E46                            BITFIELD(14, 14)
#define TPCC__ESRH_RN__E46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E45                            BITFIELD(13, 13)
#define TPCC__ESRH_RN__E45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E44                            BITFIELD(12, 12)
#define TPCC__ESRH_RN__E44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E43                            BITFIELD(11, 11)
#define TPCC__ESRH_RN__E43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E42                            BITFIELD(10, 10)
#define TPCC__ESRH_RN__E42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E41                            BITFIELD(9, 9)
#define TPCC__ESRH_RN__E41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E40                            BITFIELD(8, 8)
#define TPCC__ESRH_RN__E40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E39                            BITFIELD(7, 7)
#define TPCC__ESRH_RN__E39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E38                            BITFIELD(6, 6)
#define TPCC__ESRH_RN__E38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E37                            BITFIELD(5, 5)
#define TPCC__ESRH_RN__E37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E36                            BITFIELD(4, 4)
#define TPCC__ESRH_RN__E36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E35                            BITFIELD(3, 3)
#define TPCC__ESRH_RN__E35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E34                            BITFIELD(2, 2)
#define TPCC__ESRH_RN__E34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E33                            BITFIELD(1, 1)
#define TPCC__ESRH_RN__E33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ESRH_RN__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ESRH_RN__E32                            BITFIELD(0, 0)
#define TPCC__ESRH_RN__E32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E31                             BITFIELD(31, 31)
#define TPCC__CER_RN__E31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E30                             BITFIELD(30, 30)
#define TPCC__CER_RN__E30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E29                             BITFIELD(29, 29)
#define TPCC__CER_RN__E29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E28                             BITFIELD(28, 28)
#define TPCC__CER_RN__E28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E27                             BITFIELD(27, 27)
#define TPCC__CER_RN__E27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E26                             BITFIELD(26, 26)
#define TPCC__CER_RN__E26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E25                             BITFIELD(25, 25)
#define TPCC__CER_RN__E25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E24                             BITFIELD(24, 24)
#define TPCC__CER_RN__E24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E23                             BITFIELD(23, 23)
#define TPCC__CER_RN__E23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E22                             BITFIELD(22, 22)
#define TPCC__CER_RN__E22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E21                             BITFIELD(21, 21)
#define TPCC__CER_RN__E21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E20                             BITFIELD(20, 20)
#define TPCC__CER_RN__E20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E19                             BITFIELD(19, 19)
#define TPCC__CER_RN__E19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E18                             BITFIELD(18, 18)
#define TPCC__CER_RN__E18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E17                             BITFIELD(17, 17)
#define TPCC__CER_RN__E17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E16                             BITFIELD(16, 16)
#define TPCC__CER_RN__E16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E15                             BITFIELD(15, 15)
#define TPCC__CER_RN__E15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E14                             BITFIELD(14, 14)
#define TPCC__CER_RN__E14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E13                             BITFIELD(13, 13)
#define TPCC__CER_RN__E13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E12                             BITFIELD(12, 12)
#define TPCC__CER_RN__E12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E11                             BITFIELD(11, 11)
#define TPCC__CER_RN__E11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E10                             BITFIELD(10, 10)
#define TPCC__CER_RN__E10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E9                              BITFIELD(9, 9)
#define TPCC__CER_RN__E9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E8                              BITFIELD(8, 8)
#define TPCC__CER_RN__E8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E7                              BITFIELD(7, 7)
#define TPCC__CER_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E6                              BITFIELD(6, 6)
#define TPCC__CER_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E5                              BITFIELD(5, 5)
#define TPCC__CER_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E4                              BITFIELD(4, 4)
#define TPCC__CER_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E3                              BITFIELD(3, 3)
#define TPCC__CER_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E2                              BITFIELD(2, 2)
#define TPCC__CER_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E1                              BITFIELD(1, 1)
#define TPCC__CER_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CER_RN__E0                              BITFIELD(0, 0)
#define TPCC__CER_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E63                            BITFIELD(31, 31)
#define TPCC__CERH_RN__E63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E62                            BITFIELD(30, 30)
#define TPCC__CERH_RN__E62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E61                            BITFIELD(29, 29)
#define TPCC__CERH_RN__E61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E60                            BITFIELD(28, 28)
#define TPCC__CERH_RN__E60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E59                            BITFIELD(27, 27)
#define TPCC__CERH_RN__E59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E58                            BITFIELD(26, 26)
#define TPCC__CERH_RN__E58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E57                            BITFIELD(25, 25)
#define TPCC__CERH_RN__E57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E56                            BITFIELD(24, 24)
#define TPCC__CERH_RN__E56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E55                            BITFIELD(23, 23)
#define TPCC__CERH_RN__E55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E54                            BITFIELD(22, 22)
#define TPCC__CERH_RN__E54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E53                            BITFIELD(21, 21)
#define TPCC__CERH_RN__E53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E52                            BITFIELD(20, 20)
#define TPCC__CERH_RN__E52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E51                            BITFIELD(19, 19)
#define TPCC__CERH_RN__E51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E50                            BITFIELD(18, 18)
#define TPCC__CERH_RN__E50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E49                            BITFIELD(17, 17)
#define TPCC__CERH_RN__E49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E48                            BITFIELD(16, 16)
#define TPCC__CERH_RN__E48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E47                            BITFIELD(15, 15)
#define TPCC__CERH_RN__E47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E46                            BITFIELD(14, 14)
#define TPCC__CERH_RN__E46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E45                            BITFIELD(13, 13)
#define TPCC__CERH_RN__E45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E44                            BITFIELD(12, 12)
#define TPCC__CERH_RN__E44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E43                            BITFIELD(11, 11)
#define TPCC__CERH_RN__E43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E42                            BITFIELD(10, 10)
#define TPCC__CERH_RN__E42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E41                            BITFIELD(9, 9)
#define TPCC__CERH_RN__E41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E40                            BITFIELD(8, 8)
#define TPCC__CERH_RN__E40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E39                            BITFIELD(7, 7)
#define TPCC__CERH_RN__E39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E38                            BITFIELD(6, 6)
#define TPCC__CERH_RN__E38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E37                            BITFIELD(5, 5)
#define TPCC__CERH_RN__E37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E36                            BITFIELD(4, 4)
#define TPCC__CERH_RN__E36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E35                            BITFIELD(3, 3)
#define TPCC__CERH_RN__E35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E34                            BITFIELD(2, 2)
#define TPCC__CERH_RN__E34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E33                            BITFIELD(1, 1)
#define TPCC__CERH_RN__E33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CERH_RN__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CERH_RN__E32                            BITFIELD(0, 0)
#define TPCC__CERH_RN__E32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E31                             BITFIELD(31, 31)
#define TPCC__EER_RN__E31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E30                             BITFIELD(30, 30)
#define TPCC__EER_RN__E30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E29                             BITFIELD(29, 29)
#define TPCC__EER_RN__E29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E28                             BITFIELD(28, 28)
#define TPCC__EER_RN__E28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E27                             BITFIELD(27, 27)
#define TPCC__EER_RN__E27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E26                             BITFIELD(26, 26)
#define TPCC__EER_RN__E26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E25                             BITFIELD(25, 25)
#define TPCC__EER_RN__E25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E24                             BITFIELD(24, 24)
#define TPCC__EER_RN__E24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E23                             BITFIELD(23, 23)
#define TPCC__EER_RN__E23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E22                             BITFIELD(22, 22)
#define TPCC__EER_RN__E22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E21                             BITFIELD(21, 21)
#define TPCC__EER_RN__E21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E20                             BITFIELD(20, 20)
#define TPCC__EER_RN__E20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E19                             BITFIELD(19, 19)
#define TPCC__EER_RN__E19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E18                             BITFIELD(18, 18)
#define TPCC__EER_RN__E18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E17                             BITFIELD(17, 17)
#define TPCC__EER_RN__E17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E16                             BITFIELD(16, 16)
#define TPCC__EER_RN__E16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E15                             BITFIELD(15, 15)
#define TPCC__EER_RN__E15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E14                             BITFIELD(14, 14)
#define TPCC__EER_RN__E14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E13                             BITFIELD(13, 13)
#define TPCC__EER_RN__E13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E12                             BITFIELD(12, 12)
#define TPCC__EER_RN__E12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E11                             BITFIELD(11, 11)
#define TPCC__EER_RN__E11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E10                             BITFIELD(10, 10)
#define TPCC__EER_RN__E10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E9                              BITFIELD(9, 9)
#define TPCC__EER_RN__E9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E8                              BITFIELD(8, 8)
#define TPCC__EER_RN__E8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E7                              BITFIELD(7, 7)
#define TPCC__EER_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E6                              BITFIELD(6, 6)
#define TPCC__EER_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E5                              BITFIELD(5, 5)
#define TPCC__EER_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E4                              BITFIELD(4, 4)
#define TPCC__EER_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E3                              BITFIELD(3, 3)
#define TPCC__EER_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E2                              BITFIELD(2, 2)
#define TPCC__EER_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E1                              BITFIELD(1, 1)
#define TPCC__EER_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EER_RN__E0                              BITFIELD(0, 0)
#define TPCC__EER_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E63                            BITFIELD(31, 31)
#define TPCC__EERH_RN__E63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E62                            BITFIELD(30, 30)
#define TPCC__EERH_RN__E62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E61                            BITFIELD(29, 29)
#define TPCC__EERH_RN__E61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E60                            BITFIELD(28, 28)
#define TPCC__EERH_RN__E60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E59                            BITFIELD(27, 27)
#define TPCC__EERH_RN__E59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E58                            BITFIELD(26, 26)
#define TPCC__EERH_RN__E58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E57                            BITFIELD(25, 25)
#define TPCC__EERH_RN__E57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E56                            BITFIELD(24, 24)
#define TPCC__EERH_RN__E56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E55                            BITFIELD(23, 23)
#define TPCC__EERH_RN__E55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E54                            BITFIELD(22, 22)
#define TPCC__EERH_RN__E54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E53                            BITFIELD(21, 21)
#define TPCC__EERH_RN__E53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E52                            BITFIELD(20, 20)
#define TPCC__EERH_RN__E52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E51                            BITFIELD(19, 19)
#define TPCC__EERH_RN__E51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E50                            BITFIELD(18, 18)
#define TPCC__EERH_RN__E50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E49                            BITFIELD(17, 17)
#define TPCC__EERH_RN__E49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E48                            BITFIELD(16, 16)
#define TPCC__EERH_RN__E48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E47                            BITFIELD(15, 15)
#define TPCC__EERH_RN__E47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E46                            BITFIELD(14, 14)
#define TPCC__EERH_RN__E46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E45                            BITFIELD(13, 13)
#define TPCC__EERH_RN__E45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E44                            BITFIELD(12, 12)
#define TPCC__EERH_RN__E44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E43                            BITFIELD(11, 11)
#define TPCC__EERH_RN__E43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E42                            BITFIELD(10, 10)
#define TPCC__EERH_RN__E42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E41                            BITFIELD(9, 9)
#define TPCC__EERH_RN__E41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E40                            BITFIELD(8, 8)
#define TPCC__EERH_RN__E40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E39                            BITFIELD(7, 7)
#define TPCC__EERH_RN__E39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E38                            BITFIELD(6, 6)
#define TPCC__EERH_RN__E38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E37                            BITFIELD(5, 5)
#define TPCC__EERH_RN__E37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E36                            BITFIELD(4, 4)
#define TPCC__EERH_RN__E36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E35                            BITFIELD(3, 3)
#define TPCC__EERH_RN__E35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E34                            BITFIELD(2, 2)
#define TPCC__EERH_RN__E34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E33                            BITFIELD(1, 1)
#define TPCC__EERH_RN__E33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EERH_RN__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EERH_RN__E32                            BITFIELD(0, 0)
#define TPCC__EERH_RN__E32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E31                            BITFIELD(31, 31)
#define TPCC__EECR_RN__E31__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E30                            BITFIELD(30, 30)
#define TPCC__EECR_RN__E30__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E29                            BITFIELD(29, 29)
#define TPCC__EECR_RN__E29__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E28                            BITFIELD(28, 28)
#define TPCC__EECR_RN__E28__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E27                            BITFIELD(27, 27)
#define TPCC__EECR_RN__E27__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E26                            BITFIELD(26, 26)
#define TPCC__EECR_RN__E26__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E25                            BITFIELD(25, 25)
#define TPCC__EECR_RN__E25__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E24                            BITFIELD(24, 24)
#define TPCC__EECR_RN__E24__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E23                            BITFIELD(23, 23)
#define TPCC__EECR_RN__E23__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E22                            BITFIELD(22, 22)
#define TPCC__EECR_RN__E22__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E21                            BITFIELD(21, 21)
#define TPCC__EECR_RN__E21__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E20                            BITFIELD(20, 20)
#define TPCC__EECR_RN__E20__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E19                            BITFIELD(19, 19)
#define TPCC__EECR_RN__E19__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E18                            BITFIELD(18, 18)
#define TPCC__EECR_RN__E18__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E17                            BITFIELD(17, 17)
#define TPCC__EECR_RN__E17__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E16                            BITFIELD(16, 16)
#define TPCC__EECR_RN__E16__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E15                            BITFIELD(15, 15)
#define TPCC__EECR_RN__E15__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E14                            BITFIELD(14, 14)
#define TPCC__EECR_RN__E14__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E13                            BITFIELD(13, 13)
#define TPCC__EECR_RN__E13__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E12                            BITFIELD(12, 12)
#define TPCC__EECR_RN__E12__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E11                            BITFIELD(11, 11)
#define TPCC__EECR_RN__E11__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E10                            BITFIELD(10, 10)
#define TPCC__EECR_RN__E10__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E9                             BITFIELD(9, 9)
#define TPCC__EECR_RN__E9__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E8                             BITFIELD(8, 8)
#define TPCC__EECR_RN__E8__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E7                             BITFIELD(7, 7)
#define TPCC__EECR_RN__E7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E6                             BITFIELD(6, 6)
#define TPCC__EECR_RN__E6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E5                             BITFIELD(5, 5)
#define TPCC__EECR_RN__E5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E4                             BITFIELD(4, 4)
#define TPCC__EECR_RN__E4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E3                             BITFIELD(3, 3)
#define TPCC__EECR_RN__E3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E2                             BITFIELD(2, 2)
#define TPCC__EECR_RN__E2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E1                             BITFIELD(1, 1)
#define TPCC__EECR_RN__E1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECR_RN__E0                             BITFIELD(0, 0)
#define TPCC__EECR_RN__E0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E63                           BITFIELD(31, 31)
#define TPCC__EECRH_RN__E63__POS                      31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E62                           BITFIELD(30, 30)
#define TPCC__EECRH_RN__E62__POS                      30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E61                           BITFIELD(29, 29)
#define TPCC__EECRH_RN__E61__POS                      29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E60                           BITFIELD(28, 28)
#define TPCC__EECRH_RN__E60__POS                      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E59                           BITFIELD(27, 27)
#define TPCC__EECRH_RN__E59__POS                      27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E58                           BITFIELD(26, 26)
#define TPCC__EECRH_RN__E58__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E57                           BITFIELD(25, 25)
#define TPCC__EECRH_RN__E57__POS                      25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E56                           BITFIELD(24, 24)
#define TPCC__EECRH_RN__E56__POS                      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E55                           BITFIELD(23, 23)
#define TPCC__EECRH_RN__E55__POS                      23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E54                           BITFIELD(22, 22)
#define TPCC__EECRH_RN__E54__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E53                           BITFIELD(21, 21)
#define TPCC__EECRH_RN__E53__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E52                           BITFIELD(20, 20)
#define TPCC__EECRH_RN__E52__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E51                           BITFIELD(19, 19)
#define TPCC__EECRH_RN__E51__POS                      19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E50                           BITFIELD(18, 18)
#define TPCC__EECRH_RN__E50__POS                      18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E49                           BITFIELD(17, 17)
#define TPCC__EECRH_RN__E49__POS                      17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E48                           BITFIELD(16, 16)
#define TPCC__EECRH_RN__E48__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E47                           BITFIELD(15, 15)
#define TPCC__EECRH_RN__E47__POS                      15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E46                           BITFIELD(14, 14)
#define TPCC__EECRH_RN__E46__POS                      14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E45                           BITFIELD(13, 13)
#define TPCC__EECRH_RN__E45__POS                      13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E44                           BITFIELD(12, 12)
#define TPCC__EECRH_RN__E44__POS                      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E43                           BITFIELD(11, 11)
#define TPCC__EECRH_RN__E43__POS                      11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E42                           BITFIELD(10, 10)
#define TPCC__EECRH_RN__E42__POS                      10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E41                           BITFIELD(9, 9)
#define TPCC__EECRH_RN__E41__POS                      9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E40                           BITFIELD(8, 8)
#define TPCC__EECRH_RN__E40__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E39                           BITFIELD(7, 7)
#define TPCC__EECRH_RN__E39__POS                      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E38                           BITFIELD(6, 6)
#define TPCC__EECRH_RN__E38__POS                      6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E37                           BITFIELD(5, 5)
#define TPCC__EECRH_RN__E37__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E36                           BITFIELD(4, 4)
#define TPCC__EECRH_RN__E36__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E35                           BITFIELD(3, 3)
#define TPCC__EECRH_RN__E35__POS                      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E34                           BITFIELD(2, 2)
#define TPCC__EECRH_RN__E34__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E33                           BITFIELD(1, 1)
#define TPCC__EECRH_RN__E33__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EECRH_RN__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EECRH_RN__E32                           BITFIELD(0, 0)
#define TPCC__EECRH_RN__E32__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E31                            BITFIELD(31, 31)
#define TPCC__EESR_RN__E31__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E30                            BITFIELD(30, 30)
#define TPCC__EESR_RN__E30__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E29                            BITFIELD(29, 29)
#define TPCC__EESR_RN__E29__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E28                            BITFIELD(28, 28)
#define TPCC__EESR_RN__E28__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E27                            BITFIELD(27, 27)
#define TPCC__EESR_RN__E27__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E26                            BITFIELD(26, 26)
#define TPCC__EESR_RN__E26__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E25                            BITFIELD(25, 25)
#define TPCC__EESR_RN__E25__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E24                            BITFIELD(24, 24)
#define TPCC__EESR_RN__E24__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E23                            BITFIELD(23, 23)
#define TPCC__EESR_RN__E23__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E22                            BITFIELD(22, 22)
#define TPCC__EESR_RN__E22__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E21                            BITFIELD(21, 21)
#define TPCC__EESR_RN__E21__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E20                            BITFIELD(20, 20)
#define TPCC__EESR_RN__E20__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E19                            BITFIELD(19, 19)
#define TPCC__EESR_RN__E19__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E18                            BITFIELD(18, 18)
#define TPCC__EESR_RN__E18__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E17                            BITFIELD(17, 17)
#define TPCC__EESR_RN__E17__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E16                            BITFIELD(16, 16)
#define TPCC__EESR_RN__E16__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E15                            BITFIELD(15, 15)
#define TPCC__EESR_RN__E15__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E14                            BITFIELD(14, 14)
#define TPCC__EESR_RN__E14__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E13                            BITFIELD(13, 13)
#define TPCC__EESR_RN__E13__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E12                            BITFIELD(12, 12)
#define TPCC__EESR_RN__E12__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E11                            BITFIELD(11, 11)
#define TPCC__EESR_RN__E11__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E10                            BITFIELD(10, 10)
#define TPCC__EESR_RN__E10__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E9                             BITFIELD(9, 9)
#define TPCC__EESR_RN__E9__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E8                             BITFIELD(8, 8)
#define TPCC__EESR_RN__E8__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E7                             BITFIELD(7, 7)
#define TPCC__EESR_RN__E7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E6                             BITFIELD(6, 6)
#define TPCC__EESR_RN__E6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E5                             BITFIELD(5, 5)
#define TPCC__EESR_RN__E5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E4                             BITFIELD(4, 4)
#define TPCC__EESR_RN__E4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E3                             BITFIELD(3, 3)
#define TPCC__EESR_RN__E3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E2                             BITFIELD(2, 2)
#define TPCC__EESR_RN__E2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E1                             BITFIELD(1, 1)
#define TPCC__EESR_RN__E1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESR_RN__E0                             BITFIELD(0, 0)
#define TPCC__EESR_RN__E0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E63                           BITFIELD(31, 31)
#define TPCC__EESRH_RN__E63__POS                      31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E62                           BITFIELD(30, 30)
#define TPCC__EESRH_RN__E62__POS                      30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E61                           BITFIELD(29, 29)
#define TPCC__EESRH_RN__E61__POS                      29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E60                           BITFIELD(28, 28)
#define TPCC__EESRH_RN__E60__POS                      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E59                           BITFIELD(27, 27)
#define TPCC__EESRH_RN__E59__POS                      27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E58                           BITFIELD(26, 26)
#define TPCC__EESRH_RN__E58__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E57                           BITFIELD(25, 25)
#define TPCC__EESRH_RN__E57__POS                      25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E56                           BITFIELD(24, 24)
#define TPCC__EESRH_RN__E56__POS                      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E55                           BITFIELD(23, 23)
#define TPCC__EESRH_RN__E55__POS                      23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E54                           BITFIELD(22, 22)
#define TPCC__EESRH_RN__E54__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E53                           BITFIELD(21, 21)
#define TPCC__EESRH_RN__E53__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E52                           BITFIELD(20, 20)
#define TPCC__EESRH_RN__E52__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E51                           BITFIELD(19, 19)
#define TPCC__EESRH_RN__E51__POS                      19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E50                           BITFIELD(18, 18)
#define TPCC__EESRH_RN__E50__POS                      18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E49                           BITFIELD(17, 17)
#define TPCC__EESRH_RN__E49__POS                      17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E48                           BITFIELD(16, 16)
#define TPCC__EESRH_RN__E48__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E47                           BITFIELD(15, 15)
#define TPCC__EESRH_RN__E47__POS                      15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E46                           BITFIELD(14, 14)
#define TPCC__EESRH_RN__E46__POS                      14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E45                           BITFIELD(13, 13)
#define TPCC__EESRH_RN__E45__POS                      13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E44                           BITFIELD(12, 12)
#define TPCC__EESRH_RN__E44__POS                      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E43                           BITFIELD(11, 11)
#define TPCC__EESRH_RN__E43__POS                      11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E42                           BITFIELD(10, 10)
#define TPCC__EESRH_RN__E42__POS                      10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E41                           BITFIELD(9, 9)
#define TPCC__EESRH_RN__E41__POS                      9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E40                           BITFIELD(8, 8)
#define TPCC__EESRH_RN__E40__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E39                           BITFIELD(7, 7)
#define TPCC__EESRH_RN__E39__POS                      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E38                           BITFIELD(6, 6)
#define TPCC__EESRH_RN__E38__POS                      6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E37                           BITFIELD(5, 5)
#define TPCC__EESRH_RN__E37__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E36                           BITFIELD(4, 4)
#define TPCC__EESRH_RN__E36__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E35                           BITFIELD(3, 3)
#define TPCC__EESRH_RN__E35__POS                      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E34                           BITFIELD(2, 2)
#define TPCC__EESRH_RN__E34__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E33                           BITFIELD(1, 1)
#define TPCC__EESRH_RN__E33__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__EESRH_RN__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__EESRH_RN__E32                           BITFIELD(0, 0)
#define TPCC__EESRH_RN__E32__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E31   
 *
 * @BRIEF        Event #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E31                             BITFIELD(31, 31)
#define TPCC__SER_RN__E31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E30   
 *
 * @BRIEF        Event #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E30                             BITFIELD(30, 30)
#define TPCC__SER_RN__E30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E29   
 *
 * @BRIEF        Event #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E29                             BITFIELD(29, 29)
#define TPCC__SER_RN__E29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E28   
 *
 * @BRIEF        Event #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E28                             BITFIELD(28, 28)
#define TPCC__SER_RN__E28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E27   
 *
 * @BRIEF        Event #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E27                             BITFIELD(27, 27)
#define TPCC__SER_RN__E27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E26   
 *
 * @BRIEF        Event #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E26                             BITFIELD(26, 26)
#define TPCC__SER_RN__E26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E25   
 *
 * @BRIEF        Event #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E25                             BITFIELD(25, 25)
#define TPCC__SER_RN__E25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E24   
 *
 * @BRIEF        Event #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E24                             BITFIELD(24, 24)
#define TPCC__SER_RN__E24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E23   
 *
 * @BRIEF        Event #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E23                             BITFIELD(23, 23)
#define TPCC__SER_RN__E23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E22   
 *
 * @BRIEF        Event #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E22                             BITFIELD(22, 22)
#define TPCC__SER_RN__E22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E21   
 *
 * @BRIEF        Event #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E21                             BITFIELD(21, 21)
#define TPCC__SER_RN__E21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E20   
 *
 * @BRIEF        Event #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E20                             BITFIELD(20, 20)
#define TPCC__SER_RN__E20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E19   
 *
 * @BRIEF        Event #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E19                             BITFIELD(19, 19)
#define TPCC__SER_RN__E19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E18   
 *
 * @BRIEF        Event #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E18                             BITFIELD(18, 18)
#define TPCC__SER_RN__E18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E17   
 *
 * @BRIEF        Event #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E17                             BITFIELD(17, 17)
#define TPCC__SER_RN__E17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E16   
 *
 * @BRIEF        Event #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E16                             BITFIELD(16, 16)
#define TPCC__SER_RN__E16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E15   
 *
 * @BRIEF        Event #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E15                             BITFIELD(15, 15)
#define TPCC__SER_RN__E15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E14   
 *
 * @BRIEF        Event #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E14                             BITFIELD(14, 14)
#define TPCC__SER_RN__E14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E13   
 *
 * @BRIEF        Event #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E13                             BITFIELD(13, 13)
#define TPCC__SER_RN__E13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E12   
 *
 * @BRIEF        Event #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E12                             BITFIELD(12, 12)
#define TPCC__SER_RN__E12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E11   
 *
 * @BRIEF        Event #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E11                             BITFIELD(11, 11)
#define TPCC__SER_RN__E11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E10   
 *
 * @BRIEF        Event #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E10                             BITFIELD(10, 10)
#define TPCC__SER_RN__E10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E9   
 *
 * @BRIEF        Event #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E9                              BITFIELD(9, 9)
#define TPCC__SER_RN__E9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E8   
 *
 * @BRIEF        Event #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E8                              BITFIELD(8, 8)
#define TPCC__SER_RN__E8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E7                              BITFIELD(7, 7)
#define TPCC__SER_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E6                              BITFIELD(6, 6)
#define TPCC__SER_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E5                              BITFIELD(5, 5)
#define TPCC__SER_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E4                              BITFIELD(4, 4)
#define TPCC__SER_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E3                              BITFIELD(3, 3)
#define TPCC__SER_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E2                              BITFIELD(2, 2)
#define TPCC__SER_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E1                              BITFIELD(1, 1)
#define TPCC__SER_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SER_RN__E0                              BITFIELD(0, 0)
#define TPCC__SER_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E63   
 *
 * @BRIEF        Event #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E63                            BITFIELD(31, 31)
#define TPCC__SERH_RN__E63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E62   
 *
 * @BRIEF        Event #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E62                            BITFIELD(30, 30)
#define TPCC__SERH_RN__E62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E61   
 *
 * @BRIEF        Event #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E61                            BITFIELD(29, 29)
#define TPCC__SERH_RN__E61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E60   
 *
 * @BRIEF        Event #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E60                            BITFIELD(28, 28)
#define TPCC__SERH_RN__E60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E59   
 *
 * @BRIEF        Event #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E59                            BITFIELD(27, 27)
#define TPCC__SERH_RN__E59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E58   
 *
 * @BRIEF        Event #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E58                            BITFIELD(26, 26)
#define TPCC__SERH_RN__E58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E57   
 *
 * @BRIEF        Event #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E57                            BITFIELD(25, 25)
#define TPCC__SERH_RN__E57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E56   
 *
 * @BRIEF        Event #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E56                            BITFIELD(24, 24)
#define TPCC__SERH_RN__E56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E55   
 *
 * @BRIEF        Event #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E55                            BITFIELD(23, 23)
#define TPCC__SERH_RN__E55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E54   
 *
 * @BRIEF        Event #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E54                            BITFIELD(22, 22)
#define TPCC__SERH_RN__E54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E53   
 *
 * @BRIEF        Event #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E53                            BITFIELD(21, 21)
#define TPCC__SERH_RN__E53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E52   
 *
 * @BRIEF        Event #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E52                            BITFIELD(20, 20)
#define TPCC__SERH_RN__E52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E51   
 *
 * @BRIEF        Event #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E51                            BITFIELD(19, 19)
#define TPCC__SERH_RN__E51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E50   
 *
 * @BRIEF        Event #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E50                            BITFIELD(18, 18)
#define TPCC__SERH_RN__E50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E49   
 *
 * @BRIEF        Event #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E49                            BITFIELD(17, 17)
#define TPCC__SERH_RN__E49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E48   
 *
 * @BRIEF        Event #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E48                            BITFIELD(16, 16)
#define TPCC__SERH_RN__E48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E47   
 *
 * @BRIEF        Event #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E47                            BITFIELD(15, 15)
#define TPCC__SERH_RN__E47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E46   
 *
 * @BRIEF        Event #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E46                            BITFIELD(14, 14)
#define TPCC__SERH_RN__E46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E45   
 *
 * @BRIEF        Event #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E45                            BITFIELD(13, 13)
#define TPCC__SERH_RN__E45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E44   
 *
 * @BRIEF        Event #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E44                            BITFIELD(12, 12)
#define TPCC__SERH_RN__E44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E43   
 *
 * @BRIEF        Event #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E43                            BITFIELD(11, 11)
#define TPCC__SERH_RN__E43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E42   
 *
 * @BRIEF        Event #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E42                            BITFIELD(10, 10)
#define TPCC__SERH_RN__E42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E41   
 *
 * @BRIEF        Event #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E41                            BITFIELD(9, 9)
#define TPCC__SERH_RN__E41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E40   
 *
 * @BRIEF        Event #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E40                            BITFIELD(8, 8)
#define TPCC__SERH_RN__E40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E39   
 *
 * @BRIEF        Event #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E39                            BITFIELD(7, 7)
#define TPCC__SERH_RN__E39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E38   
 *
 * @BRIEF        Event #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E38                            BITFIELD(6, 6)
#define TPCC__SERH_RN__E38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E37   
 *
 * @BRIEF        Event #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E37                            BITFIELD(5, 5)
#define TPCC__SERH_RN__E37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E36   
 *
 * @BRIEF        Event #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E36                            BITFIELD(4, 4)
#define TPCC__SERH_RN__E36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E35   
 *
 * @BRIEF        Event #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E35                            BITFIELD(3, 3)
#define TPCC__SERH_RN__E35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E34   
 *
 * @BRIEF        Event #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E34                            BITFIELD(2, 2)
#define TPCC__SERH_RN__E34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E33   
 *
 * @BRIEF        Event #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E33                            BITFIELD(1, 1)
#define TPCC__SERH_RN__E33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SERH_RN__E32   
 *
 * @BRIEF        Event #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SERH_RN__E32                            BITFIELD(0, 0)
#define TPCC__SERH_RN__E32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E31   
 *
 * @BRIEF        Event #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E31                            BITFIELD(31, 31)
#define TPCC__SECR_RN__E31__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E30   
 *
 * @BRIEF        Event #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E30                            BITFIELD(30, 30)
#define TPCC__SECR_RN__E30__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E29   
 *
 * @BRIEF        Event #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E29                            BITFIELD(29, 29)
#define TPCC__SECR_RN__E29__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E28   
 *
 * @BRIEF        Event #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E28                            BITFIELD(28, 28)
#define TPCC__SECR_RN__E28__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E27   
 *
 * @BRIEF        Event #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E27                            BITFIELD(27, 27)
#define TPCC__SECR_RN__E27__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E26   
 *
 * @BRIEF        Event #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E26                            BITFIELD(26, 26)
#define TPCC__SECR_RN__E26__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E25   
 *
 * @BRIEF        Event #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E25                            BITFIELD(25, 25)
#define TPCC__SECR_RN__E25__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E24   
 *
 * @BRIEF        Event #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E24                            BITFIELD(24, 24)
#define TPCC__SECR_RN__E24__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E23   
 *
 * @BRIEF        Event #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E23                            BITFIELD(23, 23)
#define TPCC__SECR_RN__E23__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E22   
 *
 * @BRIEF        Event #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E22                            BITFIELD(22, 22)
#define TPCC__SECR_RN__E22__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E21   
 *
 * @BRIEF        Event #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E21                            BITFIELD(21, 21)
#define TPCC__SECR_RN__E21__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E20   
 *
 * @BRIEF        Event #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E20                            BITFIELD(20, 20)
#define TPCC__SECR_RN__E20__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E19   
 *
 * @BRIEF        Event #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E19                            BITFIELD(19, 19)
#define TPCC__SECR_RN__E19__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E18   
 *
 * @BRIEF        Event #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E18                            BITFIELD(18, 18)
#define TPCC__SECR_RN__E18__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E17   
 *
 * @BRIEF        Event #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E17                            BITFIELD(17, 17)
#define TPCC__SECR_RN__E17__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E16   
 *
 * @BRIEF        Event #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E16                            BITFIELD(16, 16)
#define TPCC__SECR_RN__E16__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E15   
 *
 * @BRIEF        Event #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E15                            BITFIELD(15, 15)
#define TPCC__SECR_RN__E15__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E14   
 *
 * @BRIEF        Event #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E14                            BITFIELD(14, 14)
#define TPCC__SECR_RN__E14__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E13   
 *
 * @BRIEF        Event #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E13                            BITFIELD(13, 13)
#define TPCC__SECR_RN__E13__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E12   
 *
 * @BRIEF        Event #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E12                            BITFIELD(12, 12)
#define TPCC__SECR_RN__E12__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E11   
 *
 * @BRIEF        Event #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E11                            BITFIELD(11, 11)
#define TPCC__SECR_RN__E11__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E10   
 *
 * @BRIEF        Event #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E10                            BITFIELD(10, 10)
#define TPCC__SECR_RN__E10__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E9   
 *
 * @BRIEF        Event #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E9                             BITFIELD(9, 9)
#define TPCC__SECR_RN__E9__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E8   
 *
 * @BRIEF        Event #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E8                             BITFIELD(8, 8)
#define TPCC__SECR_RN__E8__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E7                             BITFIELD(7, 7)
#define TPCC__SECR_RN__E7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E6                             BITFIELD(6, 6)
#define TPCC__SECR_RN__E6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E5                             BITFIELD(5, 5)
#define TPCC__SECR_RN__E5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E4                             BITFIELD(4, 4)
#define TPCC__SECR_RN__E4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E3                             BITFIELD(3, 3)
#define TPCC__SECR_RN__E3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E2                             BITFIELD(2, 2)
#define TPCC__SECR_RN__E2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E1                             BITFIELD(1, 1)
#define TPCC__SECR_RN__E1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECR_RN__E0                             BITFIELD(0, 0)
#define TPCC__SECR_RN__E0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E63   
 *
 * @BRIEF        Event #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E63                           BITFIELD(31, 31)
#define TPCC__SECRH_RN__E63__POS                      31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E62   
 *
 * @BRIEF        Event #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E62                           BITFIELD(30, 30)
#define TPCC__SECRH_RN__E62__POS                      30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E61   
 *
 * @BRIEF        Event #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E61                           BITFIELD(29, 29)
#define TPCC__SECRH_RN__E61__POS                      29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E60   
 *
 * @BRIEF        Event #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E60                           BITFIELD(28, 28)
#define TPCC__SECRH_RN__E60__POS                      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E59   
 *
 * @BRIEF        Event #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E59                           BITFIELD(27, 27)
#define TPCC__SECRH_RN__E59__POS                      27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E58   
 *
 * @BRIEF        Event #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E58                           BITFIELD(26, 26)
#define TPCC__SECRH_RN__E58__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E57   
 *
 * @BRIEF        Event #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E57                           BITFIELD(25, 25)
#define TPCC__SECRH_RN__E57__POS                      25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E56   
 *
 * @BRIEF        Event #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E56                           BITFIELD(24, 24)
#define TPCC__SECRH_RN__E56__POS                      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E55   
 *
 * @BRIEF        Event #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E55                           BITFIELD(23, 23)
#define TPCC__SECRH_RN__E55__POS                      23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E54   
 *
 * @BRIEF        Event #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E54                           BITFIELD(22, 22)
#define TPCC__SECRH_RN__E54__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E53   
 *
 * @BRIEF        Event #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E53                           BITFIELD(21, 21)
#define TPCC__SECRH_RN__E53__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E52   
 *
 * @BRIEF        Event #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E52                           BITFIELD(20, 20)
#define TPCC__SECRH_RN__E52__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E51   
 *
 * @BRIEF        Event #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E51                           BITFIELD(19, 19)
#define TPCC__SECRH_RN__E51__POS                      19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E50   
 *
 * @BRIEF        Event #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E50                           BITFIELD(18, 18)
#define TPCC__SECRH_RN__E50__POS                      18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E49   
 *
 * @BRIEF        Event #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E49                           BITFIELD(17, 17)
#define TPCC__SECRH_RN__E49__POS                      17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E48   
 *
 * @BRIEF        Event #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E48                           BITFIELD(16, 16)
#define TPCC__SECRH_RN__E48__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E47   
 *
 * @BRIEF        Event #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E47                           BITFIELD(15, 15)
#define TPCC__SECRH_RN__E47__POS                      15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E46   
 *
 * @BRIEF        Event #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E46                           BITFIELD(14, 14)
#define TPCC__SECRH_RN__E46__POS                      14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E45   
 *
 * @BRIEF        Event #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E45                           BITFIELD(13, 13)
#define TPCC__SECRH_RN__E45__POS                      13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E44   
 *
 * @BRIEF        Event #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E44                           BITFIELD(12, 12)
#define TPCC__SECRH_RN__E44__POS                      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E43   
 *
 * @BRIEF        Event #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E43                           BITFIELD(11, 11)
#define TPCC__SECRH_RN__E43__POS                      11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E42   
 *
 * @BRIEF        Event #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E42                           BITFIELD(10, 10)
#define TPCC__SECRH_RN__E42__POS                      10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E41   
 *
 * @BRIEF        Event #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E41                           BITFIELD(9, 9)
#define TPCC__SECRH_RN__E41__POS                      9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E40   
 *
 * @BRIEF        Event #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E40                           BITFIELD(8, 8)
#define TPCC__SECRH_RN__E40__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E39   
 *
 * @BRIEF        Event #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E39                           BITFIELD(7, 7)
#define TPCC__SECRH_RN__E39__POS                      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E38   
 *
 * @BRIEF        Event #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E38                           BITFIELD(6, 6)
#define TPCC__SECRH_RN__E38__POS                      6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E37   
 *
 * @BRIEF        Event #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E37                           BITFIELD(5, 5)
#define TPCC__SECRH_RN__E37__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E36   
 *
 * @BRIEF        Event #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E36                           BITFIELD(4, 4)
#define TPCC__SECRH_RN__E36__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E35   
 *
 * @BRIEF        Event #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E35                           BITFIELD(3, 3)
#define TPCC__SECRH_RN__E35__POS                      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E34   
 *
 * @BRIEF        Event #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E34                           BITFIELD(2, 2)
#define TPCC__SECRH_RN__E34__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E33   
 *
 * @BRIEF        Event #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E33                           BITFIELD(1, 1)
#define TPCC__SECRH_RN__E33__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SECRH_RN__E32   
 *
 * @BRIEF        Event #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SECRH_RN__E32                           BITFIELD(0, 0)
#define TPCC__SECRH_RN__E32__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I31                             BITFIELD(31, 31)
#define TPCC__IER_RN__I31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I30                             BITFIELD(30, 30)
#define TPCC__IER_RN__I30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I29                             BITFIELD(29, 29)
#define TPCC__IER_RN__I29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I28                             BITFIELD(28, 28)
#define TPCC__IER_RN__I28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I27                             BITFIELD(27, 27)
#define TPCC__IER_RN__I27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I26                             BITFIELD(26, 26)
#define TPCC__IER_RN__I26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I25                             BITFIELD(25, 25)
#define TPCC__IER_RN__I25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I24                             BITFIELD(24, 24)
#define TPCC__IER_RN__I24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I23                             BITFIELD(23, 23)
#define TPCC__IER_RN__I23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I22                             BITFIELD(22, 22)
#define TPCC__IER_RN__I22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I21                             BITFIELD(21, 21)
#define TPCC__IER_RN__I21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I20                             BITFIELD(20, 20)
#define TPCC__IER_RN__I20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I19                             BITFIELD(19, 19)
#define TPCC__IER_RN__I19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I18                             BITFIELD(18, 18)
#define TPCC__IER_RN__I18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I17                             BITFIELD(17, 17)
#define TPCC__IER_RN__I17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I16                             BITFIELD(16, 16)
#define TPCC__IER_RN__I16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I15                             BITFIELD(15, 15)
#define TPCC__IER_RN__I15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I14                             BITFIELD(14, 14)
#define TPCC__IER_RN__I14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I13                             BITFIELD(13, 13)
#define TPCC__IER_RN__I13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I12                             BITFIELD(12, 12)
#define TPCC__IER_RN__I12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I11                             BITFIELD(11, 11)
#define TPCC__IER_RN__I11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I10                             BITFIELD(10, 10)
#define TPCC__IER_RN__I10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I9                              BITFIELD(9, 9)
#define TPCC__IER_RN__I9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I8                              BITFIELD(8, 8)
#define TPCC__IER_RN__I8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I7                              BITFIELD(7, 7)
#define TPCC__IER_RN__I7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I6                              BITFIELD(6, 6)
#define TPCC__IER_RN__I6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I5                              BITFIELD(5, 5)
#define TPCC__IER_RN__I5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I4                              BITFIELD(4, 4)
#define TPCC__IER_RN__I4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I3                              BITFIELD(3, 3)
#define TPCC__IER_RN__I3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I2                              BITFIELD(2, 2)
#define TPCC__IER_RN__I2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I1                              BITFIELD(1, 1)
#define TPCC__IER_RN__I1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IER_RN__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IER_RN__I0                              BITFIELD(0, 0)
#define TPCC__IER_RN__I0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I63                            BITFIELD(31, 31)
#define TPCC__IERH_RN__I63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I62                            BITFIELD(30, 30)
#define TPCC__IERH_RN__I62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I61                            BITFIELD(29, 29)
#define TPCC__IERH_RN__I61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I60                            BITFIELD(28, 28)
#define TPCC__IERH_RN__I60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I59                            BITFIELD(27, 27)
#define TPCC__IERH_RN__I59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I58                            BITFIELD(26, 26)
#define TPCC__IERH_RN__I58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I57                            BITFIELD(25, 25)
#define TPCC__IERH_RN__I57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I56                            BITFIELD(24, 24)
#define TPCC__IERH_RN__I56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I55                            BITFIELD(23, 23)
#define TPCC__IERH_RN__I55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I54                            BITFIELD(22, 22)
#define TPCC__IERH_RN__I54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I53                            BITFIELD(21, 21)
#define TPCC__IERH_RN__I53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I52                            BITFIELD(20, 20)
#define TPCC__IERH_RN__I52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I51                            BITFIELD(19, 19)
#define TPCC__IERH_RN__I51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I50                            BITFIELD(18, 18)
#define TPCC__IERH_RN__I50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I49                            BITFIELD(17, 17)
#define TPCC__IERH_RN__I49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I48                            BITFIELD(16, 16)
#define TPCC__IERH_RN__I48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I47                            BITFIELD(15, 15)
#define TPCC__IERH_RN__I47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I46                            BITFIELD(14, 14)
#define TPCC__IERH_RN__I46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I45                            BITFIELD(13, 13)
#define TPCC__IERH_RN__I45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I44                            BITFIELD(12, 12)
#define TPCC__IERH_RN__I44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I43                            BITFIELD(11, 11)
#define TPCC__IERH_RN__I43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I42                            BITFIELD(10, 10)
#define TPCC__IERH_RN__I42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I41                            BITFIELD(9, 9)
#define TPCC__IERH_RN__I41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I40                            BITFIELD(8, 8)
#define TPCC__IERH_RN__I40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I39                            BITFIELD(7, 7)
#define TPCC__IERH_RN__I39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I38                            BITFIELD(6, 6)
#define TPCC__IERH_RN__I38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I37                            BITFIELD(5, 5)
#define TPCC__IERH_RN__I37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I36                            BITFIELD(4, 4)
#define TPCC__IERH_RN__I36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I35                            BITFIELD(3, 3)
#define TPCC__IERH_RN__I35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I34                            BITFIELD(2, 2)
#define TPCC__IERH_RN__I34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I33                            BITFIELD(1, 1)
#define TPCC__IERH_RN__I33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IERH_RN__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IERH_RN__I32                            BITFIELD(0, 0)
#define TPCC__IERH_RN__I32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I31                            BITFIELD(31, 31)
#define TPCC__IECR_RN__I31__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I30                            BITFIELD(30, 30)
#define TPCC__IECR_RN__I30__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I29                            BITFIELD(29, 29)
#define TPCC__IECR_RN__I29__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I28                            BITFIELD(28, 28)
#define TPCC__IECR_RN__I28__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I27                            BITFIELD(27, 27)
#define TPCC__IECR_RN__I27__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I26                            BITFIELD(26, 26)
#define TPCC__IECR_RN__I26__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I25                            BITFIELD(25, 25)
#define TPCC__IECR_RN__I25__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I24                            BITFIELD(24, 24)
#define TPCC__IECR_RN__I24__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I23                            BITFIELD(23, 23)
#define TPCC__IECR_RN__I23__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I22                            BITFIELD(22, 22)
#define TPCC__IECR_RN__I22__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I21                            BITFIELD(21, 21)
#define TPCC__IECR_RN__I21__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I20                            BITFIELD(20, 20)
#define TPCC__IECR_RN__I20__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I19                            BITFIELD(19, 19)
#define TPCC__IECR_RN__I19__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I18                            BITFIELD(18, 18)
#define TPCC__IECR_RN__I18__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I17                            BITFIELD(17, 17)
#define TPCC__IECR_RN__I17__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I16                            BITFIELD(16, 16)
#define TPCC__IECR_RN__I16__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I15                            BITFIELD(15, 15)
#define TPCC__IECR_RN__I15__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I14                            BITFIELD(14, 14)
#define TPCC__IECR_RN__I14__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I13                            BITFIELD(13, 13)
#define TPCC__IECR_RN__I13__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I12                            BITFIELD(12, 12)
#define TPCC__IECR_RN__I12__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I11                            BITFIELD(11, 11)
#define TPCC__IECR_RN__I11__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I10                            BITFIELD(10, 10)
#define TPCC__IECR_RN__I10__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I9                             BITFIELD(9, 9)
#define TPCC__IECR_RN__I9__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I8                             BITFIELD(8, 8)
#define TPCC__IECR_RN__I8__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I7                             BITFIELD(7, 7)
#define TPCC__IECR_RN__I7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I6                             BITFIELD(6, 6)
#define TPCC__IECR_RN__I6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I5                             BITFIELD(5, 5)
#define TPCC__IECR_RN__I5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I4                             BITFIELD(4, 4)
#define TPCC__IECR_RN__I4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I3                             BITFIELD(3, 3)
#define TPCC__IECR_RN__I3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I2                             BITFIELD(2, 2)
#define TPCC__IECR_RN__I2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I1                             BITFIELD(1, 1)
#define TPCC__IECR_RN__I1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECR_RN__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECR_RN__I0                             BITFIELD(0, 0)
#define TPCC__IECR_RN__I0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I63                           BITFIELD(31, 31)
#define TPCC__IECRH_RN__I63__POS                      31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I62                           BITFIELD(30, 30)
#define TPCC__IECRH_RN__I62__POS                      30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I61                           BITFIELD(29, 29)
#define TPCC__IECRH_RN__I61__POS                      29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I60                           BITFIELD(28, 28)
#define TPCC__IECRH_RN__I60__POS                      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I59                           BITFIELD(27, 27)
#define TPCC__IECRH_RN__I59__POS                      27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I58                           BITFIELD(26, 26)
#define TPCC__IECRH_RN__I58__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I57                           BITFIELD(25, 25)
#define TPCC__IECRH_RN__I57__POS                      25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I56                           BITFIELD(24, 24)
#define TPCC__IECRH_RN__I56__POS                      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I55                           BITFIELD(23, 23)
#define TPCC__IECRH_RN__I55__POS                      23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I54                           BITFIELD(22, 22)
#define TPCC__IECRH_RN__I54__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I53                           BITFIELD(21, 21)
#define TPCC__IECRH_RN__I53__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I52                           BITFIELD(20, 20)
#define TPCC__IECRH_RN__I52__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I51                           BITFIELD(19, 19)
#define TPCC__IECRH_RN__I51__POS                      19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I50                           BITFIELD(18, 18)
#define TPCC__IECRH_RN__I50__POS                      18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I49                           BITFIELD(17, 17)
#define TPCC__IECRH_RN__I49__POS                      17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I48                           BITFIELD(16, 16)
#define TPCC__IECRH_RN__I48__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I47                           BITFIELD(15, 15)
#define TPCC__IECRH_RN__I47__POS                      15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I46                           BITFIELD(14, 14)
#define TPCC__IECRH_RN__I46__POS                      14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I45                           BITFIELD(13, 13)
#define TPCC__IECRH_RN__I45__POS                      13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I44                           BITFIELD(12, 12)
#define TPCC__IECRH_RN__I44__POS                      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I43                           BITFIELD(11, 11)
#define TPCC__IECRH_RN__I43__POS                      11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I42                           BITFIELD(10, 10)
#define TPCC__IECRH_RN__I42__POS                      10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I41                           BITFIELD(9, 9)
#define TPCC__IECRH_RN__I41__POS                      9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I40                           BITFIELD(8, 8)
#define TPCC__IECRH_RN__I40__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I39                           BITFIELD(7, 7)
#define TPCC__IECRH_RN__I39__POS                      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I38                           BITFIELD(6, 6)
#define TPCC__IECRH_RN__I38__POS                      6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I37                           BITFIELD(5, 5)
#define TPCC__IECRH_RN__I37__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I36                           BITFIELD(4, 4)
#define TPCC__IECRH_RN__I36__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I35                           BITFIELD(3, 3)
#define TPCC__IECRH_RN__I35__POS                      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I34                           BITFIELD(2, 2)
#define TPCC__IECRH_RN__I34__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I33                           BITFIELD(1, 1)
#define TPCC__IECRH_RN__I33__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IECRH_RN__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IECRH_RN__I32                           BITFIELD(0, 0)
#define TPCC__IECRH_RN__I32__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I31                            BITFIELD(31, 31)
#define TPCC__IESR_RN__I31__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I30                            BITFIELD(30, 30)
#define TPCC__IESR_RN__I30__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I29                            BITFIELD(29, 29)
#define TPCC__IESR_RN__I29__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I28                            BITFIELD(28, 28)
#define TPCC__IESR_RN__I28__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I27                            BITFIELD(27, 27)
#define TPCC__IESR_RN__I27__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I26                            BITFIELD(26, 26)
#define TPCC__IESR_RN__I26__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I25                            BITFIELD(25, 25)
#define TPCC__IESR_RN__I25__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I24                            BITFIELD(24, 24)
#define TPCC__IESR_RN__I24__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I23                            BITFIELD(23, 23)
#define TPCC__IESR_RN__I23__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I22                            BITFIELD(22, 22)
#define TPCC__IESR_RN__I22__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I21                            BITFIELD(21, 21)
#define TPCC__IESR_RN__I21__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I20                            BITFIELD(20, 20)
#define TPCC__IESR_RN__I20__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I19                            BITFIELD(19, 19)
#define TPCC__IESR_RN__I19__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I18                            BITFIELD(18, 18)
#define TPCC__IESR_RN__I18__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I17                            BITFIELD(17, 17)
#define TPCC__IESR_RN__I17__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I16                            BITFIELD(16, 16)
#define TPCC__IESR_RN__I16__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I15                            BITFIELD(15, 15)
#define TPCC__IESR_RN__I15__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I14                            BITFIELD(14, 14)
#define TPCC__IESR_RN__I14__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I13                            BITFIELD(13, 13)
#define TPCC__IESR_RN__I13__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I12                            BITFIELD(12, 12)
#define TPCC__IESR_RN__I12__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I11                            BITFIELD(11, 11)
#define TPCC__IESR_RN__I11__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I10                            BITFIELD(10, 10)
#define TPCC__IESR_RN__I10__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I9                             BITFIELD(9, 9)
#define TPCC__IESR_RN__I9__POS                        9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I8                             BITFIELD(8, 8)
#define TPCC__IESR_RN__I8__POS                        8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I7                             BITFIELD(7, 7)
#define TPCC__IESR_RN__I7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I6                             BITFIELD(6, 6)
#define TPCC__IESR_RN__I6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I5                             BITFIELD(5, 5)
#define TPCC__IESR_RN__I5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I4                             BITFIELD(4, 4)
#define TPCC__IESR_RN__I4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I3                             BITFIELD(3, 3)
#define TPCC__IESR_RN__I3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I2                             BITFIELD(2, 2)
#define TPCC__IESR_RN__I2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I1                             BITFIELD(1, 1)
#define TPCC__IESR_RN__I1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESR_RN__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESR_RN__I0                             BITFIELD(0, 0)
#define TPCC__IESR_RN__I0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I63                           BITFIELD(31, 31)
#define TPCC__IESRH_RN__I63__POS                      31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I62                           BITFIELD(30, 30)
#define TPCC__IESRH_RN__I62__POS                      30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I61                           BITFIELD(29, 29)
#define TPCC__IESRH_RN__I61__POS                      29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I60                           BITFIELD(28, 28)
#define TPCC__IESRH_RN__I60__POS                      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I59                           BITFIELD(27, 27)
#define TPCC__IESRH_RN__I59__POS                      27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I58                           BITFIELD(26, 26)
#define TPCC__IESRH_RN__I58__POS                      26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I57                           BITFIELD(25, 25)
#define TPCC__IESRH_RN__I57__POS                      25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I56                           BITFIELD(24, 24)
#define TPCC__IESRH_RN__I56__POS                      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I55                           BITFIELD(23, 23)
#define TPCC__IESRH_RN__I55__POS                      23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I54                           BITFIELD(22, 22)
#define TPCC__IESRH_RN__I54__POS                      22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I53                           BITFIELD(21, 21)
#define TPCC__IESRH_RN__I53__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I52                           BITFIELD(20, 20)
#define TPCC__IESRH_RN__I52__POS                      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I51                           BITFIELD(19, 19)
#define TPCC__IESRH_RN__I51__POS                      19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I50                           BITFIELD(18, 18)
#define TPCC__IESRH_RN__I50__POS                      18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I49                           BITFIELD(17, 17)
#define TPCC__IESRH_RN__I49__POS                      17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I48                           BITFIELD(16, 16)
#define TPCC__IESRH_RN__I48__POS                      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I47                           BITFIELD(15, 15)
#define TPCC__IESRH_RN__I47__POS                      15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I46                           BITFIELD(14, 14)
#define TPCC__IESRH_RN__I46__POS                      14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I45                           BITFIELD(13, 13)
#define TPCC__IESRH_RN__I45__POS                      13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I44                           BITFIELD(12, 12)
#define TPCC__IESRH_RN__I44__POS                      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I43                           BITFIELD(11, 11)
#define TPCC__IESRH_RN__I43__POS                      11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I42                           BITFIELD(10, 10)
#define TPCC__IESRH_RN__I42__POS                      10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I41                           BITFIELD(9, 9)
#define TPCC__IESRH_RN__I41__POS                      9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I40                           BITFIELD(8, 8)
#define TPCC__IESRH_RN__I40__POS                      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I39                           BITFIELD(7, 7)
#define TPCC__IESRH_RN__I39__POS                      7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I38                           BITFIELD(6, 6)
#define TPCC__IESRH_RN__I38__POS                      6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I37                           BITFIELD(5, 5)
#define TPCC__IESRH_RN__I37__POS                      5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I36                           BITFIELD(4, 4)
#define TPCC__IESRH_RN__I36__POS                      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I35                           BITFIELD(3, 3)
#define TPCC__IESRH_RN__I35__POS                      3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I34                           BITFIELD(2, 2)
#define TPCC__IESRH_RN__I34__POS                      2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I33                           BITFIELD(1, 1)
#define TPCC__IESRH_RN__I33__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IESRH_RN__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IESRH_RN__I32                           BITFIELD(0, 0)
#define TPCC__IESRH_RN__I32__POS                      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I31                             BITFIELD(31, 31)
#define TPCC__IPR_RN__I31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I30                             BITFIELD(30, 30)
#define TPCC__IPR_RN__I30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I29                             BITFIELD(29, 29)
#define TPCC__IPR_RN__I29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I28                             BITFIELD(28, 28)
#define TPCC__IPR_RN__I28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I27                             BITFIELD(27, 27)
#define TPCC__IPR_RN__I27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I26                             BITFIELD(26, 26)
#define TPCC__IPR_RN__I26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I25                             BITFIELD(25, 25)
#define TPCC__IPR_RN__I25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I24                             BITFIELD(24, 24)
#define TPCC__IPR_RN__I24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I23                             BITFIELD(23, 23)
#define TPCC__IPR_RN__I23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I22                             BITFIELD(22, 22)
#define TPCC__IPR_RN__I22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I21                             BITFIELD(21, 21)
#define TPCC__IPR_RN__I21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I20                             BITFIELD(20, 20)
#define TPCC__IPR_RN__I20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I19                             BITFIELD(19, 19)
#define TPCC__IPR_RN__I19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I18                             BITFIELD(18, 18)
#define TPCC__IPR_RN__I18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I17                             BITFIELD(17, 17)
#define TPCC__IPR_RN__I17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I16                             BITFIELD(16, 16)
#define TPCC__IPR_RN__I16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I15                             BITFIELD(15, 15)
#define TPCC__IPR_RN__I15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I14                             BITFIELD(14, 14)
#define TPCC__IPR_RN__I14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I13                             BITFIELD(13, 13)
#define TPCC__IPR_RN__I13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I12                             BITFIELD(12, 12)
#define TPCC__IPR_RN__I12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I11                             BITFIELD(11, 11)
#define TPCC__IPR_RN__I11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I10                             BITFIELD(10, 10)
#define TPCC__IPR_RN__I10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I9                              BITFIELD(9, 9)
#define TPCC__IPR_RN__I9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I8                              BITFIELD(8, 8)
#define TPCC__IPR_RN__I8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I7                              BITFIELD(7, 7)
#define TPCC__IPR_RN__I7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I6                              BITFIELD(6, 6)
#define TPCC__IPR_RN__I6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I5                              BITFIELD(5, 5)
#define TPCC__IPR_RN__I5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I4                              BITFIELD(4, 4)
#define TPCC__IPR_RN__I4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I3                              BITFIELD(3, 3)
#define TPCC__IPR_RN__I3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I2                              BITFIELD(2, 2)
#define TPCC__IPR_RN__I2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I1                              BITFIELD(1, 1)
#define TPCC__IPR_RN__I1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPR_RN__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPR_RN__I0                              BITFIELD(0, 0)
#define TPCC__IPR_RN__I0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I63                            BITFIELD(31, 31)
#define TPCC__IPRH_RN__I63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I62                            BITFIELD(30, 30)
#define TPCC__IPRH_RN__I62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I61                            BITFIELD(29, 29)
#define TPCC__IPRH_RN__I61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I60                            BITFIELD(28, 28)
#define TPCC__IPRH_RN__I60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I59                            BITFIELD(27, 27)
#define TPCC__IPRH_RN__I59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I58                            BITFIELD(26, 26)
#define TPCC__IPRH_RN__I58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I57                            BITFIELD(25, 25)
#define TPCC__IPRH_RN__I57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I56                            BITFIELD(24, 24)
#define TPCC__IPRH_RN__I56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I55                            BITFIELD(23, 23)
#define TPCC__IPRH_RN__I55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I54                            BITFIELD(22, 22)
#define TPCC__IPRH_RN__I54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I53                            BITFIELD(21, 21)
#define TPCC__IPRH_RN__I53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I52                            BITFIELD(20, 20)
#define TPCC__IPRH_RN__I52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I51                            BITFIELD(19, 19)
#define TPCC__IPRH_RN__I51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I50                            BITFIELD(18, 18)
#define TPCC__IPRH_RN__I50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I49                            BITFIELD(17, 17)
#define TPCC__IPRH_RN__I49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I48                            BITFIELD(16, 16)
#define TPCC__IPRH_RN__I48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I47                            BITFIELD(15, 15)
#define TPCC__IPRH_RN__I47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I46                            BITFIELD(14, 14)
#define TPCC__IPRH_RN__I46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I45                            BITFIELD(13, 13)
#define TPCC__IPRH_RN__I45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I44                            BITFIELD(12, 12)
#define TPCC__IPRH_RN__I44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I43                            BITFIELD(11, 11)
#define TPCC__IPRH_RN__I43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I42                            BITFIELD(10, 10)
#define TPCC__IPRH_RN__I42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I41                            BITFIELD(9, 9)
#define TPCC__IPRH_RN__I41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I40                            BITFIELD(8, 8)
#define TPCC__IPRH_RN__I40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I39                            BITFIELD(7, 7)
#define TPCC__IPRH_RN__I39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I38                            BITFIELD(6, 6)
#define TPCC__IPRH_RN__I38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I37                            BITFIELD(5, 5)
#define TPCC__IPRH_RN__I37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I36                            BITFIELD(4, 4)
#define TPCC__IPRH_RN__I36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I35                            BITFIELD(3, 3)
#define TPCC__IPRH_RN__I35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I34                            BITFIELD(2, 2)
#define TPCC__IPRH_RN__I34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I33                            BITFIELD(1, 1)
#define TPCC__IPRH_RN__I33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IPRH_RN__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IPRH_RN__I32                            BITFIELD(0, 0)
#define TPCC__IPRH_RN__I32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I31   
 *
 * @BRIEF        Interrupt associated with TCC #31 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I31                             BITFIELD(31, 31)
#define TPCC__ICR_RN__I31__POS                        31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I30   
 *
 * @BRIEF        Interrupt associated with TCC #30 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I30                             BITFIELD(30, 30)
#define TPCC__ICR_RN__I30__POS                        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I29   
 *
 * @BRIEF        Interrupt associated with TCC #29 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I29                             BITFIELD(29, 29)
#define TPCC__ICR_RN__I29__POS                        29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I28   
 *
 * @BRIEF        Interrupt associated with TCC #28 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I28                             BITFIELD(28, 28)
#define TPCC__ICR_RN__I28__POS                        28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I27   
 *
 * @BRIEF        Interrupt associated with TCC #27 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I27                             BITFIELD(27, 27)
#define TPCC__ICR_RN__I27__POS                        27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I26   
 *
 * @BRIEF        Interrupt associated with TCC #26 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I26                             BITFIELD(26, 26)
#define TPCC__ICR_RN__I26__POS                        26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I25   
 *
 * @BRIEF        Interrupt associated with TCC #25 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I25                             BITFIELD(25, 25)
#define TPCC__ICR_RN__I25__POS                        25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I24   
 *
 * @BRIEF        Interrupt associated with TCC #24 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I24                             BITFIELD(24, 24)
#define TPCC__ICR_RN__I24__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I23   
 *
 * @BRIEF        Interrupt associated with TCC #23 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I23                             BITFIELD(23, 23)
#define TPCC__ICR_RN__I23__POS                        23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I22   
 *
 * @BRIEF        Interrupt associated with TCC #22 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I22                             BITFIELD(22, 22)
#define TPCC__ICR_RN__I22__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I21   
 *
 * @BRIEF        Interrupt associated with TCC #21 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I21                             BITFIELD(21, 21)
#define TPCC__ICR_RN__I21__POS                        21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I20   
 *
 * @BRIEF        Interrupt associated with TCC #20 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I20                             BITFIELD(20, 20)
#define TPCC__ICR_RN__I20__POS                        20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I19   
 *
 * @BRIEF        Interrupt associated with TCC #19 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I19                             BITFIELD(19, 19)
#define TPCC__ICR_RN__I19__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I18   
 *
 * @BRIEF        Interrupt associated with TCC #18 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I18                             BITFIELD(18, 18)
#define TPCC__ICR_RN__I18__POS                        18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I17   
 *
 * @BRIEF        Interrupt associated with TCC #17 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I17                             BITFIELD(17, 17)
#define TPCC__ICR_RN__I17__POS                        17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I16   
 *
 * @BRIEF        Interrupt associated with TCC #16 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I16                             BITFIELD(16, 16)
#define TPCC__ICR_RN__I16__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I15   
 *
 * @BRIEF        Interrupt associated with TCC #15 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I15                             BITFIELD(15, 15)
#define TPCC__ICR_RN__I15__POS                        15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I14   
 *
 * @BRIEF        Interrupt associated with TCC #14 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I14                             BITFIELD(14, 14)
#define TPCC__ICR_RN__I14__POS                        14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I13   
 *
 * @BRIEF        Interrupt associated with TCC #13 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I13                             BITFIELD(13, 13)
#define TPCC__ICR_RN__I13__POS                        13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I12   
 *
 * @BRIEF        Interrupt associated with TCC #12 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I12                             BITFIELD(12, 12)
#define TPCC__ICR_RN__I12__POS                        12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I11   
 *
 * @BRIEF        Interrupt associated with TCC #11 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I11                             BITFIELD(11, 11)
#define TPCC__ICR_RN__I11__POS                        11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I10   
 *
 * @BRIEF        Interrupt associated with TCC #10 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I10                             BITFIELD(10, 10)
#define TPCC__ICR_RN__I10__POS                        10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I9   
 *
 * @BRIEF        Interrupt associated with TCC #9 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I9                              BITFIELD(9, 9)
#define TPCC__ICR_RN__I9__POS                         9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I8   
 *
 * @BRIEF        Interrupt associated with TCC #8 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I8                              BITFIELD(8, 8)
#define TPCC__ICR_RN__I8__POS                         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I7   
 *
 * @BRIEF        Interrupt associated with TCC #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I7                              BITFIELD(7, 7)
#define TPCC__ICR_RN__I7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I6   
 *
 * @BRIEF        Interrupt associated with TCC #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I6                              BITFIELD(6, 6)
#define TPCC__ICR_RN__I6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I5   
 *
 * @BRIEF        Interrupt associated with TCC #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I5                              BITFIELD(5, 5)
#define TPCC__ICR_RN__I5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I4   
 *
 * @BRIEF        Interrupt associated with TCC #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I4                              BITFIELD(4, 4)
#define TPCC__ICR_RN__I4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I3   
 *
 * @BRIEF        Interrupt associated with TCC #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I3                              BITFIELD(3, 3)
#define TPCC__ICR_RN__I3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I2   
 *
 * @BRIEF        Interrupt associated with TCC #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I2                              BITFIELD(2, 2)
#define TPCC__ICR_RN__I2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I1   
 *
 * @BRIEF        Interrupt associated with TCC #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I1                              BITFIELD(1, 1)
#define TPCC__ICR_RN__I1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICR_RN__I0   
 *
 * @BRIEF        Interrupt associated with TCC #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICR_RN__I0                              BITFIELD(0, 0)
#define TPCC__ICR_RN__I0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I63   
 *
 * @BRIEF        Interrupt associated with TCC #63 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I63                            BITFIELD(31, 31)
#define TPCC__ICRH_RN__I63__POS                       31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I62   
 *
 * @BRIEF        Interrupt associated with TCC #62 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I62                            BITFIELD(30, 30)
#define TPCC__ICRH_RN__I62__POS                       30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I61   
 *
 * @BRIEF        Interrupt associated with TCC #61 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I61                            BITFIELD(29, 29)
#define TPCC__ICRH_RN__I61__POS                       29

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I60   
 *
 * @BRIEF        Interrupt associated with TCC #60 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I60                            BITFIELD(28, 28)
#define TPCC__ICRH_RN__I60__POS                       28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I59   
 *
 * @BRIEF        Interrupt associated with TCC #59 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I59                            BITFIELD(27, 27)
#define TPCC__ICRH_RN__I59__POS                       27

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I58   
 *
 * @BRIEF        Interrupt associated with TCC #58 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I58                            BITFIELD(26, 26)
#define TPCC__ICRH_RN__I58__POS                       26

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I57   
 *
 * @BRIEF        Interrupt associated with TCC #57 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I57                            BITFIELD(25, 25)
#define TPCC__ICRH_RN__I57__POS                       25

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I56   
 *
 * @BRIEF        Interrupt associated with TCC #56 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I56                            BITFIELD(24, 24)
#define TPCC__ICRH_RN__I56__POS                       24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I55   
 *
 * @BRIEF        Interrupt associated with TCC #55 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I55                            BITFIELD(23, 23)
#define TPCC__ICRH_RN__I55__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I54   
 *
 * @BRIEF        Interrupt associated with TCC #54 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I54                            BITFIELD(22, 22)
#define TPCC__ICRH_RN__I54__POS                       22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I53   
 *
 * @BRIEF        Interrupt associated with TCC #53 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I53                            BITFIELD(21, 21)
#define TPCC__ICRH_RN__I53__POS                       21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I52   
 *
 * @BRIEF        Interrupt associated with TCC #52 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I52                            BITFIELD(20, 20)
#define TPCC__ICRH_RN__I52__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I51   
 *
 * @BRIEF        Interrupt associated with TCC #51 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I51                            BITFIELD(19, 19)
#define TPCC__ICRH_RN__I51__POS                       19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I50   
 *
 * @BRIEF        Interrupt associated with TCC #50 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I50                            BITFIELD(18, 18)
#define TPCC__ICRH_RN__I50__POS                       18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I49   
 *
 * @BRIEF        Interrupt associated with TCC #49 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I49                            BITFIELD(17, 17)
#define TPCC__ICRH_RN__I49__POS                       17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I48   
 *
 * @BRIEF        Interrupt associated with TCC #48 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I48                            BITFIELD(16, 16)
#define TPCC__ICRH_RN__I48__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I47   
 *
 * @BRIEF        Interrupt associated with TCC #47 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I47                            BITFIELD(15, 15)
#define TPCC__ICRH_RN__I47__POS                       15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I46   
 *
 * @BRIEF        Interrupt associated with TCC #46 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I46                            BITFIELD(14, 14)
#define TPCC__ICRH_RN__I46__POS                       14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I45   
 *
 * @BRIEF        Interrupt associated with TCC #45 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I45                            BITFIELD(13, 13)
#define TPCC__ICRH_RN__I45__POS                       13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I44   
 *
 * @BRIEF        Interrupt associated with TCC #44 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I44                            BITFIELD(12, 12)
#define TPCC__ICRH_RN__I44__POS                       12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I43   
 *
 * @BRIEF        Interrupt associated with TCC #43 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I43                            BITFIELD(11, 11)
#define TPCC__ICRH_RN__I43__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I42   
 *
 * @BRIEF        Interrupt associated with TCC #42 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I42                            BITFIELD(10, 10)
#define TPCC__ICRH_RN__I42__POS                       10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I41   
 *
 * @BRIEF        Interrupt associated with TCC #41 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I41                            BITFIELD(9, 9)
#define TPCC__ICRH_RN__I41__POS                       9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I40   
 *
 * @BRIEF        Interrupt associated with TCC #40 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I40                            BITFIELD(8, 8)
#define TPCC__ICRH_RN__I40__POS                       8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I39   
 *
 * @BRIEF        Interrupt associated with TCC #39 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I39                            BITFIELD(7, 7)
#define TPCC__ICRH_RN__I39__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I38   
 *
 * @BRIEF        Interrupt associated with TCC #38 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I38                            BITFIELD(6, 6)
#define TPCC__ICRH_RN__I38__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I37   
 *
 * @BRIEF        Interrupt associated with TCC #37 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I37                            BITFIELD(5, 5)
#define TPCC__ICRH_RN__I37__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I36   
 *
 * @BRIEF        Interrupt associated with TCC #36 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I36                            BITFIELD(4, 4)
#define TPCC__ICRH_RN__I36__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I35   
 *
 * @BRIEF        Interrupt associated with TCC #35 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I35                            BITFIELD(3, 3)
#define TPCC__ICRH_RN__I35__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I34   
 *
 * @BRIEF        Interrupt associated with TCC #34 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I34                            BITFIELD(2, 2)
#define TPCC__ICRH_RN__I34__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I33   
 *
 * @BRIEF        Interrupt associated with TCC #33 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I33                            BITFIELD(1, 1)
#define TPCC__ICRH_RN__I33__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ICRH_RN__I32   
 *
 * @BRIEF        Interrupt associated with TCC #32 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ICRH_RN__I32                            BITFIELD(0, 0)
#define TPCC__ICRH_RN__I32__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL_RN__SET   
 *
 * @BRIEF        Interrupt Set:  CPU write of '1' to the SETn bit causes the 
 *               tpcc_intN output signal to be pulsed egardless of state of 
 *               interrupts enable (IERn) and status (IPRn). CPU write of '0' 
 *               has no effect. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL_RN__SET                           BITFIELD(1, 1)
#define TPCC__IEVAL_RN__SET__POS                      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__IEVAL_RN__EVAL   
 *
 * @BRIEF        Interrupt Evaluate:  CPU write of '1' to the EVALn bit 
 *               causes the tpcc_intN output signal to be pulsed if any 
 *               enabled interrupts (IERn) are still pending (IPRn). CPU 
 *               write of '0' has no effect.. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__IEVAL_RN__EVAL                          BITFIELD(0, 0)
#define TPCC__IEVAL_RN__EVAL__POS                     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E7                              BITFIELD(7, 7)
#define TPCC__QER_RN__E7__POS                         7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E6                              BITFIELD(6, 6)
#define TPCC__QER_RN__E6__POS                         6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E5                              BITFIELD(5, 5)
#define TPCC__QER_RN__E5__POS                         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E4                              BITFIELD(4, 4)
#define TPCC__QER_RN__E4__POS                         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E3                              BITFIELD(3, 3)
#define TPCC__QER_RN__E3__POS                         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E2                              BITFIELD(2, 2)
#define TPCC__QER_RN__E2__POS                         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E1                              BITFIELD(1, 1)
#define TPCC__QER_RN__E1__POS                         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QER_RN__E0                              BITFIELD(0, 0)
#define TPCC__QER_RN__E0__POS                         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E7                             BITFIELD(7, 7)
#define TPCC__QEER_RN__E7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E6                             BITFIELD(6, 6)
#define TPCC__QEER_RN__E6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E5                             BITFIELD(5, 5)
#define TPCC__QEER_RN__E5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E4                             BITFIELD(4, 4)
#define TPCC__QEER_RN__E4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E3                             BITFIELD(3, 3)
#define TPCC__QEER_RN__E3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E2                             BITFIELD(2, 2)
#define TPCC__QEER_RN__E2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E1                             BITFIELD(1, 1)
#define TPCC__QEER_RN__E1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEER_RN__E0                             BITFIELD(0, 0)
#define TPCC__QEER_RN__E0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E7                            BITFIELD(7, 7)
#define TPCC__QEECR_RN__E7__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E6                            BITFIELD(6, 6)
#define TPCC__QEECR_RN__E6__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E5                            BITFIELD(5, 5)
#define TPCC__QEECR_RN__E5__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E4                            BITFIELD(4, 4)
#define TPCC__QEECR_RN__E4__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E3                            BITFIELD(3, 3)
#define TPCC__QEECR_RN__E3__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E2                            BITFIELD(2, 2)
#define TPCC__QEECR_RN__E2__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E1                            BITFIELD(1, 1)
#define TPCC__QEECR_RN__E1__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEECR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEECR_RN__E0                            BITFIELD(0, 0)
#define TPCC__QEECR_RN__E0__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E7                            BITFIELD(7, 7)
#define TPCC__QEESR_RN__E7__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E6                            BITFIELD(6, 6)
#define TPCC__QEESR_RN__E6__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E5                            BITFIELD(5, 5)
#define TPCC__QEESR_RN__E5__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E4                            BITFIELD(4, 4)
#define TPCC__QEESR_RN__E4__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E3                            BITFIELD(3, 3)
#define TPCC__QEESR_RN__E3__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E2                            BITFIELD(2, 2)
#define TPCC__QEESR_RN__E2__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E1                            BITFIELD(1, 1)
#define TPCC__QEESR_RN__E1__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QEESR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QEESR_RN__E0                            BITFIELD(0, 0)
#define TPCC__QEESR_RN__E0__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E7   
 *
 * @BRIEF        Event #7 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E7                             BITFIELD(7, 7)
#define TPCC__QSER_RN__E7__POS                        7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E6   
 *
 * @BRIEF        Event #6 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E6                             BITFIELD(6, 6)
#define TPCC__QSER_RN__E6__POS                        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E5   
 *
 * @BRIEF        Event #5 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E5                             BITFIELD(5, 5)
#define TPCC__QSER_RN__E5__POS                        5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E4   
 *
 * @BRIEF        Event #4 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E4                             BITFIELD(4, 4)
#define TPCC__QSER_RN__E4__POS                        4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E3   
 *
 * @BRIEF        Event #3 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E3                             BITFIELD(3, 3)
#define TPCC__QSER_RN__E3__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E2   
 *
 * @BRIEF        Event #2 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E2                             BITFIELD(2, 2)
#define TPCC__QSER_RN__E2__POS                        2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E1   
 *
 * @BRIEF        Event #1 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E1                             BITFIELD(1, 1)
#define TPCC__QSER_RN__E1__POS                        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSER_RN__E0   
 *
 * @BRIEF        Event #0 - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSER_RN__E0                             BITFIELD(0, 0)
#define TPCC__QSER_RN__E0__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E7   
 *
 * @BRIEF        Event #7 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E7                            BITFIELD(7, 7)
#define TPCC__QSECR_RN__E7__POS                       7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E6   
 *
 * @BRIEF        Event #6 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E6                            BITFIELD(6, 6)
#define TPCC__QSECR_RN__E6__POS                       6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E5   
 *
 * @BRIEF        Event #5 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E5                            BITFIELD(5, 5)
#define TPCC__QSECR_RN__E5__POS                       5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E4   
 *
 * @BRIEF        Event #4 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E4                            BITFIELD(4, 4)
#define TPCC__QSECR_RN__E4__POS                       4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E3   
 *
 * @BRIEF        Event #3 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E3                            BITFIELD(3, 3)
#define TPCC__QSECR_RN__E3__POS                       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E2   
 *
 * @BRIEF        Event #2 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E2                            BITFIELD(2, 2)
#define TPCC__QSECR_RN__E2__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E1   
 *
 * @BRIEF        Event #1 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E1                            BITFIELD(1, 1)
#define TPCC__QSECR_RN__E1__POS                       1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QSECR_RN__E0   
 *
 * @BRIEF        Event #0 - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QSECR_RN__E0                            BITFIELD(0, 0)
#define TPCC__QSECR_RN__E0__POS                       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__PRIV   
 *
 * @BRIEF        Privilege level:  privilege level (supervisor vs. user) for 
 *               the host/cpu/dma that programmed this PaRAM Entry. Value is 
 *               set with the vbus priv value when any part of the PaRAM 
 *               Entry is written. Not writeable via vbus wdata bus. Is 
 *               readable via VBus rdata bus.  PRIV = 0 : User level 
 *               privilege PRIV = 1 : Supervisor level privilege - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__PRIV                               BITFIELD(31, 31)
#define TPCC__OPT__PRIV__POS                          31

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__PRIVID   
 *
 * @BRIEF        Privilege ID:  Privilege ID for the external host/cpu/dma 
 *               that programmed this PaRAM Entry. This value is set with the 
 *               vbus privid value when any part of the PaRAM Entry is 
 *               written. Not writeable via vbus wdata bus. Is readable via 
 *               VBus rdata bus. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__PRIVID                             BITFIELD(27, 24)
#define TPCC__OPT__PRIVID__POS                        24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__ITCCHEN   
 *
 * @BRIEF        Intermediate transfer completion chaining enable:  0: 
 *               Intermediate transfer complete chaining is disabled. 1: 
 *               Intermediate transfer complete chaining is enabled. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__ITCCHEN                            BITFIELD(23, 23)
#define TPCC__OPT__ITCCHEN__POS                       23

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__TCCHEN   
 *
 * @BRIEF        Transfer complete chaining enable:  0: Transfer complete 
 *               chaining is disabled. 1: Transfer complete chaining is 
 *               enabled. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__TCCHEN                             BITFIELD(22, 22)
#define TPCC__OPT__TCCHEN__POS                        22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__ITCINTEN   
 *
 * @BRIEF        Intermediate transfer completion interrupt enable:  0: 
 *               Intermediate transfer complete interrupt is disabled. 1: 
 *               Intermediate transfer complete interrupt is enabled 
 *               (corresponding IER[TCC] bit must be set to 1 to generate 
 *               interrupt) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__ITCINTEN                           BITFIELD(21, 21)
#define TPCC__OPT__ITCINTEN__POS                      21

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__TCINTEN   
 *
 * @BRIEF        Transfer complete interrupt enable:  0: Transfer complete 
 *               interrupt is disabled. 1: Transfer complete interrupt is 
 *               enabled (corresponding IER[TCC] bit must be set to 1 to 
 *               generate interrupt) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__TCINTEN                            BITFIELD(20, 20)
#define TPCC__OPT__TCINTEN__POS                       20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__WIMODE   
 *
 * @BRIEF        Backward compatibility mode:  0: Normal operation 1 : WI 
 *               Backwards Compatibility mode, forces BCNT to be adjusted by 
 *               '1' upon TR submission (0 means 1, 1 means 2, ... ) and 
 *               forces ACNT to be treated as a word-count (left shifted by 2 
 *               by hardware to create byte cnt for TR submission) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__WIMODE                             BITFIELD(19, 19)
#define TPCC__OPT__WIMODE__POS                        19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__TCC   
 *
 * @BRIEF        Transfer Complete Code:  The 6-bit code is used to set the 
 *               relevant bit in CER (bit CER[TCC]) for chaining or in IER 
 *               (bit IER[TCC]) for interrupts. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__TCC                                BITFIELD(17, 12)
#define TPCC__OPT__TCC__POS                           12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__TCCMODE   
 *
 * @BRIEF        Transfer complete code mode:  Indicates the point at which a 
 *               transfer is considered completed. Applies to both chaining 
 *               and interrupt.  0: Normal Completion, A transfer is 
 *               considered completed after the transfer parameters are 
 *               returned to the CC from the TC (which was returned from the 
 *               peripheral). 1: Early Completion, A transfer is considered 
 *               completed after the CC submits a TR to the TC. CC generates 
 *               completion code internally . - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__TCCMODE                            BITFIELD(11, 11)
#define TPCC__OPT__TCCMODE__POS                       11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID   
 *
 * @BRIEF        FIFO width:  Applies if either SAM or DAM is set to FIFO 
 *               mode. Pass-thru to TC. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID                               BITFIELD(10, 8)
#define TPCC__OPT__FWID__POS                          8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__STATIC   
 *
 * @BRIEF        Static Entry:  0: Entry is updated as normal 1: Entry is 
 *               static, Count and Address updates are not updated after TRP 
 *               is submitted. Linking is not performed. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__STATIC                             BITFIELD(3, 3)
#define TPCC__OPT__STATIC__POS                        3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__SYNCDIM   
 *
 * @BRIEF        Transfer Synchronization Dimension:  0: A-Sync, Each event 
 *               triggers the transfer of ACNT elements. 1: AB-Sync, Each 
 *               event triggers the transfer of BCNT arrays of ACNT elements 
 *               - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__SYNCDIM                            BITFIELD(2, 2)
#define TPCC__OPT__SYNCDIM__POS                       2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__DAM   
 *
 * @BRIEF        Destination Address Mode:  Destination Address Mode within 
 *               an array. Pass-thru to TC.  0: INCR, Dst addressing within 
 *               an array increments. Dst is not a FIFO. 1: FIFO, Dst 
 *               addressing within an array wraps around upon reaching FIFO 
 *               width. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__DAM                                BITFIELD(1, 1)
#define TPCC__OPT__DAM__POS                           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__SAM   
 *
 * @BRIEF        Source Address Mode:  Source Address Mode within an array. 
 *               Pass-thru to TC.  0: INCR, Src addressing within an array 
 *               increments. Source is not a FIFO. 1: FIFO, Src addressing 
 *               within an array wraps around upon reaching FIFO width. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__SAM                                BITFIELD(0, 0)
#define TPCC__OPT__SAM__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__SRC__SRC   
 *
 * @BRIEF        Source Address:  The 32-bit source address parameters 
 *               specify the starting byte address of the source . If SAM is 
 *               set to FIFO mode then the user should program the Source 
 *               address to be aligned to the value specified by the OPT.FWID 
 *               field. No errors are recognized here but TC will assert 
 *               error if this is not true. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__SRC__SRC                                BITFIELD(31, 0)
#define TPCC__SRC__SRC__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ABCNT__BCNT   
 *
 * @BRIEF        BCNT : Count for 2nd Dimension:  BCNT is a 16-bit unsigned 
 *               value that specifies the number of arrays of length ACNT. 
 *               For normal operation, valid values for BCNT can be anywhere 
 *               between 1 and 65535. Therefore, the maximum number of arrays 
 *               in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in 
 *               the frame, and BCNT=0 means 0 arrays in the frame.   In 
 *               normal mode, a BCNT of '0' is considered as either a Null or 
 *               Dummy transfer. A Dummy or Null transfer will generate a 
 *               Completion code depending on the settings of the completion 
 *               bit fields of the OPT field.   If the OPT.WIMODE bit is set, 
 *               then the programmed BCNT value will be incremented by '1' 
 *               before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 
 *               3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal 
 *               value that will be treated as a Null TR. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ABCNT__BCNT                             BITFIELD(31, 16)
#define TPCC__ABCNT__BCNT__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__ABCNT__ACNT   
 *
 * @BRIEF        ACNT : number of bytes in 1st dimension:  ACNT represents 
 *               the number of bytes within the first dimension of a 
 *               transfer. ACNT is a 16-bit unsigned value with valid values 
 *               between 0 and 65535. Therefore, the maximum number of bytes 
 *               in an array is 65535 bytes (64K-1 bytes). ACNT must be 
 *               greater than or equal to '1' for a TR to be submitted to TC. 
 *               An ACNT of '0' is considered as either a null or dummy 
 *               transfer. A Dummy or Null transfer will generate a 
 *               Completion code depending on the settings of the completion 
 *               bit fields of the OPT field.  If the OPT.WIMODE bit is set 
 *               then the ACNT field represents a word count. The CC must 
 *               internally multiply by 4 to translate the word count to a 
 *               byte count prior to submission to the TC. The 2 MSBs of the 
 *               16-bit ACNT are reserved and should always be written as 
 *               'b00 by the user. If user writes a value other than 0, it 
 *               will still be treated as 0 since the multiply-by-4 operation 
 *               (to translate between a word count and a byte count) will 
 *               drop the 2 msbits. For dummy and null transfer definition, 
 *               the ACNT definition will disregard the 2 msbits. I.e., a 
 *               programmed ACNT value of 0x8000 in WI-mode will be treated 
 *               as 0 byte transfer, resulting in null or dummy operation 
 *               dependent on the state of BCNT and CCNT. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__ABCNT__ACNT                             BITFIELD(15, 0)
#define TPCC__ABCNT__ACNT__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DST__DST   
 *
 * @BRIEF        Destination Address:  The 32-bit destination address 
 *               parameters specify the starting byte address of the 
 *               destination. If DAM is set to FIFO mode then the user should 
 *               program the Destination address to be aligned to the value 
 *               specified by the OPT.FWID field. No errors are recognized 
 *               here but TC will assert error if this is not true. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DST__DST                                BITFIELD(31, 0)
#define TPCC__DST__DST__POS                           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__BIDX__DBIDX   
 *
 * @BRIEF        Destination 2nd Dimension Index:  DBIDX is a 16-bit signed 
 *               value (2's complement) used for destination address 
 *               modification in between each array in the 2nd dimension. It 
 *               is a signed value between -32768 and 32767. It provides a 
 *               byte address offset from the beginning of the destination 
 *               array to the beginning of the next destination array within 
 *               the current frame. It applies to both A-Sync and AB-Sync 
 *               transfers. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__BIDX__DBIDX                             BITFIELD(31, 16)
#define TPCC__BIDX__DBIDX__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__BIDX__SBIDX   
 *
 * @BRIEF        Source 2nd Dimension Index:  SBIDX is a 16-bit signed value 
 *               (2's complement) used for source address modification in 
 *               between each array in the 2nd dimension. It is a signed 
 *               value between -32768 and 32767. It provides a byte address 
 *               offset from the beginning of the source array to the 
 *               beginning of the next source array. It applies to both 
 *               A-sync and AB-sync transfers. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__BIDX__SBIDX                             BITFIELD(15, 0)
#define TPCC__BIDX__SBIDX__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__LNK__BCNTRLD   
 *
 * @BRIEF        BCNT Reload:  BCNTRLD is a 16-bit unsigned value used to 
 *               reload the BCNT field once the last array in the 2nd 
 *               dimension is transferred. This field is only used for 
 *               A-Sync'ed transfers. In this case, the CC decrements the 
 *               BCNT value by one on each TR submission. When BCNT 
 *               (conceptually) reaches zero, then the CC decrements CCNT and 
 *               uses the BCNTRLD value to reinitialize the BCNT value. For 
 *               AB-synchronized transfers, the CC submits the BCNT in the TR 
 *               and therefore the TC is responsible to keep track of BCNT, 
 *               not thus BCNTRLD is a don't care field. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__LNK__BCNTRLD                            BITFIELD(31, 16)
#define TPCC__LNK__BCNTRLD__POS                       16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__LNK__LINK   
 *
 * @BRIEF        Link Address:  The CC provides a mechanism to reload the 
 *               current PaRAM Entry upon its natural termination (i.e., 
 *               after count fields are decremented to '0') with a new PaRAM 
 *               Entry. This is called 'linking'. The 16-bit parameter LINK 
 *               specifies the byte address offset in the PaRAM from which 
 *               the CC loads/reloads the next PaRAM entry in the link. The 
 *               CC should disregard the value in the upper 2 bits of the 
 *               LINK field as well as the lower 5-bits of the LINK field. 
 *               The upper two bits are ignored such that the user can 
 *               program either the 'literal' byte address of the LINK 
 *               parameter or the 'PaRAM base-relative' address of the link 
 *               field. Therefore, if the user uses the literal address with 
 *               a range from 0x4000 to 0x7FFF, it will be treated as a 
 *               PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 
 *               bits are ignored and treated as 'b00000, thereby 
 *               guaranteeing that all Link pointers point to a 32-byte 
 *               aligned PaRAM entry. In the latter case (5-lsbs), behavior 
 *               is undefined for the user (i.e., don't have to test it). In 
 *               the former case (2 msbs), user should be able to take 
 *               advantage of this feature (i.e., do have to test it). If a 
 *               Link Update is requested to a PaRAM address that is beyond 
 *               the actual range of implemented PaRAM, then the Link will be 
 *               treated as a Null Linkand all 0s plus 0xFFFF will be written 
 *               to the current entry location.   A LINK value of 0xFFFF is 
 *               referred to as a NULL link which should cause the CC to 
 *               write 0x0 to all entries of the current PaRAM Entry except 
 *               for the LINK field which is set to 0xFFFF. The 
 *               Priv/Privid/Secure state is overwritten to 0x0 when linking. 
 *               MSBs and LSBS should not be masked when comparing against 
 *               the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL 
 *               PaRAM link field. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__LNK__LINK                               BITFIELD(15, 0)
#define TPCC__LNK__LINK__POS                          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CIDX__DCIDX   
 *
 * @BRIEF        Destination Frame Index:  DCIDX is a 16-bit signed value 
 *               (2's complement) used for destination address modification 
 *               for the 3rd dimension. It is a signed value between -32768 
 *               and 32767. It provides a byte address offset from the 
 *               beginning of the current array (pointed to by DST address) 
 *               to the beginning of the first destination array in the next 
 *               frame. It applies to both A-sync and AB-sync transfers. Note 
 *               that when DCIDX is applied, the current array in an A-sync 
 *               transfer is the last array in the frame, while the current 
 *               array in a ABsync transfer is the first array in the frame. 
 *               - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CIDX__DCIDX                             BITFIELD(31, 16)
#define TPCC__CIDX__DCIDX__POS                        16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CIDX__SCIDX   
 *
 * @BRIEF        Source Frame Index:  SCIDX is a 16-bit signed value (2's 
 *               complement) used for source address modification for the 3rd 
 *               dimension. It is a signed value between -32768 and 32767. It 
 *               provides a byte address offset from the beginning of the 
 *               current array (pointed to by SRC address) to the beginning 
 *               of the first source array in the next frame. It applies to 
 *               both A-sync and AB-sync transfers. Note that when SCIDX is 
 *               applied, the current array in an A-sync transfer is the last 
 *               array in the frame, while the current array in a AB-sync 
 *               transfer is the first array in the frame. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CIDX__SCIDX                             BITFIELD(15, 0)
#define TPCC__CIDX__SCIDX__POS                        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCNT__CCNT   
 *
 * @BRIEF        CCNT : Count for 3rd Dimension:  CCNT is a 16-bit unsigned 
 *               value that specifies the number of frames in a block. Valid 
 *               values for CCNT can be anywhere between 1 and 65535. 
 *               Therefore, the maximum number of frames in a block is 65535 
 *               (64K-1 frames). CCNT of '1' means '1' frame in the block, 
 *               and CCNT of '0' means '0' frames in the block. A CCNT value 
 *               of '0' is considered as either a null or dummy transfer. A 
 *               Dummy or Null transfer will generate a Completion code 
 *               depending on the settings of the completion bit fields of 
 *               the OPT field.   WIMODE has no affect on CCNT operation. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCNT__CCNT                              BITFIELD(15, 0)
#define TPCC__CCNT__CCNT__POS                         0


/*
 * List of register bitfields values for component TPCC
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMREGN__NUMREG0
 *
 * @BRIEF        0 Regions - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMREGN__NUMREG0                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMREGN__NUMREG2
 *
 * @BRIEF        2 Regions - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMREGN__NUMREG2                 0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMREGN__NUMREG4
 *
 * @BRIEF        4 Regions - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMREGN__NUMREG4                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMREGN__NUMREG8
 *
 * @BRIEF        8 Regions - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMREGN__NUMREG8                 0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC1
 *
 * @BRIEF        1 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC1                    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC2
 *
 * @BRIEF        2 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC2                    0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC3
 *
 * @BRIEF        3 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC3                    0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC4
 *
 * @BRIEF        4 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC4                    0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC5
 *
 * @BRIEF        5 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC5                    0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC6
 *
 * @BRIEF        6 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC6                    0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC7
 *
 * @BRIEF        7 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC7                    0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMTC__NUMTC8
 *
 * @BRIEF        8 TC/Event Queue - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMTC__NUMTC8                    0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES16
 *
 * @BRIEF        16 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES16    0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES32
 *
 * @BRIEF        32 entries (unsupported setting) - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES32    0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES64
 *
 * @BRIEF        64 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES64    0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES128
 *
 * @BRIEF        128 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES128   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES256
 *
 * @BRIEF        256 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES256   0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES512
 *
 * @BRIEF        512 entries - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMPAENTRY__NUMPARAMENTRIES512   0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMINTCH__NUMINTCH8
 *
 * @BRIEF        8 Interrupt channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMINTCH__NUMINTCH8              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMINTCH__NUMINTCH16
 *
 * @BRIEF        16 Interrupt channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMINTCH__NUMINTCH16             0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMINTCH__NUMINTCH32
 *
 * @BRIEF        32 Interrupt channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMINTCH__NUMINTCH32             0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMINTCH__NUMINTCH64
 *
 * @BRIEF        64 Interrupt channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMINTCH__NUMINTCH64             0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH__NUMQDMACH0
 *
 * @BRIEF        No QDMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH__NUMQDMACH0            0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH__NUMQDMACH2
 *
 * @BRIEF        2 QDMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH__NUMQDMACH2            0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH__NUMQDMACH4
 *
 * @BRIEF        4 QDMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH__NUMQDMACH4            0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH__NUMQDMACH6
 *
 * @BRIEF        6 QDMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH__NUMQDMACH6            0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMQDMACH__NUMQDMACH8
 *
 * @BRIEF        8 QDMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMQDMACH__NUMQDMACH8            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH0
 *
 * @BRIEF        No DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH0              0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH4
 *
 * @BRIEF        4 DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH4              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH8
 *
 * @BRIEF        8 DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH8              0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH16
 *
 * @BRIEF        16 DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH16             0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH32
 *
 * @BRIEF        32 DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH32             0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__CCCFG__NUMDMACH__NUMDMACH64
 *
 * @BRIEF        64 DMA Channels - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__CCCFG__NUMDMACH__NUMDMACH64             0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E7__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E7__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E6__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E6__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E5__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E5__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E4__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E4__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E3__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E3__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E2__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E2__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E1__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E1__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__DMAQNUMN__E0__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__DMAQNUMN__E0__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E7__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E7__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E6__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E6__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E5__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E5__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E4__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E4__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E3__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E3__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E2__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E2__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E1__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E1__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q0
 *
 * @BRIEF        Event En is queued on Q0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q0                        0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q1
 *
 * @BRIEF        Event En is queued on Q1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q1                        0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q2
 *
 * @BRIEF        Event En is queued on Q2 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q2                        0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q3
 *
 * @BRIEF        Event En is queued on Q3 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q3                        0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q4
 *
 * @BRIEF        Event En is queued on Q4 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q4                        0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q5
 *
 * @BRIEF        Event En is queued on Q5 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q5                        0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q6
 *
 * @BRIEF        Event En is queued on Q6 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q6                        0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QDMAQNUM__E0__Q7
 *
 * @BRIEF        Event En is queued on Q7 (not applicable for IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QDMAQNUM__E0__Q7                        0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC0
 *
 * @BRIEF        TRs from this queue are routed to TC0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC0                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC1
 *
 * @BRIEF        TRs from this queue are routed to TC1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC1                  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC2
 *
 * @BRIEF        TRs from this queue are routed to TC2 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC2                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC3
 *
 * @BRIEF        TRs from this queue are routed to TC3 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC3                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC4
 *
 * @BRIEF        TRs from this queue are routed to TC4 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC4                  0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC5
 *
 * @BRIEF        TRs from this queue are routed to TC5 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC5                  0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC6
 *
 * @BRIEF        TRs from this queue are routed to TC6 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC6                  0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ1__TC7
 *
 * @BRIEF        TRs from this queue are routed to TC7 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ1__TC7                  0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC0
 *
 * @BRIEF        TRs from this queue are routed to TC0 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC0                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC1
 *
 * @BRIEF        TRs from this queue are routed to TC1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC1                  0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC2
 *
 * @BRIEF        TRs from this queue are routed to TC2 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC2                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC3
 *
 * @BRIEF        TRs from this queue are routed to TC3 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC3                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC4
 *
 * @BRIEF        TRs from this queue are routed to TC4 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC4                  0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC5
 *
 * @BRIEF        TRs from this queue are routed to TC5 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC5                  0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC6
 *
 * @BRIEF        TRs from this queue are routed to TC6 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC6                  0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUETCMAP__TCNUMQ0__TC7
 *
 * @BRIEF        TRs from this queue are routed to TC7 (not available for 
 *               IVA2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUETCMAP__TCNUMQ0__TC7                  0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY0
 *
 * @BRIEF        Priority 0 - Highest priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY0                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY1
 *
 * @BRIEF        Priority 1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY1                0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY2
 *
 * @BRIEF        Priority 2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY2                0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY3
 *
 * @BRIEF        Priority 3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY3                0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY4
 *
 * @BRIEF        Priority 4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY4                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY5
 *
 * @BRIEF        Priority 5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY5                0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY6
 *
 * @BRIEF        Priority 6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY6                0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ1__PRIORITY7
 *
 * @BRIEF        Priority 7 - Lowest Priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ1__PRIORITY7                0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY0
 *
 * @BRIEF        Priority 0 - Highest priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY0                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY1
 *
 * @BRIEF        Priority 1 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY1                0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY2
 *
 * @BRIEF        Priority 2 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY2                0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY3
 *
 * @BRIEF        Priority 3 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY3                0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY4
 *
 * @BRIEF        Priority 4 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY4                0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY5
 *
 * @BRIEF        Priority 5 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY5                0x5ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY6
 *
 * @BRIEF        Priority 6 - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY6                0x6ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QUEPRI__PRIQ0__PRIORITY7
 *
 * @BRIEF        Priority 7 - Lowest Priority - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QUEPRI__PRIQ0__PRIORITY7                0x7ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE0__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE0__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE1__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE1__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE2__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE2__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE3__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE3__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE4__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE4__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE5__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE5__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE6__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE6__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE7__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE7__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE8__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE8__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ETYPE__EVENTTRIG                  0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ETYPE__SOFTWARETRIG               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ETYPE__CHAINTRIG                  0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE9__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE9__ETYPE__AUTOTRIG                   0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE10__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE10__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE11__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE11__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE12__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE12__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE13__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE13__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE14__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE14__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ETYPE__EVENTTRIG
 *
 * @BRIEF        Event Triggered via ER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ETYPE__EVENTTRIG                 0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ETYPE__SOFTWARETRIG
 *
 * @BRIEF        Manual Triggered via ESR - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ETYPE__SOFTWARETRIG              0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ETYPE__CHAINTRIG
 *
 * @BRIEF        Chain Triggered via CER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ETYPE__CHAINTRIG                 0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__QNE15__ETYPE__AUTOTRIG
 *
 * @BRIEF        Auto-Triggered via QER - (Read) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__QNE15__ETYPE__AUTOTRIG                  0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH8BIT
 *
 * @BRIEF        FIFO width is 8-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH8BIT                0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH16BIT
 *
 * @BRIEF        FIFO width is 16-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH16BIT               0x1ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH32BIT
 *
 * @BRIEF        FIFO width is 32-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH32BIT               0x2ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH64BIT
 *
 * @BRIEF        FIFO width is 64-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH64BIT               0x3ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH128BIT
 *
 * @BRIEF        FIFO width is 128-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH128BIT              0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   TPCC__OPT__FWID__FIFOWIDTH256BIT
 *
 * @BRIEF        FIFO width is 256-bit - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define TPCC__OPT__FWID__FIFOWIDTH256BIT              0x5ul


#ifdef __cplusplus
}
#endif
#endif  /* __TPCC_CRED_H */
 
