{"sha": "73371f6a702f497479ce50bf81695a5721532307", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzMzNzFmNmE3MDJmNDk3NDc5Y2U1MGJmODE2OTVhNTcyMTUzMjMwNw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:16:27Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:16:27Z"}, "message": "i386: Emulate MMX mmx_pmovmskb with SSE\n\nEmulate MMX mmx_pmovmskb with SSE by zero-extending result of SSE pmovmskb\nfrom QImode to SImode.  Only SSE register source operand is allowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_pmovmskb): Changed to\n\tdefine_insn_and_split to support SSE emulation.\n\nFrom-SVN: r271232", "tree": {"sha": "9694087decb3540d80472973453171f7b257c3ee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9694087decb3540d80472973453171f7b257c3ee"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/73371f6a702f497479ce50bf81695a5721532307", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/73371f6a702f497479ce50bf81695a5721532307", "html_url": "https://github.com/Rust-GCC/gccrs/commit/73371f6a702f497479ce50bf81695a5721532307", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/73371f6a702f497479ce50bf81695a5721532307/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "18184fdd765d1a8d98b573cd5f1c11284d965451", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/18184fdd765d1a8d98b573cd5f1c11284d965451", "html_url": "https://github.com/Rust-GCC/gccrs/commit/18184fdd765d1a8d98b573cd5f1c11284d965451"}], "stats": {"total": 36, "additions": 29, "deletions": 7}, "files": [{"sha": "3c003fc377e7974976ee69f0da2891114f95aa35", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/73371f6a702f497479ce50bf81695a5721532307/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/73371f6a702f497479ce50bf81695a5721532307/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=73371f6a702f497479ce50bf81695a5721532307", "patch": "@@ -1,3 +1,9 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_pmovmskb): Changed to\n+\tdefine_insn_and_split to support SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "cb6da2d2d947dc6ad60a699ec77173ee55279f38", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 23, "deletions": 7, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/73371f6a702f497479ce50bf81695a5721532307/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/73371f6a702f497479ce50bf81695a5721532307/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=73371f6a702f497479ce50bf81695a5721532307", "patch": "@@ -1788,14 +1788,30 @@\n   [(set_attr \"type\" \"mmxshft\")\n    (set_attr \"mode\" \"DI\")])\n \n-(define_insn \"mmx_pmovmskb\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n-\t(unspec:SI [(match_operand:V8QI 1 \"register_operand\" \"y\")]\n+(define_insn_and_split \"mmx_pmovmskb\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")\n+\t(unspec:SI [(match_operand:V8QI 1 \"register_operand\" \"y,x\")]\n \t\t   UNSPEC_MOVMSK))]\n-  \"TARGET_SSE || TARGET_3DNOW_A\"\n-  \"pmovmskb\\t{%1, %0|%0, %1}\"\n-  [(set_attr \"type\" \"mmxcvt\")\n-   (set_attr \"mode\" \"DI\")])\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\"\n+  \"@\n+   pmovmskb\\t{%1, %0|%0, %1}\n+   #\"\n+  \"TARGET_MMX_WITH_SSE && reload_completed\"\n+  [(set (match_dup 0)\n+        (unspec:SI [(match_dup 1)] UNSPEC_MOVMSK))\n+   (set (match_dup 0)\n+\t(zero_extend:SI (match_dup 2)))]\n+{\n+  /* Generate SSE pmovmskb and zero-extend from QImode to SImode.  */\n+  operands[1] = lowpart_subreg (V16QImode, operands[1],\n+\t\t\t\tGET_MODE (operands[1]));\n+  operands[2] = lowpart_subreg (QImode, operands[0],\n+\t\t\t\tGET_MODE (operands[0]));\n+}\n+  [(set_attr \"mmx_isa\" \"native,x64\")\n+   (set_attr \"type\" \"mmxcvt,ssemov\")\n+   (set_attr \"mode\" \"DI,TI\")])\n \n (define_expand \"mmx_maskmovq\"\n   [(set (match_operand:V8QI 0 \"memory_operand\")"}]}