

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat Apr 10 23:53:13 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1059
LUT:           2810
FF:            2780
DSP:             35
BRAM:             0
SRL:             25
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.834
Timing met
