# Day 39 â€“ Traffic Light Controller

ğŸ“… Verilog 50-Day HDL Challenge  
ğŸ“‚ Folder: Day-39_Traffic_Light_Controller

---

## ğŸš¦ Project Description

Designed a 3-state FSM to control a single-direction traffic light signal using Verilog.

### â²ï¸ State Flow:
- ğŸ”´ RED â†’ ğŸŸ¢ GREEN â†’ ğŸŸ¡ YELLOW â†’ ğŸ”´ RED ...

### ğŸ¯ Features:
- Clean FSM logic with three well-defined states
- Each state activates one light at a time
- Simulated successfully in Xilinx Vivado

### ğŸ’¡ FSM States:
- `RED`: Only red light is on
- `GREEN`: Only green light is on
- `YELLOW`: Only yellow light is on

---

## ğŸ§ª Test Pattern:
Clock cycles simulate signal changes in traffic lights every 10ns.

## Files

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
