{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682408207929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682408207933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 10:36:47 2023 " "Processing started: Tue Apr 25 10:36:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682408207933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408207933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408207933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682408208487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682408208487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_c-behavioral " "Found design unit 1: lab2_c-behavioral" {  } { { "lab2_c.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2_c.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218245 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2_c " "Found entity 1: lab2_c" {  } { { "lab2_c.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2_c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408218245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2-behavioral " "Found design unit 1: lab2-behavioral" {  } { { "lab2.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218250 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408218250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_alu-rtl " "Found design unit 1: lab1_alu-rtl" {  } { { "lab1_alu.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab1_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218256 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_alu " "Found entity 1: lab1_alu" {  } { { "lab1_alu.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab1_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408218256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_encoder-rtl " "Found design unit 1: hex_encoder-rtl" {  } { { "hex_encoder.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/hex_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218262 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_encoder " "Found entity 1: hex_encoder" {  } { { "hex_encoder.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/hex_encoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408218262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218269 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682408218269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408218269 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../MSY-PC/Desktop/lab/lab2/lab2.vhd " "Can't analyze file -- file ../../../../MSY-PC/Desktop/lab/lab2/lab2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1682408218271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682408218323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_1\"" {  } { { "lab2.vhd" "clock_divider_1" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682408218331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_encoder hex_encoder:A_hex " "Elaborating entity \"hex_encoder\" for hierarchy \"hex_encoder:A_hex\"" {  } { { "lab2.vhd" "A_hex" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682408218339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_c lab2_c:lab2_C " "Elaborating entity \"lab2_c\" for hierarchy \"lab2_c:lab2_C\"" {  } { { "lab2.vhd" "lab2_C" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682408218346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_alu lab1_alu:alu " "Elaborating entity \"lab1_alu\" for hierarchy \"lab1_alu:alu\"" {  } { { "lab2.vhd" "alu" { Text "C:/Users/MSÝ-PC/Desktop/lab/lab2/lab2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682408218354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682408219067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682408219503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682408219503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682408219740 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682408219740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682408219740 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682408219740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682408219740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682408219754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 10:36:59 2023 " "Processing ended: Tue Apr 25 10:36:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682408219754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682408219754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682408219754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682408219754 ""}
