

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'
================================================================
* Date:           Thu Nov 14 15:47:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.083 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx2" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'idx2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %idx2_read" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%value_weight3_addr = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln13" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'getelementptr' 'value_weight3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.68ns)   --->   "%w = load i4 %value_weight3_addr" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'load' 'w' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln42 = add i4 %idx2_read, i4 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%value_weight3_addr_1 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'getelementptr' 'value_weight3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.68ns)   --->   "%w_100 = load i4 %value_weight3_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'load' 'w_100' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln42_1 = add i4 %idx2_read, i4 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i4 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%value_weight3_addr_2 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'getelementptr' 'value_weight3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.68ns)   --->   "%w_101 = load i4 %value_weight3_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'load' 'w_101' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln42_2 = add i4 %idx2_read, i4 3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%value_weight3_addr_3 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'getelementptr' 'value_weight3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.68ns)   --->   "%w_102 = load i4 %value_weight3_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'load' 'w_102' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln42_3 = add i4 %idx2_read, i4 4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i4 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%value_weight3_addr_4 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'getelementptr' 'value_weight3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.68ns)   --->   "%w_103 = load i4 %value_weight3_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'load' 'w_103' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln42_4 = add i4 %idx2_read, i4 5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i4 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%value_weight3_addr_5 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'getelementptr' 'value_weight3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.68ns)   --->   "%w_104 = load i4 %value_weight3_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'load' 'w_104' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln42_5 = add i4 %idx2_read, i4 6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i4 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%value_weight3_addr_6 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'getelementptr' 'value_weight3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.68ns)   --->   "%w_105 = load i4 %value_weight3_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'load' 'w_105' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln42_6 = add i4 %idx2_read, i4 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i4 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%value_weight3_addr_7 = getelementptr i11 %value_weight3, i64 0, i64 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'getelementptr' 'value_weight3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.68ns)   --->   "%w_106 = load i4 %value_weight3_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'load' 'w_106' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 39 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 8, void @empty, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 40 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.68ns)   --->   "%w = load i4 %value_weight3_addr" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 41 'load' 'w' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i11 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln73_958 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'sext_ln73_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln73_958, i26 %sext_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.68ns)   --->   "%w_100 = load i4 %value_weight3_addr_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'load' 'w_100' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln73_959 = sext i11 %w_100" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'sext_ln73_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln42_13 = mul i26 %sext_ln73_958, i26 %sext_ln73_959" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_13, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.68ns)   --->   "%w_101 = load i4 %value_weight3_addr_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'load' 'w_101' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln73_960 = sext i11 %w_101" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'sext' 'sext_ln73_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln73_961 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'sext' 'sext_ln73_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.94ns)   --->   "%mul_ln42_14 = mul i26 %sext_ln73_961, i26 %sext_ln73_960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'mul' 'mul_ln42_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_14, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.68ns)   --->   "%w_102 = load i4 %value_weight3_addr_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'load' 'w_102' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_962 = sext i11 %w_102" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln42_15 = mul i26 %sext_ln73_961, i26 %sext_ln73_962" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln42_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_15, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.68ns)   --->   "%w_103 = load i4 %value_weight3_addr_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'load' 'w_103' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln73_963 = sext i11 %w_103" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'sext' 'sext_ln73_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln73_964 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'sext' 'sext_ln73_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.94ns)   --->   "%mul_ln42_16 = mul i26 %sext_ln73_964, i26 %sext_ln73_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'mul' 'mul_ln42_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_16, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.68ns)   --->   "%w_104 = load i4 %value_weight3_addr_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'load' 'w_104' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln73_965 = sext i11 %w_104" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'sext' 'sext_ln73_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.94ns)   --->   "%mul_ln42_17 = mul i26 %sext_ln73_964, i26 %sext_ln73_965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'mul' 'mul_ln42_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_17, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.68ns)   --->   "%w_105 = load i4 %value_weight3_addr_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'load' 'w_105' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln73_966 = sext i11 %w_105" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sext' 'sext_ln73_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_967 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln42_18 = mul i26 %sext_ln73_967, i26 %sext_ln73_966" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln42_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_18, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (0.68ns)   --->   "%w_106 = load i4 %value_weight3_addr_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'load' 'w_106' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln73_968 = sext i11 %w_106" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'sext' 'sext_ln73_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.94ns)   --->   "%mul_ln42_19 = mul i26 %sext_ln73_967, i26 %sext_ln73_968" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'mul' 'mul_ln42_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_19, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %trunc_ln42_15, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 77 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln58_12 = add i16 %trunc_ln42_17, i16 %trunc_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 78 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x = add i16 %add_ln58_12, i16 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 79 'add' 'x' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_14 = add i16 %trunc_ln42_16, i16 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 80 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln58_15 = add i16 %trunc_ln42_18, i16 %trunc_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 81 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_4 = add i16 %add_ln58_15, i16 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 82 'add' 'x_4' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i26 %shl_ln" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 84 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln111_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_4, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 85 'bitconcatenate' 'shl_ln111_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i26 %shl_ln111_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 86 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv = insertvalue i66 <undef>, i33 %sext_ln110" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 87 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i66 %mrv, i33 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 88 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i66 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 89 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.391ns
The critical path consists of the following:
	wire read operation ('idx2_read', firmware/nnet_utils/nnet_dense_latency.h:13) on port 'idx2' (firmware/nnet_utils/nnet_dense_latency.h:13) [7]  (0.000 ns)
	'add' operation 4 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [21]  (0.708 ns)
	'getelementptr' operation 4 bit ('value_weight3_addr_1', firmware/nnet_utils/nnet_dense_latency.h:42) [23]  (0.000 ns)
	'load' operation 11 bit ('w', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'value_weight3' [24]  (0.683 ns)

 <State 2>: 4.083ns
The critical path consists of the following:
	'load' operation 11 bit ('w', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'value_weight3' [46]  (0.683 ns)
	'mul' operation 26 bit ('mul_ln42_16', firmware/nnet_utils/nnet_dense_latency.h:42) [49]  (1.940 ns)
	'add' operation 16 bit ('add_ln58_12', firmware/nnet_utils/nnet_dense_latency.h:58) [74]  (0.785 ns)
	'add' operation 16 bit ('x', firmware/nnet_utils/nnet_dense_latency.h:58) [75]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
