
STM32_Projects.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fff0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed0  080100b0  080100b0  000200b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f80  08010f80  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08010f80  08010f80  00020f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f88  08010f88  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010f88  08010f88  00020f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010f8c  08010f8c  00020f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08010f90  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026c4  200001e8  08011174  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000704  200028ac  08011174  000328ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cfda  00000000  00000000  0003024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000459b  00000000  00000000  0004d229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa0  00000000  00000000  000517c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014f6  00000000  00000000  00053268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cf10  00000000  00000000  0005475e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ef38  00000000  00000000  0007166e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000af0e6  00000000  00000000  000905a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007680  00000000  00000000  0013f68c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00146d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e8 	.word	0x200001e8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08010098 	.word	0x08010098

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001ec 	.word	0x200001ec
 8000104:	08010098 	.word	0x08010098

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f89b 	bl	8001578 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffeb 	bl	8001428 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f88d 	bl	8001578 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f883 	bl	8001578 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f813 	bl	80014ac <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f809 	bl	80014ac <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f88c 	bl	80005f4 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_d2uiz>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	2200      	movs	r2, #0
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <__aeabi_d2uiz+0x38>)
 80004ee:	0004      	movs	r4, r0
 80004f0:	000d      	movs	r5, r1
 80004f2:	f7ff ffcf 	bl	8000494 <__aeabi_dcmpge>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d104      	bne.n	8000504 <__aeabi_d2uiz+0x1c>
 80004fa:	0020      	movs	r0, r4
 80004fc:	0029      	movs	r1, r5
 80004fe:	f001 ff01 	bl	8002304 <__aeabi_d2iz>
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <__aeabi_d2uiz+0x38>)
 8000506:	2200      	movs	r2, #0
 8000508:	0020      	movs	r0, r4
 800050a:	0029      	movs	r1, r5
 800050c:	f001 fb5a 	bl	8001bc4 <__aeabi_dsub>
 8000510:	f001 fef8 	bl	8002304 <__aeabi_d2iz>
 8000514:	2380      	movs	r3, #128	; 0x80
 8000516:	061b      	lsls	r3, r3, #24
 8000518:	469c      	mov	ip, r3
 800051a:	4460      	add	r0, ip
 800051c:	e7f1      	b.n	8000502 <__aeabi_d2uiz+0x1a>
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	41e00000 	.word	0x41e00000

08000524 <__aeabi_d2lz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	0005      	movs	r5, r0
 8000528:	000c      	movs	r4, r1
 800052a:	2200      	movs	r2, #0
 800052c:	2300      	movs	r3, #0
 800052e:	0028      	movs	r0, r5
 8000530:	0021      	movs	r1, r4
 8000532:	f7ff ff91 	bl	8000458 <__aeabi_dcmplt>
 8000536:	2800      	cmp	r0, #0
 8000538:	d108      	bne.n	800054c <__aeabi_d2lz+0x28>
 800053a:	0028      	movs	r0, r5
 800053c:	0021      	movs	r1, r4
 800053e:	f000 f80f 	bl	8000560 <__aeabi_d2ulz>
 8000542:	0002      	movs	r2, r0
 8000544:	000b      	movs	r3, r1
 8000546:	0010      	movs	r0, r2
 8000548:	0019      	movs	r1, r3
 800054a:	bd70      	pop	{r4, r5, r6, pc}
 800054c:	2380      	movs	r3, #128	; 0x80
 800054e:	061b      	lsls	r3, r3, #24
 8000550:	18e1      	adds	r1, r4, r3
 8000552:	0028      	movs	r0, r5
 8000554:	f000 f804 	bl	8000560 <__aeabi_d2ulz>
 8000558:	2300      	movs	r3, #0
 800055a:	4242      	negs	r2, r0
 800055c:	418b      	sbcs	r3, r1
 800055e:	e7f2      	b.n	8000546 <__aeabi_d2lz+0x22>

08000560 <__aeabi_d2ulz>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	2200      	movs	r2, #0
 8000564:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <__aeabi_d2ulz+0x34>)
 8000566:	000d      	movs	r5, r1
 8000568:	0004      	movs	r4, r0
 800056a:	f001 f869 	bl	8001640 <__aeabi_dmul>
 800056e:	f7ff ffbb 	bl	80004e8 <__aeabi_d2uiz>
 8000572:	0006      	movs	r6, r0
 8000574:	f001 ff2c 	bl	80023d0 <__aeabi_ui2d>
 8000578:	2200      	movs	r2, #0
 800057a:	4b07      	ldr	r3, [pc, #28]	; (8000598 <__aeabi_d2ulz+0x38>)
 800057c:	f001 f860 	bl	8001640 <__aeabi_dmul>
 8000580:	0002      	movs	r2, r0
 8000582:	000b      	movs	r3, r1
 8000584:	0020      	movs	r0, r4
 8000586:	0029      	movs	r1, r5
 8000588:	f001 fb1c 	bl	8001bc4 <__aeabi_dsub>
 800058c:	f7ff ffac 	bl	80004e8 <__aeabi_d2uiz>
 8000590:	0031      	movs	r1, r6
 8000592:	bd70      	pop	{r4, r5, r6, pc}
 8000594:	3df00000 	.word	0x3df00000
 8000598:	41f00000 	.word	0x41f00000

0800059c <__aeabi_l2d>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	0006      	movs	r6, r0
 80005a0:	0008      	movs	r0, r1
 80005a2:	f001 fee5 	bl	8002370 <__aeabi_i2d>
 80005a6:	2200      	movs	r2, #0
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <__aeabi_l2d+0x28>)
 80005aa:	f001 f849 	bl	8001640 <__aeabi_dmul>
 80005ae:	000d      	movs	r5, r1
 80005b0:	0004      	movs	r4, r0
 80005b2:	0030      	movs	r0, r6
 80005b4:	f001 ff0c 	bl	80023d0 <__aeabi_ui2d>
 80005b8:	002b      	movs	r3, r5
 80005ba:	0022      	movs	r2, r4
 80005bc:	f000 f8e6 	bl	800078c <__aeabi_dadd>
 80005c0:	bd70      	pop	{r4, r5, r6, pc}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	41f00000 	.word	0x41f00000

080005c8 <__aeabi_ul2d>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	0006      	movs	r6, r0
 80005cc:	0008      	movs	r0, r1
 80005ce:	f001 feff 	bl	80023d0 <__aeabi_ui2d>
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <__aeabi_ul2d+0x28>)
 80005d6:	f001 f833 	bl	8001640 <__aeabi_dmul>
 80005da:	000d      	movs	r5, r1
 80005dc:	0004      	movs	r4, r0
 80005de:	0030      	movs	r0, r6
 80005e0:	f001 fef6 	bl	80023d0 <__aeabi_ui2d>
 80005e4:	002b      	movs	r3, r5
 80005e6:	0022      	movs	r2, r4
 80005e8:	f000 f8d0 	bl	800078c <__aeabi_dadd>
 80005ec:	bd70      	pop	{r4, r5, r6, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__udivmoddi4>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	4657      	mov	r7, sl
 80005f8:	464e      	mov	r6, r9
 80005fa:	4645      	mov	r5, r8
 80005fc:	46de      	mov	lr, fp
 80005fe:	b5e0      	push	{r5, r6, r7, lr}
 8000600:	0004      	movs	r4, r0
 8000602:	000d      	movs	r5, r1
 8000604:	4692      	mov	sl, r2
 8000606:	4699      	mov	r9, r3
 8000608:	b083      	sub	sp, #12
 800060a:	428b      	cmp	r3, r1
 800060c:	d830      	bhi.n	8000670 <__udivmoddi4+0x7c>
 800060e:	d02d      	beq.n	800066c <__udivmoddi4+0x78>
 8000610:	4649      	mov	r1, r9
 8000612:	4650      	mov	r0, sl
 8000614:	f001 ff20 	bl	8002458 <__clzdi2>
 8000618:	0029      	movs	r1, r5
 800061a:	0006      	movs	r6, r0
 800061c:	0020      	movs	r0, r4
 800061e:	f001 ff1b 	bl	8002458 <__clzdi2>
 8000622:	1a33      	subs	r3, r6, r0
 8000624:	4698      	mov	r8, r3
 8000626:	3b20      	subs	r3, #32
 8000628:	d434      	bmi.n	8000694 <__udivmoddi4+0xa0>
 800062a:	469b      	mov	fp, r3
 800062c:	4653      	mov	r3, sl
 800062e:	465a      	mov	r2, fp
 8000630:	4093      	lsls	r3, r2
 8000632:	4642      	mov	r2, r8
 8000634:	001f      	movs	r7, r3
 8000636:	4653      	mov	r3, sl
 8000638:	4093      	lsls	r3, r2
 800063a:	001e      	movs	r6, r3
 800063c:	42af      	cmp	r7, r5
 800063e:	d83b      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 8000640:	42af      	cmp	r7, r5
 8000642:	d100      	bne.n	8000646 <__udivmoddi4+0x52>
 8000644:	e079      	b.n	800073a <__udivmoddi4+0x146>
 8000646:	465b      	mov	r3, fp
 8000648:	1ba4      	subs	r4, r4, r6
 800064a:	41bd      	sbcs	r5, r7
 800064c:	2b00      	cmp	r3, #0
 800064e:	da00      	bge.n	8000652 <__udivmoddi4+0x5e>
 8000650:	e076      	b.n	8000740 <__udivmoddi4+0x14c>
 8000652:	2200      	movs	r2, #0
 8000654:	2300      	movs	r3, #0
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	2301      	movs	r3, #1
 800065c:	465a      	mov	r2, fp
 800065e:	4093      	lsls	r3, r2
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2301      	movs	r3, #1
 8000664:	4642      	mov	r2, r8
 8000666:	4093      	lsls	r3, r2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	e029      	b.n	80006c0 <__udivmoddi4+0xcc>
 800066c:	4282      	cmp	r2, r0
 800066e:	d9cf      	bls.n	8000610 <__udivmoddi4+0x1c>
 8000670:	2200      	movs	r2, #0
 8000672:	2300      	movs	r3, #0
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	9301      	str	r3, [sp, #4]
 8000678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <__udivmoddi4+0x8e>
 800067e:	601c      	str	r4, [r3, #0]
 8000680:	605d      	str	r5, [r3, #4]
 8000682:	9800      	ldr	r0, [sp, #0]
 8000684:	9901      	ldr	r1, [sp, #4]
 8000686:	b003      	add	sp, #12
 8000688:	bcf0      	pop	{r4, r5, r6, r7}
 800068a:	46bb      	mov	fp, r7
 800068c:	46b2      	mov	sl, r6
 800068e:	46a9      	mov	r9, r5
 8000690:	46a0      	mov	r8, r4
 8000692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000694:	4642      	mov	r2, r8
 8000696:	469b      	mov	fp, r3
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	4652      	mov	r2, sl
 800069e:	40da      	lsrs	r2, r3
 80006a0:	4641      	mov	r1, r8
 80006a2:	0013      	movs	r3, r2
 80006a4:	464a      	mov	r2, r9
 80006a6:	408a      	lsls	r2, r1
 80006a8:	0017      	movs	r7, r2
 80006aa:	4642      	mov	r2, r8
 80006ac:	431f      	orrs	r7, r3
 80006ae:	4653      	mov	r3, sl
 80006b0:	4093      	lsls	r3, r2
 80006b2:	001e      	movs	r6, r3
 80006b4:	42af      	cmp	r7, r5
 80006b6:	d9c3      	bls.n	8000640 <__udivmoddi4+0x4c>
 80006b8:	2200      	movs	r2, #0
 80006ba:	2300      	movs	r3, #0
 80006bc:	9200      	str	r2, [sp, #0]
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	4643      	mov	r3, r8
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d0d8      	beq.n	8000678 <__udivmoddi4+0x84>
 80006c6:	07fb      	lsls	r3, r7, #31
 80006c8:	0872      	lsrs	r2, r6, #1
 80006ca:	431a      	orrs	r2, r3
 80006cc:	4646      	mov	r6, r8
 80006ce:	087b      	lsrs	r3, r7, #1
 80006d0:	e00e      	b.n	80006f0 <__udivmoddi4+0xfc>
 80006d2:	42ab      	cmp	r3, r5
 80006d4:	d101      	bne.n	80006da <__udivmoddi4+0xe6>
 80006d6:	42a2      	cmp	r2, r4
 80006d8:	d80c      	bhi.n	80006f4 <__udivmoddi4+0x100>
 80006da:	1aa4      	subs	r4, r4, r2
 80006dc:	419d      	sbcs	r5, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	1924      	adds	r4, r4, r4
 80006e2:	416d      	adcs	r5, r5
 80006e4:	2100      	movs	r1, #0
 80006e6:	3e01      	subs	r6, #1
 80006e8:	1824      	adds	r4, r4, r0
 80006ea:	414d      	adcs	r5, r1
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d006      	beq.n	80006fe <__udivmoddi4+0x10a>
 80006f0:	42ab      	cmp	r3, r5
 80006f2:	d9ee      	bls.n	80006d2 <__udivmoddi4+0xde>
 80006f4:	3e01      	subs	r6, #1
 80006f6:	1924      	adds	r4, r4, r4
 80006f8:	416d      	adcs	r5, r5
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	d1f8      	bne.n	80006f0 <__udivmoddi4+0xfc>
 80006fe:	9800      	ldr	r0, [sp, #0]
 8000700:	9901      	ldr	r1, [sp, #4]
 8000702:	465b      	mov	r3, fp
 8000704:	1900      	adds	r0, r0, r4
 8000706:	4169      	adcs	r1, r5
 8000708:	2b00      	cmp	r3, #0
 800070a:	db24      	blt.n	8000756 <__udivmoddi4+0x162>
 800070c:	002b      	movs	r3, r5
 800070e:	465a      	mov	r2, fp
 8000710:	4644      	mov	r4, r8
 8000712:	40d3      	lsrs	r3, r2
 8000714:	002a      	movs	r2, r5
 8000716:	40e2      	lsrs	r2, r4
 8000718:	001c      	movs	r4, r3
 800071a:	465b      	mov	r3, fp
 800071c:	0015      	movs	r5, r2
 800071e:	2b00      	cmp	r3, #0
 8000720:	db2a      	blt.n	8000778 <__udivmoddi4+0x184>
 8000722:	0026      	movs	r6, r4
 8000724:	409e      	lsls	r6, r3
 8000726:	0033      	movs	r3, r6
 8000728:	0026      	movs	r6, r4
 800072a:	4647      	mov	r7, r8
 800072c:	40be      	lsls	r6, r7
 800072e:	0032      	movs	r2, r6
 8000730:	1a80      	subs	r0, r0, r2
 8000732:	4199      	sbcs	r1, r3
 8000734:	9000      	str	r0, [sp, #0]
 8000736:	9101      	str	r1, [sp, #4]
 8000738:	e79e      	b.n	8000678 <__udivmoddi4+0x84>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d8bc      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 800073e:	e782      	b.n	8000646 <__udivmoddi4+0x52>
 8000740:	4642      	mov	r2, r8
 8000742:	2320      	movs	r3, #32
 8000744:	2100      	movs	r1, #0
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	2200      	movs	r2, #0
 800074a:	9100      	str	r1, [sp, #0]
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	2201      	movs	r2, #1
 8000750:	40da      	lsrs	r2, r3
 8000752:	9201      	str	r2, [sp, #4]
 8000754:	e785      	b.n	8000662 <__udivmoddi4+0x6e>
 8000756:	4642      	mov	r2, r8
 8000758:	2320      	movs	r3, #32
 800075a:	1a9b      	subs	r3, r3, r2
 800075c:	002a      	movs	r2, r5
 800075e:	4646      	mov	r6, r8
 8000760:	409a      	lsls	r2, r3
 8000762:	0023      	movs	r3, r4
 8000764:	40f3      	lsrs	r3, r6
 8000766:	4644      	mov	r4, r8
 8000768:	4313      	orrs	r3, r2
 800076a:	002a      	movs	r2, r5
 800076c:	40e2      	lsrs	r2, r4
 800076e:	001c      	movs	r4, r3
 8000770:	465b      	mov	r3, fp
 8000772:	0015      	movs	r5, r2
 8000774:	2b00      	cmp	r3, #0
 8000776:	dad4      	bge.n	8000722 <__udivmoddi4+0x12e>
 8000778:	4642      	mov	r2, r8
 800077a:	002f      	movs	r7, r5
 800077c:	2320      	movs	r3, #32
 800077e:	0026      	movs	r6, r4
 8000780:	4097      	lsls	r7, r2
 8000782:	1a9b      	subs	r3, r3, r2
 8000784:	40de      	lsrs	r6, r3
 8000786:	003b      	movs	r3, r7
 8000788:	4333      	orrs	r3, r6
 800078a:	e7cd      	b.n	8000728 <__udivmoddi4+0x134>

0800078c <__aeabi_dadd>:
 800078c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800078e:	464f      	mov	r7, r9
 8000790:	4646      	mov	r6, r8
 8000792:	46d6      	mov	lr, sl
 8000794:	0004      	movs	r4, r0
 8000796:	b5c0      	push	{r6, r7, lr}
 8000798:	001f      	movs	r7, r3
 800079a:	030b      	lsls	r3, r1, #12
 800079c:	0010      	movs	r0, r2
 800079e:	004e      	lsls	r6, r1, #1
 80007a0:	0a5b      	lsrs	r3, r3, #9
 80007a2:	0fcd      	lsrs	r5, r1, #31
 80007a4:	0f61      	lsrs	r1, r4, #29
 80007a6:	007a      	lsls	r2, r7, #1
 80007a8:	4319      	orrs	r1, r3
 80007aa:	00e3      	lsls	r3, r4, #3
 80007ac:	033c      	lsls	r4, r7, #12
 80007ae:	0fff      	lsrs	r7, r7, #31
 80007b0:	46bc      	mov	ip, r7
 80007b2:	0a64      	lsrs	r4, r4, #9
 80007b4:	0f47      	lsrs	r7, r0, #29
 80007b6:	4327      	orrs	r7, r4
 80007b8:	0d76      	lsrs	r6, r6, #21
 80007ba:	0d52      	lsrs	r2, r2, #21
 80007bc:	00c0      	lsls	r0, r0, #3
 80007be:	46b9      	mov	r9, r7
 80007c0:	4680      	mov	r8, r0
 80007c2:	1ab7      	subs	r7, r6, r2
 80007c4:	4565      	cmp	r5, ip
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x3e>
 80007c8:	e09b      	b.n	8000902 <__aeabi_dadd+0x176>
 80007ca:	2f00      	cmp	r7, #0
 80007cc:	dc00      	bgt.n	80007d0 <__aeabi_dadd+0x44>
 80007ce:	e084      	b.n	80008da <__aeabi_dadd+0x14e>
 80007d0:	2a00      	cmp	r2, #0
 80007d2:	d100      	bne.n	80007d6 <__aeabi_dadd+0x4a>
 80007d4:	e0be      	b.n	8000954 <__aeabi_dadd+0x1c8>
 80007d6:	4ac8      	ldr	r2, [pc, #800]	; (8000af8 <__aeabi_dadd+0x36c>)
 80007d8:	4296      	cmp	r6, r2
 80007da:	d100      	bne.n	80007de <__aeabi_dadd+0x52>
 80007dc:	e124      	b.n	8000a28 <__aeabi_dadd+0x29c>
 80007de:	2280      	movs	r2, #128	; 0x80
 80007e0:	464c      	mov	r4, r9
 80007e2:	0412      	lsls	r2, r2, #16
 80007e4:	4314      	orrs	r4, r2
 80007e6:	46a1      	mov	r9, r4
 80007e8:	2f38      	cmp	r7, #56	; 0x38
 80007ea:	dd00      	ble.n	80007ee <__aeabi_dadd+0x62>
 80007ec:	e167      	b.n	8000abe <__aeabi_dadd+0x332>
 80007ee:	2f1f      	cmp	r7, #31
 80007f0:	dd00      	ble.n	80007f4 <__aeabi_dadd+0x68>
 80007f2:	e1d6      	b.n	8000ba2 <__aeabi_dadd+0x416>
 80007f4:	2220      	movs	r2, #32
 80007f6:	464c      	mov	r4, r9
 80007f8:	1bd2      	subs	r2, r2, r7
 80007fa:	4094      	lsls	r4, r2
 80007fc:	46a2      	mov	sl, r4
 80007fe:	4644      	mov	r4, r8
 8000800:	40fc      	lsrs	r4, r7
 8000802:	0020      	movs	r0, r4
 8000804:	4654      	mov	r4, sl
 8000806:	4304      	orrs	r4, r0
 8000808:	4640      	mov	r0, r8
 800080a:	4090      	lsls	r0, r2
 800080c:	1e42      	subs	r2, r0, #1
 800080e:	4190      	sbcs	r0, r2
 8000810:	464a      	mov	r2, r9
 8000812:	40fa      	lsrs	r2, r7
 8000814:	4304      	orrs	r4, r0
 8000816:	1a89      	subs	r1, r1, r2
 8000818:	1b1c      	subs	r4, r3, r4
 800081a:	42a3      	cmp	r3, r4
 800081c:	4192      	sbcs	r2, r2
 800081e:	4252      	negs	r2, r2
 8000820:	1a8b      	subs	r3, r1, r2
 8000822:	469a      	mov	sl, r3
 8000824:	4653      	mov	r3, sl
 8000826:	021b      	lsls	r3, r3, #8
 8000828:	d400      	bmi.n	800082c <__aeabi_dadd+0xa0>
 800082a:	e0d4      	b.n	80009d6 <__aeabi_dadd+0x24a>
 800082c:	4653      	mov	r3, sl
 800082e:	025a      	lsls	r2, r3, #9
 8000830:	0a53      	lsrs	r3, r2, #9
 8000832:	469a      	mov	sl, r3
 8000834:	4653      	mov	r3, sl
 8000836:	2b00      	cmp	r3, #0
 8000838:	d100      	bne.n	800083c <__aeabi_dadd+0xb0>
 800083a:	e104      	b.n	8000a46 <__aeabi_dadd+0x2ba>
 800083c:	4650      	mov	r0, sl
 800083e:	f001 fded 	bl	800241c <__clzsi2>
 8000842:	0003      	movs	r3, r0
 8000844:	3b08      	subs	r3, #8
 8000846:	2220      	movs	r2, #32
 8000848:	0020      	movs	r0, r4
 800084a:	1ad2      	subs	r2, r2, r3
 800084c:	4651      	mov	r1, sl
 800084e:	40d0      	lsrs	r0, r2
 8000850:	4099      	lsls	r1, r3
 8000852:	0002      	movs	r2, r0
 8000854:	409c      	lsls	r4, r3
 8000856:	430a      	orrs	r2, r1
 8000858:	42b3      	cmp	r3, r6
 800085a:	da00      	bge.n	800085e <__aeabi_dadd+0xd2>
 800085c:	e102      	b.n	8000a64 <__aeabi_dadd+0x2d8>
 800085e:	1b9b      	subs	r3, r3, r6
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	291f      	cmp	r1, #31
 8000864:	dd00      	ble.n	8000868 <__aeabi_dadd+0xdc>
 8000866:	e0a7      	b.n	80009b8 <__aeabi_dadd+0x22c>
 8000868:	2320      	movs	r3, #32
 800086a:	0010      	movs	r0, r2
 800086c:	0026      	movs	r6, r4
 800086e:	1a5b      	subs	r3, r3, r1
 8000870:	409c      	lsls	r4, r3
 8000872:	4098      	lsls	r0, r3
 8000874:	40ce      	lsrs	r6, r1
 8000876:	40ca      	lsrs	r2, r1
 8000878:	1e63      	subs	r3, r4, #1
 800087a:	419c      	sbcs	r4, r3
 800087c:	4330      	orrs	r0, r6
 800087e:	4692      	mov	sl, r2
 8000880:	2600      	movs	r6, #0
 8000882:	4304      	orrs	r4, r0
 8000884:	0763      	lsls	r3, r4, #29
 8000886:	d009      	beq.n	800089c <__aeabi_dadd+0x110>
 8000888:	230f      	movs	r3, #15
 800088a:	4023      	ands	r3, r4
 800088c:	2b04      	cmp	r3, #4
 800088e:	d005      	beq.n	800089c <__aeabi_dadd+0x110>
 8000890:	1d23      	adds	r3, r4, #4
 8000892:	42a3      	cmp	r3, r4
 8000894:	41a4      	sbcs	r4, r4
 8000896:	4264      	negs	r4, r4
 8000898:	44a2      	add	sl, r4
 800089a:	001c      	movs	r4, r3
 800089c:	4653      	mov	r3, sl
 800089e:	021b      	lsls	r3, r3, #8
 80008a0:	d400      	bmi.n	80008a4 <__aeabi_dadd+0x118>
 80008a2:	e09b      	b.n	80009dc <__aeabi_dadd+0x250>
 80008a4:	4b94      	ldr	r3, [pc, #592]	; (8000af8 <__aeabi_dadd+0x36c>)
 80008a6:	3601      	adds	r6, #1
 80008a8:	429e      	cmp	r6, r3
 80008aa:	d100      	bne.n	80008ae <__aeabi_dadd+0x122>
 80008ac:	e0b8      	b.n	8000a20 <__aeabi_dadd+0x294>
 80008ae:	4653      	mov	r3, sl
 80008b0:	4992      	ldr	r1, [pc, #584]	; (8000afc <__aeabi_dadd+0x370>)
 80008b2:	08e4      	lsrs	r4, r4, #3
 80008b4:	400b      	ands	r3, r1
 80008b6:	0019      	movs	r1, r3
 80008b8:	075b      	lsls	r3, r3, #29
 80008ba:	4323      	orrs	r3, r4
 80008bc:	0572      	lsls	r2, r6, #21
 80008be:	024c      	lsls	r4, r1, #9
 80008c0:	0b24      	lsrs	r4, r4, #12
 80008c2:	0d52      	lsrs	r2, r2, #21
 80008c4:	0512      	lsls	r2, r2, #20
 80008c6:	07ed      	lsls	r5, r5, #31
 80008c8:	4322      	orrs	r2, r4
 80008ca:	432a      	orrs	r2, r5
 80008cc:	0018      	movs	r0, r3
 80008ce:	0011      	movs	r1, r2
 80008d0:	bce0      	pop	{r5, r6, r7}
 80008d2:	46ba      	mov	sl, r7
 80008d4:	46b1      	mov	r9, r6
 80008d6:	46a8      	mov	r8, r5
 80008d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008da:	2f00      	cmp	r7, #0
 80008dc:	d048      	beq.n	8000970 <__aeabi_dadd+0x1e4>
 80008de:	1b97      	subs	r7, r2, r6
 80008e0:	2e00      	cmp	r6, #0
 80008e2:	d000      	beq.n	80008e6 <__aeabi_dadd+0x15a>
 80008e4:	e10e      	b.n	8000b04 <__aeabi_dadd+0x378>
 80008e6:	000c      	movs	r4, r1
 80008e8:	431c      	orrs	r4, r3
 80008ea:	d100      	bne.n	80008ee <__aeabi_dadd+0x162>
 80008ec:	e1b7      	b.n	8000c5e <__aeabi_dadd+0x4d2>
 80008ee:	1e7c      	subs	r4, r7, #1
 80008f0:	2f01      	cmp	r7, #1
 80008f2:	d100      	bne.n	80008f6 <__aeabi_dadd+0x16a>
 80008f4:	e226      	b.n	8000d44 <__aeabi_dadd+0x5b8>
 80008f6:	4d80      	ldr	r5, [pc, #512]	; (8000af8 <__aeabi_dadd+0x36c>)
 80008f8:	42af      	cmp	r7, r5
 80008fa:	d100      	bne.n	80008fe <__aeabi_dadd+0x172>
 80008fc:	e1d5      	b.n	8000caa <__aeabi_dadd+0x51e>
 80008fe:	0027      	movs	r7, r4
 8000900:	e107      	b.n	8000b12 <__aeabi_dadd+0x386>
 8000902:	2f00      	cmp	r7, #0
 8000904:	dc00      	bgt.n	8000908 <__aeabi_dadd+0x17c>
 8000906:	e0b2      	b.n	8000a6e <__aeabi_dadd+0x2e2>
 8000908:	2a00      	cmp	r2, #0
 800090a:	d047      	beq.n	800099c <__aeabi_dadd+0x210>
 800090c:	4a7a      	ldr	r2, [pc, #488]	; (8000af8 <__aeabi_dadd+0x36c>)
 800090e:	4296      	cmp	r6, r2
 8000910:	d100      	bne.n	8000914 <__aeabi_dadd+0x188>
 8000912:	e089      	b.n	8000a28 <__aeabi_dadd+0x29c>
 8000914:	2280      	movs	r2, #128	; 0x80
 8000916:	464c      	mov	r4, r9
 8000918:	0412      	lsls	r2, r2, #16
 800091a:	4314      	orrs	r4, r2
 800091c:	46a1      	mov	r9, r4
 800091e:	2f38      	cmp	r7, #56	; 0x38
 8000920:	dc6b      	bgt.n	80009fa <__aeabi_dadd+0x26e>
 8000922:	2f1f      	cmp	r7, #31
 8000924:	dc00      	bgt.n	8000928 <__aeabi_dadd+0x19c>
 8000926:	e16e      	b.n	8000c06 <__aeabi_dadd+0x47a>
 8000928:	003a      	movs	r2, r7
 800092a:	4648      	mov	r0, r9
 800092c:	3a20      	subs	r2, #32
 800092e:	40d0      	lsrs	r0, r2
 8000930:	4684      	mov	ip, r0
 8000932:	2f20      	cmp	r7, #32
 8000934:	d007      	beq.n	8000946 <__aeabi_dadd+0x1ba>
 8000936:	2240      	movs	r2, #64	; 0x40
 8000938:	4648      	mov	r0, r9
 800093a:	1bd2      	subs	r2, r2, r7
 800093c:	4090      	lsls	r0, r2
 800093e:	0002      	movs	r2, r0
 8000940:	4640      	mov	r0, r8
 8000942:	4310      	orrs	r0, r2
 8000944:	4680      	mov	r8, r0
 8000946:	4640      	mov	r0, r8
 8000948:	1e42      	subs	r2, r0, #1
 800094a:	4190      	sbcs	r0, r2
 800094c:	4662      	mov	r2, ip
 800094e:	0004      	movs	r4, r0
 8000950:	4314      	orrs	r4, r2
 8000952:	e057      	b.n	8000a04 <__aeabi_dadd+0x278>
 8000954:	464a      	mov	r2, r9
 8000956:	4302      	orrs	r2, r0
 8000958:	d100      	bne.n	800095c <__aeabi_dadd+0x1d0>
 800095a:	e103      	b.n	8000b64 <__aeabi_dadd+0x3d8>
 800095c:	1e7a      	subs	r2, r7, #1
 800095e:	2f01      	cmp	r7, #1
 8000960:	d100      	bne.n	8000964 <__aeabi_dadd+0x1d8>
 8000962:	e193      	b.n	8000c8c <__aeabi_dadd+0x500>
 8000964:	4c64      	ldr	r4, [pc, #400]	; (8000af8 <__aeabi_dadd+0x36c>)
 8000966:	42a7      	cmp	r7, r4
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x1e0>
 800096a:	e18a      	b.n	8000c82 <__aeabi_dadd+0x4f6>
 800096c:	0017      	movs	r7, r2
 800096e:	e73b      	b.n	80007e8 <__aeabi_dadd+0x5c>
 8000970:	4c63      	ldr	r4, [pc, #396]	; (8000b00 <__aeabi_dadd+0x374>)
 8000972:	1c72      	adds	r2, r6, #1
 8000974:	4222      	tst	r2, r4
 8000976:	d000      	beq.n	800097a <__aeabi_dadd+0x1ee>
 8000978:	e0e0      	b.n	8000b3c <__aeabi_dadd+0x3b0>
 800097a:	000a      	movs	r2, r1
 800097c:	431a      	orrs	r2, r3
 800097e:	2e00      	cmp	r6, #0
 8000980:	d000      	beq.n	8000984 <__aeabi_dadd+0x1f8>
 8000982:	e174      	b.n	8000c6e <__aeabi_dadd+0x4e2>
 8000984:	2a00      	cmp	r2, #0
 8000986:	d100      	bne.n	800098a <__aeabi_dadd+0x1fe>
 8000988:	e1d0      	b.n	8000d2c <__aeabi_dadd+0x5a0>
 800098a:	464a      	mov	r2, r9
 800098c:	4302      	orrs	r2, r0
 800098e:	d000      	beq.n	8000992 <__aeabi_dadd+0x206>
 8000990:	e1e3      	b.n	8000d5a <__aeabi_dadd+0x5ce>
 8000992:	074a      	lsls	r2, r1, #29
 8000994:	08db      	lsrs	r3, r3, #3
 8000996:	4313      	orrs	r3, r2
 8000998:	08c9      	lsrs	r1, r1, #3
 800099a:	e029      	b.n	80009f0 <__aeabi_dadd+0x264>
 800099c:	464a      	mov	r2, r9
 800099e:	4302      	orrs	r2, r0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_dadd+0x218>
 80009a2:	e17d      	b.n	8000ca0 <__aeabi_dadd+0x514>
 80009a4:	1e7a      	subs	r2, r7, #1
 80009a6:	2f01      	cmp	r7, #1
 80009a8:	d100      	bne.n	80009ac <__aeabi_dadd+0x220>
 80009aa:	e0e0      	b.n	8000b6e <__aeabi_dadd+0x3e2>
 80009ac:	4c52      	ldr	r4, [pc, #328]	; (8000af8 <__aeabi_dadd+0x36c>)
 80009ae:	42a7      	cmp	r7, r4
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dadd+0x228>
 80009b2:	e166      	b.n	8000c82 <__aeabi_dadd+0x4f6>
 80009b4:	0017      	movs	r7, r2
 80009b6:	e7b2      	b.n	800091e <__aeabi_dadd+0x192>
 80009b8:	0010      	movs	r0, r2
 80009ba:	3b1f      	subs	r3, #31
 80009bc:	40d8      	lsrs	r0, r3
 80009be:	2920      	cmp	r1, #32
 80009c0:	d003      	beq.n	80009ca <__aeabi_dadd+0x23e>
 80009c2:	2340      	movs	r3, #64	; 0x40
 80009c4:	1a5b      	subs	r3, r3, r1
 80009c6:	409a      	lsls	r2, r3
 80009c8:	4314      	orrs	r4, r2
 80009ca:	1e63      	subs	r3, r4, #1
 80009cc:	419c      	sbcs	r4, r3
 80009ce:	2300      	movs	r3, #0
 80009d0:	2600      	movs	r6, #0
 80009d2:	469a      	mov	sl, r3
 80009d4:	4304      	orrs	r4, r0
 80009d6:	0763      	lsls	r3, r4, #29
 80009d8:	d000      	beq.n	80009dc <__aeabi_dadd+0x250>
 80009da:	e755      	b.n	8000888 <__aeabi_dadd+0xfc>
 80009dc:	4652      	mov	r2, sl
 80009de:	08e3      	lsrs	r3, r4, #3
 80009e0:	0752      	lsls	r2, r2, #29
 80009e2:	4313      	orrs	r3, r2
 80009e4:	4652      	mov	r2, sl
 80009e6:	0037      	movs	r7, r6
 80009e8:	08d1      	lsrs	r1, r2, #3
 80009ea:	4a43      	ldr	r2, [pc, #268]	; (8000af8 <__aeabi_dadd+0x36c>)
 80009ec:	4297      	cmp	r7, r2
 80009ee:	d01f      	beq.n	8000a30 <__aeabi_dadd+0x2a4>
 80009f0:	0309      	lsls	r1, r1, #12
 80009f2:	057a      	lsls	r2, r7, #21
 80009f4:	0b0c      	lsrs	r4, r1, #12
 80009f6:	0d52      	lsrs	r2, r2, #21
 80009f8:	e764      	b.n	80008c4 <__aeabi_dadd+0x138>
 80009fa:	4642      	mov	r2, r8
 80009fc:	464c      	mov	r4, r9
 80009fe:	4314      	orrs	r4, r2
 8000a00:	1e62      	subs	r2, r4, #1
 8000a02:	4194      	sbcs	r4, r2
 8000a04:	18e4      	adds	r4, r4, r3
 8000a06:	429c      	cmp	r4, r3
 8000a08:	4192      	sbcs	r2, r2
 8000a0a:	4252      	negs	r2, r2
 8000a0c:	4692      	mov	sl, r2
 8000a0e:	448a      	add	sl, r1
 8000a10:	4653      	mov	r3, sl
 8000a12:	021b      	lsls	r3, r3, #8
 8000a14:	d5df      	bpl.n	80009d6 <__aeabi_dadd+0x24a>
 8000a16:	4b38      	ldr	r3, [pc, #224]	; (8000af8 <__aeabi_dadd+0x36c>)
 8000a18:	3601      	adds	r6, #1
 8000a1a:	429e      	cmp	r6, r3
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_dadd+0x294>
 8000a1e:	e0b3      	b.n	8000b88 <__aeabi_dadd+0x3fc>
 8000a20:	0032      	movs	r2, r6
 8000a22:	2400      	movs	r4, #0
 8000a24:	2300      	movs	r3, #0
 8000a26:	e74d      	b.n	80008c4 <__aeabi_dadd+0x138>
 8000a28:	074a      	lsls	r2, r1, #29
 8000a2a:	08db      	lsrs	r3, r3, #3
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	08c9      	lsrs	r1, r1, #3
 8000a30:	001a      	movs	r2, r3
 8000a32:	430a      	orrs	r2, r1
 8000a34:	d100      	bne.n	8000a38 <__aeabi_dadd+0x2ac>
 8000a36:	e200      	b.n	8000e3a <__aeabi_dadd+0x6ae>
 8000a38:	2480      	movs	r4, #128	; 0x80
 8000a3a:	0324      	lsls	r4, r4, #12
 8000a3c:	430c      	orrs	r4, r1
 8000a3e:	0324      	lsls	r4, r4, #12
 8000a40:	4a2d      	ldr	r2, [pc, #180]	; (8000af8 <__aeabi_dadd+0x36c>)
 8000a42:	0b24      	lsrs	r4, r4, #12
 8000a44:	e73e      	b.n	80008c4 <__aeabi_dadd+0x138>
 8000a46:	0020      	movs	r0, r4
 8000a48:	f001 fce8 	bl	800241c <__clzsi2>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	3318      	adds	r3, #24
 8000a50:	2b1f      	cmp	r3, #31
 8000a52:	dc00      	bgt.n	8000a56 <__aeabi_dadd+0x2ca>
 8000a54:	e6f7      	b.n	8000846 <__aeabi_dadd+0xba>
 8000a56:	0022      	movs	r2, r4
 8000a58:	3808      	subs	r0, #8
 8000a5a:	4082      	lsls	r2, r0
 8000a5c:	2400      	movs	r4, #0
 8000a5e:	42b3      	cmp	r3, r6
 8000a60:	db00      	blt.n	8000a64 <__aeabi_dadd+0x2d8>
 8000a62:	e6fc      	b.n	800085e <__aeabi_dadd+0xd2>
 8000a64:	1af6      	subs	r6, r6, r3
 8000a66:	4b25      	ldr	r3, [pc, #148]	; (8000afc <__aeabi_dadd+0x370>)
 8000a68:	401a      	ands	r2, r3
 8000a6a:	4692      	mov	sl, r2
 8000a6c:	e70a      	b.n	8000884 <__aeabi_dadd+0xf8>
 8000a6e:	2f00      	cmp	r7, #0
 8000a70:	d02b      	beq.n	8000aca <__aeabi_dadd+0x33e>
 8000a72:	1b97      	subs	r7, r2, r6
 8000a74:	2e00      	cmp	r6, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x2ee>
 8000a78:	e0b8      	b.n	8000bec <__aeabi_dadd+0x460>
 8000a7a:	4c1f      	ldr	r4, [pc, #124]	; (8000af8 <__aeabi_dadd+0x36c>)
 8000a7c:	42a2      	cmp	r2, r4
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_dadd+0x2f6>
 8000a80:	e11c      	b.n	8000cbc <__aeabi_dadd+0x530>
 8000a82:	2480      	movs	r4, #128	; 0x80
 8000a84:	0424      	lsls	r4, r4, #16
 8000a86:	4321      	orrs	r1, r4
 8000a88:	2f38      	cmp	r7, #56	; 0x38
 8000a8a:	dd00      	ble.n	8000a8e <__aeabi_dadd+0x302>
 8000a8c:	e11e      	b.n	8000ccc <__aeabi_dadd+0x540>
 8000a8e:	2f1f      	cmp	r7, #31
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_dadd+0x308>
 8000a92:	e19e      	b.n	8000dd2 <__aeabi_dadd+0x646>
 8000a94:	2620      	movs	r6, #32
 8000a96:	000c      	movs	r4, r1
 8000a98:	1bf6      	subs	r6, r6, r7
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	40b3      	lsls	r3, r6
 8000a9e:	40b4      	lsls	r4, r6
 8000aa0:	40f8      	lsrs	r0, r7
 8000aa2:	1e5e      	subs	r6, r3, #1
 8000aa4:	41b3      	sbcs	r3, r6
 8000aa6:	40f9      	lsrs	r1, r7
 8000aa8:	4304      	orrs	r4, r0
 8000aaa:	431c      	orrs	r4, r3
 8000aac:	4489      	add	r9, r1
 8000aae:	4444      	add	r4, r8
 8000ab0:	4544      	cmp	r4, r8
 8000ab2:	419b      	sbcs	r3, r3
 8000ab4:	425b      	negs	r3, r3
 8000ab6:	444b      	add	r3, r9
 8000ab8:	469a      	mov	sl, r3
 8000aba:	0016      	movs	r6, r2
 8000abc:	e7a8      	b.n	8000a10 <__aeabi_dadd+0x284>
 8000abe:	4642      	mov	r2, r8
 8000ac0:	464c      	mov	r4, r9
 8000ac2:	4314      	orrs	r4, r2
 8000ac4:	1e62      	subs	r2, r4, #1
 8000ac6:	4194      	sbcs	r4, r2
 8000ac8:	e6a6      	b.n	8000818 <__aeabi_dadd+0x8c>
 8000aca:	4c0d      	ldr	r4, [pc, #52]	; (8000b00 <__aeabi_dadd+0x374>)
 8000acc:	1c72      	adds	r2, r6, #1
 8000ace:	4222      	tst	r2, r4
 8000ad0:	d000      	beq.n	8000ad4 <__aeabi_dadd+0x348>
 8000ad2:	e0a8      	b.n	8000c26 <__aeabi_dadd+0x49a>
 8000ad4:	000a      	movs	r2, r1
 8000ad6:	431a      	orrs	r2, r3
 8000ad8:	2e00      	cmp	r6, #0
 8000ada:	d000      	beq.n	8000ade <__aeabi_dadd+0x352>
 8000adc:	e10a      	b.n	8000cf4 <__aeabi_dadd+0x568>
 8000ade:	2a00      	cmp	r2, #0
 8000ae0:	d100      	bne.n	8000ae4 <__aeabi_dadd+0x358>
 8000ae2:	e15e      	b.n	8000da2 <__aeabi_dadd+0x616>
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	4302      	orrs	r2, r0
 8000ae8:	d000      	beq.n	8000aec <__aeabi_dadd+0x360>
 8000aea:	e161      	b.n	8000db0 <__aeabi_dadd+0x624>
 8000aec:	074a      	lsls	r2, r1, #29
 8000aee:	08db      	lsrs	r3, r3, #3
 8000af0:	4313      	orrs	r3, r2
 8000af2:	08c9      	lsrs	r1, r1, #3
 8000af4:	e77c      	b.n	80009f0 <__aeabi_dadd+0x264>
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	000007ff 	.word	0x000007ff
 8000afc:	ff7fffff 	.word	0xff7fffff
 8000b00:	000007fe 	.word	0x000007fe
 8000b04:	4ccf      	ldr	r4, [pc, #828]	; (8000e44 <__aeabi_dadd+0x6b8>)
 8000b06:	42a2      	cmp	r2, r4
 8000b08:	d100      	bne.n	8000b0c <__aeabi_dadd+0x380>
 8000b0a:	e0ce      	b.n	8000caa <__aeabi_dadd+0x51e>
 8000b0c:	2480      	movs	r4, #128	; 0x80
 8000b0e:	0424      	lsls	r4, r4, #16
 8000b10:	4321      	orrs	r1, r4
 8000b12:	2f38      	cmp	r7, #56	; 0x38
 8000b14:	dc5b      	bgt.n	8000bce <__aeabi_dadd+0x442>
 8000b16:	2f1f      	cmp	r7, #31
 8000b18:	dd00      	ble.n	8000b1c <__aeabi_dadd+0x390>
 8000b1a:	e0dc      	b.n	8000cd6 <__aeabi_dadd+0x54a>
 8000b1c:	2520      	movs	r5, #32
 8000b1e:	000c      	movs	r4, r1
 8000b20:	1bed      	subs	r5, r5, r7
 8000b22:	001e      	movs	r6, r3
 8000b24:	40ab      	lsls	r3, r5
 8000b26:	40ac      	lsls	r4, r5
 8000b28:	40fe      	lsrs	r6, r7
 8000b2a:	1e5d      	subs	r5, r3, #1
 8000b2c:	41ab      	sbcs	r3, r5
 8000b2e:	4334      	orrs	r4, r6
 8000b30:	40f9      	lsrs	r1, r7
 8000b32:	431c      	orrs	r4, r3
 8000b34:	464b      	mov	r3, r9
 8000b36:	1a5b      	subs	r3, r3, r1
 8000b38:	4699      	mov	r9, r3
 8000b3a:	e04c      	b.n	8000bd6 <__aeabi_dadd+0x44a>
 8000b3c:	464a      	mov	r2, r9
 8000b3e:	1a1c      	subs	r4, r3, r0
 8000b40:	1a88      	subs	r0, r1, r2
 8000b42:	42a3      	cmp	r3, r4
 8000b44:	4192      	sbcs	r2, r2
 8000b46:	4252      	negs	r2, r2
 8000b48:	4692      	mov	sl, r2
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	4650      	mov	r0, sl
 8000b4e:	1a12      	subs	r2, r2, r0
 8000b50:	4692      	mov	sl, r2
 8000b52:	0212      	lsls	r2, r2, #8
 8000b54:	d478      	bmi.n	8000c48 <__aeabi_dadd+0x4bc>
 8000b56:	4653      	mov	r3, sl
 8000b58:	4323      	orrs	r3, r4
 8000b5a:	d000      	beq.n	8000b5e <__aeabi_dadd+0x3d2>
 8000b5c:	e66a      	b.n	8000834 <__aeabi_dadd+0xa8>
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2500      	movs	r5, #0
 8000b62:	e745      	b.n	80009f0 <__aeabi_dadd+0x264>
 8000b64:	074a      	lsls	r2, r1, #29
 8000b66:	08db      	lsrs	r3, r3, #3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	08c9      	lsrs	r1, r1, #3
 8000b6c:	e73d      	b.n	80009ea <__aeabi_dadd+0x25e>
 8000b6e:	181c      	adds	r4, r3, r0
 8000b70:	429c      	cmp	r4, r3
 8000b72:	419b      	sbcs	r3, r3
 8000b74:	4449      	add	r1, r9
 8000b76:	468a      	mov	sl, r1
 8000b78:	425b      	negs	r3, r3
 8000b7a:	449a      	add	sl, r3
 8000b7c:	4653      	mov	r3, sl
 8000b7e:	2601      	movs	r6, #1
 8000b80:	021b      	lsls	r3, r3, #8
 8000b82:	d400      	bmi.n	8000b86 <__aeabi_dadd+0x3fa>
 8000b84:	e727      	b.n	80009d6 <__aeabi_dadd+0x24a>
 8000b86:	2602      	movs	r6, #2
 8000b88:	4652      	mov	r2, sl
 8000b8a:	4baf      	ldr	r3, [pc, #700]	; (8000e48 <__aeabi_dadd+0x6bc>)
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	401a      	ands	r2, r3
 8000b90:	0013      	movs	r3, r2
 8000b92:	4021      	ands	r1, r4
 8000b94:	0862      	lsrs	r2, r4, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	07dc      	lsls	r4, r3, #31
 8000b9a:	085b      	lsrs	r3, r3, #1
 8000b9c:	469a      	mov	sl, r3
 8000b9e:	4314      	orrs	r4, r2
 8000ba0:	e670      	b.n	8000884 <__aeabi_dadd+0xf8>
 8000ba2:	003a      	movs	r2, r7
 8000ba4:	464c      	mov	r4, r9
 8000ba6:	3a20      	subs	r2, #32
 8000ba8:	40d4      	lsrs	r4, r2
 8000baa:	46a4      	mov	ip, r4
 8000bac:	2f20      	cmp	r7, #32
 8000bae:	d007      	beq.n	8000bc0 <__aeabi_dadd+0x434>
 8000bb0:	2240      	movs	r2, #64	; 0x40
 8000bb2:	4648      	mov	r0, r9
 8000bb4:	1bd2      	subs	r2, r2, r7
 8000bb6:	4090      	lsls	r0, r2
 8000bb8:	0002      	movs	r2, r0
 8000bba:	4640      	mov	r0, r8
 8000bbc:	4310      	orrs	r0, r2
 8000bbe:	4680      	mov	r8, r0
 8000bc0:	4640      	mov	r0, r8
 8000bc2:	1e42      	subs	r2, r0, #1
 8000bc4:	4190      	sbcs	r0, r2
 8000bc6:	4662      	mov	r2, ip
 8000bc8:	0004      	movs	r4, r0
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e624      	b.n	8000818 <__aeabi_dadd+0x8c>
 8000bce:	4319      	orrs	r1, r3
 8000bd0:	000c      	movs	r4, r1
 8000bd2:	1e63      	subs	r3, r4, #1
 8000bd4:	419c      	sbcs	r4, r3
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1b1c      	subs	r4, r3, r4
 8000bda:	45a0      	cmp	r8, r4
 8000bdc:	419b      	sbcs	r3, r3
 8000bde:	4649      	mov	r1, r9
 8000be0:	425b      	negs	r3, r3
 8000be2:	1acb      	subs	r3, r1, r3
 8000be4:	469a      	mov	sl, r3
 8000be6:	4665      	mov	r5, ip
 8000be8:	0016      	movs	r6, r2
 8000bea:	e61b      	b.n	8000824 <__aeabi_dadd+0x98>
 8000bec:	000c      	movs	r4, r1
 8000bee:	431c      	orrs	r4, r3
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_dadd+0x468>
 8000bf2:	e0c7      	b.n	8000d84 <__aeabi_dadd+0x5f8>
 8000bf4:	1e7c      	subs	r4, r7, #1
 8000bf6:	2f01      	cmp	r7, #1
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0x470>
 8000bfa:	e0f9      	b.n	8000df0 <__aeabi_dadd+0x664>
 8000bfc:	4e91      	ldr	r6, [pc, #580]	; (8000e44 <__aeabi_dadd+0x6b8>)
 8000bfe:	42b7      	cmp	r7, r6
 8000c00:	d05c      	beq.n	8000cbc <__aeabi_dadd+0x530>
 8000c02:	0027      	movs	r7, r4
 8000c04:	e740      	b.n	8000a88 <__aeabi_dadd+0x2fc>
 8000c06:	2220      	movs	r2, #32
 8000c08:	464c      	mov	r4, r9
 8000c0a:	4640      	mov	r0, r8
 8000c0c:	1bd2      	subs	r2, r2, r7
 8000c0e:	4094      	lsls	r4, r2
 8000c10:	40f8      	lsrs	r0, r7
 8000c12:	4304      	orrs	r4, r0
 8000c14:	4640      	mov	r0, r8
 8000c16:	4090      	lsls	r0, r2
 8000c18:	1e42      	subs	r2, r0, #1
 8000c1a:	4190      	sbcs	r0, r2
 8000c1c:	464a      	mov	r2, r9
 8000c1e:	40fa      	lsrs	r2, r7
 8000c20:	4304      	orrs	r4, r0
 8000c22:	1889      	adds	r1, r1, r2
 8000c24:	e6ee      	b.n	8000a04 <__aeabi_dadd+0x278>
 8000c26:	4c87      	ldr	r4, [pc, #540]	; (8000e44 <__aeabi_dadd+0x6b8>)
 8000c28:	42a2      	cmp	r2, r4
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_dadd+0x4a2>
 8000c2c:	e6f9      	b.n	8000a22 <__aeabi_dadd+0x296>
 8000c2e:	1818      	adds	r0, r3, r0
 8000c30:	4298      	cmp	r0, r3
 8000c32:	419b      	sbcs	r3, r3
 8000c34:	4449      	add	r1, r9
 8000c36:	425b      	negs	r3, r3
 8000c38:	18cb      	adds	r3, r1, r3
 8000c3a:	07dc      	lsls	r4, r3, #31
 8000c3c:	0840      	lsrs	r0, r0, #1
 8000c3e:	085b      	lsrs	r3, r3, #1
 8000c40:	469a      	mov	sl, r3
 8000c42:	0016      	movs	r6, r2
 8000c44:	4304      	orrs	r4, r0
 8000c46:	e6c6      	b.n	80009d6 <__aeabi_dadd+0x24a>
 8000c48:	4642      	mov	r2, r8
 8000c4a:	1ad4      	subs	r4, r2, r3
 8000c4c:	45a0      	cmp	r8, r4
 8000c4e:	4180      	sbcs	r0, r0
 8000c50:	464b      	mov	r3, r9
 8000c52:	4240      	negs	r0, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	1a0b      	subs	r3, r1, r0
 8000c58:	469a      	mov	sl, r3
 8000c5a:	4665      	mov	r5, ip
 8000c5c:	e5ea      	b.n	8000834 <__aeabi_dadd+0xa8>
 8000c5e:	464b      	mov	r3, r9
 8000c60:	464a      	mov	r2, r9
 8000c62:	08c0      	lsrs	r0, r0, #3
 8000c64:	075b      	lsls	r3, r3, #29
 8000c66:	4665      	mov	r5, ip
 8000c68:	4303      	orrs	r3, r0
 8000c6a:	08d1      	lsrs	r1, r2, #3
 8000c6c:	e6bd      	b.n	80009ea <__aeabi_dadd+0x25e>
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d000      	beq.n	8000c74 <__aeabi_dadd+0x4e8>
 8000c72:	e08e      	b.n	8000d92 <__aeabi_dadd+0x606>
 8000c74:	464b      	mov	r3, r9
 8000c76:	4303      	orrs	r3, r0
 8000c78:	d117      	bne.n	8000caa <__aeabi_dadd+0x51e>
 8000c7a:	2180      	movs	r1, #128	; 0x80
 8000c7c:	2500      	movs	r5, #0
 8000c7e:	0309      	lsls	r1, r1, #12
 8000c80:	e6da      	b.n	8000a38 <__aeabi_dadd+0x2ac>
 8000c82:	074a      	lsls	r2, r1, #29
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	4313      	orrs	r3, r2
 8000c88:	08c9      	lsrs	r1, r1, #3
 8000c8a:	e6d1      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000c8c:	1a1c      	subs	r4, r3, r0
 8000c8e:	464a      	mov	r2, r9
 8000c90:	42a3      	cmp	r3, r4
 8000c92:	419b      	sbcs	r3, r3
 8000c94:	1a89      	subs	r1, r1, r2
 8000c96:	425b      	negs	r3, r3
 8000c98:	1acb      	subs	r3, r1, r3
 8000c9a:	469a      	mov	sl, r3
 8000c9c:	2601      	movs	r6, #1
 8000c9e:	e5c1      	b.n	8000824 <__aeabi_dadd+0x98>
 8000ca0:	074a      	lsls	r2, r1, #29
 8000ca2:	08db      	lsrs	r3, r3, #3
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	08c9      	lsrs	r1, r1, #3
 8000ca8:	e69f      	b.n	80009ea <__aeabi_dadd+0x25e>
 8000caa:	4643      	mov	r3, r8
 8000cac:	08d8      	lsrs	r0, r3, #3
 8000cae:	464b      	mov	r3, r9
 8000cb0:	464a      	mov	r2, r9
 8000cb2:	075b      	lsls	r3, r3, #29
 8000cb4:	4665      	mov	r5, ip
 8000cb6:	4303      	orrs	r3, r0
 8000cb8:	08d1      	lsrs	r1, r2, #3
 8000cba:	e6b9      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000cbc:	4643      	mov	r3, r8
 8000cbe:	08d8      	lsrs	r0, r3, #3
 8000cc0:	464b      	mov	r3, r9
 8000cc2:	464a      	mov	r2, r9
 8000cc4:	075b      	lsls	r3, r3, #29
 8000cc6:	4303      	orrs	r3, r0
 8000cc8:	08d1      	lsrs	r1, r2, #3
 8000cca:	e6b1      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000ccc:	4319      	orrs	r1, r3
 8000cce:	000c      	movs	r4, r1
 8000cd0:	1e63      	subs	r3, r4, #1
 8000cd2:	419c      	sbcs	r4, r3
 8000cd4:	e6eb      	b.n	8000aae <__aeabi_dadd+0x322>
 8000cd6:	003c      	movs	r4, r7
 8000cd8:	000d      	movs	r5, r1
 8000cda:	3c20      	subs	r4, #32
 8000cdc:	40e5      	lsrs	r5, r4
 8000cde:	2f20      	cmp	r7, #32
 8000ce0:	d003      	beq.n	8000cea <__aeabi_dadd+0x55e>
 8000ce2:	2440      	movs	r4, #64	; 0x40
 8000ce4:	1be4      	subs	r4, r4, r7
 8000ce6:	40a1      	lsls	r1, r4
 8000ce8:	430b      	orrs	r3, r1
 8000cea:	001c      	movs	r4, r3
 8000cec:	1e63      	subs	r3, r4, #1
 8000cee:	419c      	sbcs	r4, r3
 8000cf0:	432c      	orrs	r4, r5
 8000cf2:	e770      	b.n	8000bd6 <__aeabi_dadd+0x44a>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	d0e1      	beq.n	8000cbc <__aeabi_dadd+0x530>
 8000cf8:	464a      	mov	r2, r9
 8000cfa:	4302      	orrs	r2, r0
 8000cfc:	d0c1      	beq.n	8000c82 <__aeabi_dadd+0x4f6>
 8000cfe:	074a      	lsls	r2, r1, #29
 8000d00:	08db      	lsrs	r3, r3, #3
 8000d02:	4313      	orrs	r3, r2
 8000d04:	2280      	movs	r2, #128	; 0x80
 8000d06:	08c9      	lsrs	r1, r1, #3
 8000d08:	0312      	lsls	r2, r2, #12
 8000d0a:	4211      	tst	r1, r2
 8000d0c:	d008      	beq.n	8000d20 <__aeabi_dadd+0x594>
 8000d0e:	4648      	mov	r0, r9
 8000d10:	08c4      	lsrs	r4, r0, #3
 8000d12:	4214      	tst	r4, r2
 8000d14:	d104      	bne.n	8000d20 <__aeabi_dadd+0x594>
 8000d16:	4643      	mov	r3, r8
 8000d18:	0021      	movs	r1, r4
 8000d1a:	08db      	lsrs	r3, r3, #3
 8000d1c:	0742      	lsls	r2, r0, #29
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	0f5a      	lsrs	r2, r3, #29
 8000d22:	00db      	lsls	r3, r3, #3
 8000d24:	0752      	lsls	r2, r2, #29
 8000d26:	08db      	lsrs	r3, r3, #3
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	e681      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000d2c:	464b      	mov	r3, r9
 8000d2e:	4303      	orrs	r3, r0
 8000d30:	d100      	bne.n	8000d34 <__aeabi_dadd+0x5a8>
 8000d32:	e714      	b.n	8000b5e <__aeabi_dadd+0x3d2>
 8000d34:	464b      	mov	r3, r9
 8000d36:	464a      	mov	r2, r9
 8000d38:	08c0      	lsrs	r0, r0, #3
 8000d3a:	075b      	lsls	r3, r3, #29
 8000d3c:	4665      	mov	r5, ip
 8000d3e:	4303      	orrs	r3, r0
 8000d40:	08d1      	lsrs	r1, r2, #3
 8000d42:	e655      	b.n	80009f0 <__aeabi_dadd+0x264>
 8000d44:	1ac4      	subs	r4, r0, r3
 8000d46:	45a0      	cmp	r8, r4
 8000d48:	4180      	sbcs	r0, r0
 8000d4a:	464b      	mov	r3, r9
 8000d4c:	4240      	negs	r0, r0
 8000d4e:	1a59      	subs	r1, r3, r1
 8000d50:	1a0b      	subs	r3, r1, r0
 8000d52:	469a      	mov	sl, r3
 8000d54:	4665      	mov	r5, ip
 8000d56:	2601      	movs	r6, #1
 8000d58:	e564      	b.n	8000824 <__aeabi_dadd+0x98>
 8000d5a:	1a1c      	subs	r4, r3, r0
 8000d5c:	464a      	mov	r2, r9
 8000d5e:	42a3      	cmp	r3, r4
 8000d60:	4180      	sbcs	r0, r0
 8000d62:	1a8a      	subs	r2, r1, r2
 8000d64:	4240      	negs	r0, r0
 8000d66:	1a12      	subs	r2, r2, r0
 8000d68:	4692      	mov	sl, r2
 8000d6a:	0212      	lsls	r2, r2, #8
 8000d6c:	d549      	bpl.n	8000e02 <__aeabi_dadd+0x676>
 8000d6e:	4642      	mov	r2, r8
 8000d70:	1ad4      	subs	r4, r2, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	e57f      	b.n	8000884 <__aeabi_dadd+0xf8>
 8000d84:	464b      	mov	r3, r9
 8000d86:	464a      	mov	r2, r9
 8000d88:	08c0      	lsrs	r0, r0, #3
 8000d8a:	075b      	lsls	r3, r3, #29
 8000d8c:	4303      	orrs	r3, r0
 8000d8e:	08d1      	lsrs	r1, r2, #3
 8000d90:	e62b      	b.n	80009ea <__aeabi_dadd+0x25e>
 8000d92:	464a      	mov	r2, r9
 8000d94:	08db      	lsrs	r3, r3, #3
 8000d96:	4302      	orrs	r2, r0
 8000d98:	d138      	bne.n	8000e0c <__aeabi_dadd+0x680>
 8000d9a:	074a      	lsls	r2, r1, #29
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	08c9      	lsrs	r1, r1, #3
 8000da0:	e646      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000da2:	464b      	mov	r3, r9
 8000da4:	464a      	mov	r2, r9
 8000da6:	08c0      	lsrs	r0, r0, #3
 8000da8:	075b      	lsls	r3, r3, #29
 8000daa:	4303      	orrs	r3, r0
 8000dac:	08d1      	lsrs	r1, r2, #3
 8000dae:	e61f      	b.n	80009f0 <__aeabi_dadd+0x264>
 8000db0:	181c      	adds	r4, r3, r0
 8000db2:	429c      	cmp	r4, r3
 8000db4:	419b      	sbcs	r3, r3
 8000db6:	4449      	add	r1, r9
 8000db8:	468a      	mov	sl, r1
 8000dba:	425b      	negs	r3, r3
 8000dbc:	449a      	add	sl, r3
 8000dbe:	4653      	mov	r3, sl
 8000dc0:	021b      	lsls	r3, r3, #8
 8000dc2:	d400      	bmi.n	8000dc6 <__aeabi_dadd+0x63a>
 8000dc4:	e607      	b.n	80009d6 <__aeabi_dadd+0x24a>
 8000dc6:	4652      	mov	r2, sl
 8000dc8:	4b1f      	ldr	r3, [pc, #124]	; (8000e48 <__aeabi_dadd+0x6bc>)
 8000dca:	2601      	movs	r6, #1
 8000dcc:	401a      	ands	r2, r3
 8000dce:	4692      	mov	sl, r2
 8000dd0:	e601      	b.n	80009d6 <__aeabi_dadd+0x24a>
 8000dd2:	003c      	movs	r4, r7
 8000dd4:	000e      	movs	r6, r1
 8000dd6:	3c20      	subs	r4, #32
 8000dd8:	40e6      	lsrs	r6, r4
 8000dda:	2f20      	cmp	r7, #32
 8000ddc:	d003      	beq.n	8000de6 <__aeabi_dadd+0x65a>
 8000dde:	2440      	movs	r4, #64	; 0x40
 8000de0:	1be4      	subs	r4, r4, r7
 8000de2:	40a1      	lsls	r1, r4
 8000de4:	430b      	orrs	r3, r1
 8000de6:	001c      	movs	r4, r3
 8000de8:	1e63      	subs	r3, r4, #1
 8000dea:	419c      	sbcs	r4, r3
 8000dec:	4334      	orrs	r4, r6
 8000dee:	e65e      	b.n	8000aae <__aeabi_dadd+0x322>
 8000df0:	4443      	add	r3, r8
 8000df2:	4283      	cmp	r3, r0
 8000df4:	4180      	sbcs	r0, r0
 8000df6:	4449      	add	r1, r9
 8000df8:	468a      	mov	sl, r1
 8000dfa:	4240      	negs	r0, r0
 8000dfc:	001c      	movs	r4, r3
 8000dfe:	4482      	add	sl, r0
 8000e00:	e6bc      	b.n	8000b7c <__aeabi_dadd+0x3f0>
 8000e02:	4653      	mov	r3, sl
 8000e04:	4323      	orrs	r3, r4
 8000e06:	d100      	bne.n	8000e0a <__aeabi_dadd+0x67e>
 8000e08:	e6a9      	b.n	8000b5e <__aeabi_dadd+0x3d2>
 8000e0a:	e5e4      	b.n	80009d6 <__aeabi_dadd+0x24a>
 8000e0c:	074a      	lsls	r2, r1, #29
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	2280      	movs	r2, #128	; 0x80
 8000e12:	08c9      	lsrs	r1, r1, #3
 8000e14:	0312      	lsls	r2, r2, #12
 8000e16:	4211      	tst	r1, r2
 8000e18:	d009      	beq.n	8000e2e <__aeabi_dadd+0x6a2>
 8000e1a:	4648      	mov	r0, r9
 8000e1c:	08c4      	lsrs	r4, r0, #3
 8000e1e:	4214      	tst	r4, r2
 8000e20:	d105      	bne.n	8000e2e <__aeabi_dadd+0x6a2>
 8000e22:	4643      	mov	r3, r8
 8000e24:	4665      	mov	r5, ip
 8000e26:	0021      	movs	r1, r4
 8000e28:	08db      	lsrs	r3, r3, #3
 8000e2a:	0742      	lsls	r2, r0, #29
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	0f5a      	lsrs	r2, r3, #29
 8000e30:	00db      	lsls	r3, r3, #3
 8000e32:	08db      	lsrs	r3, r3, #3
 8000e34:	0752      	lsls	r2, r2, #29
 8000e36:	4313      	orrs	r3, r2
 8000e38:	e5fa      	b.n	8000a30 <__aeabi_dadd+0x2a4>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	4a01      	ldr	r2, [pc, #4]	; (8000e44 <__aeabi_dadd+0x6b8>)
 8000e3e:	001c      	movs	r4, r3
 8000e40:	e540      	b.n	80008c4 <__aeabi_dadd+0x138>
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	000007ff 	.word	0x000007ff
 8000e48:	ff7fffff 	.word	0xff7fffff

08000e4c <__aeabi_ddiv>:
 8000e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4e:	4657      	mov	r7, sl
 8000e50:	464e      	mov	r6, r9
 8000e52:	4645      	mov	r5, r8
 8000e54:	46de      	mov	lr, fp
 8000e56:	b5e0      	push	{r5, r6, r7, lr}
 8000e58:	030c      	lsls	r4, r1, #12
 8000e5a:	001f      	movs	r7, r3
 8000e5c:	004b      	lsls	r3, r1, #1
 8000e5e:	4681      	mov	r9, r0
 8000e60:	4692      	mov	sl, r2
 8000e62:	0005      	movs	r5, r0
 8000e64:	b085      	sub	sp, #20
 8000e66:	0b24      	lsrs	r4, r4, #12
 8000e68:	0d5b      	lsrs	r3, r3, #21
 8000e6a:	0fce      	lsrs	r6, r1, #31
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0x26>
 8000e70:	e152      	b.n	8001118 <__aeabi_ddiv+0x2cc>
 8000e72:	4ad2      	ldr	r2, [pc, #840]	; (80011bc <__aeabi_ddiv+0x370>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d100      	bne.n	8000e7a <__aeabi_ddiv+0x2e>
 8000e78:	e16e      	b.n	8001158 <__aeabi_ddiv+0x30c>
 8000e7a:	0f42      	lsrs	r2, r0, #29
 8000e7c:	00e4      	lsls	r4, r4, #3
 8000e7e:	4314      	orrs	r4, r2
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	0412      	lsls	r2, r2, #16
 8000e84:	4322      	orrs	r2, r4
 8000e86:	4690      	mov	r8, r2
 8000e88:	4acd      	ldr	r2, [pc, #820]	; (80011c0 <__aeabi_ddiv+0x374>)
 8000e8a:	00c5      	lsls	r5, r0, #3
 8000e8c:	4693      	mov	fp, r2
 8000e8e:	449b      	add	fp, r3
 8000e90:	2300      	movs	r3, #0
 8000e92:	4699      	mov	r9, r3
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	033c      	lsls	r4, r7, #12
 8000e98:	007b      	lsls	r3, r7, #1
 8000e9a:	4650      	mov	r0, sl
 8000e9c:	0b24      	lsrs	r4, r4, #12
 8000e9e:	0d5b      	lsrs	r3, r3, #21
 8000ea0:	0fff      	lsrs	r7, r7, #31
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d100      	bne.n	8000ea8 <__aeabi_ddiv+0x5c>
 8000ea6:	e11a      	b.n	80010de <__aeabi_ddiv+0x292>
 8000ea8:	4ac4      	ldr	r2, [pc, #784]	; (80011bc <__aeabi_ddiv+0x370>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_ddiv+0x64>
 8000eae:	e15e      	b.n	800116e <__aeabi_ddiv+0x322>
 8000eb0:	0f42      	lsrs	r2, r0, #29
 8000eb2:	00e4      	lsls	r4, r4, #3
 8000eb4:	4322      	orrs	r2, r4
 8000eb6:	2480      	movs	r4, #128	; 0x80
 8000eb8:	0424      	lsls	r4, r4, #16
 8000eba:	4314      	orrs	r4, r2
 8000ebc:	4ac0      	ldr	r2, [pc, #768]	; (80011c0 <__aeabi_ddiv+0x374>)
 8000ebe:	00c1      	lsls	r1, r0, #3
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	465a      	mov	r2, fp
 8000ec4:	4463      	add	r3, ip
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	469b      	mov	fp, r3
 8000eca:	2000      	movs	r0, #0
 8000ecc:	0033      	movs	r3, r6
 8000ece:	407b      	eors	r3, r7
 8000ed0:	469a      	mov	sl, r3
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	d827      	bhi.n	8000f28 <__aeabi_ddiv+0xdc>
 8000ed8:	4aba      	ldr	r2, [pc, #744]	; (80011c4 <__aeabi_ddiv+0x378>)
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	58d3      	ldr	r3, [r2, r3]
 8000ede:	469f      	mov	pc, r3
 8000ee0:	46b2      	mov	sl, r6
 8000ee2:	9b00      	ldr	r3, [sp, #0]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d016      	beq.n	8000f16 <__aeabi_ddiv+0xca>
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d100      	bne.n	8000eee <__aeabi_ddiv+0xa2>
 8000eec:	e287      	b.n	80013fe <__aeabi_ddiv+0x5b2>
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d000      	beq.n	8000ef4 <__aeabi_ddiv+0xa8>
 8000ef2:	e0d5      	b.n	80010a0 <__aeabi_ddiv+0x254>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2500      	movs	r5, #0
 8000efa:	051b      	lsls	r3, r3, #20
 8000efc:	4313      	orrs	r3, r2
 8000efe:	4652      	mov	r2, sl
 8000f00:	07d2      	lsls	r2, r2, #31
 8000f02:	4313      	orrs	r3, r2
 8000f04:	0028      	movs	r0, r5
 8000f06:	0019      	movs	r1, r3
 8000f08:	b005      	add	sp, #20
 8000f0a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f0c:	46bb      	mov	fp, r7
 8000f0e:	46b2      	mov	sl, r6
 8000f10:	46a9      	mov	r9, r5
 8000f12:	46a0      	mov	r8, r4
 8000f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f16:	2200      	movs	r2, #0
 8000f18:	2500      	movs	r5, #0
 8000f1a:	4ba8      	ldr	r3, [pc, #672]	; (80011bc <__aeabi_ddiv+0x370>)
 8000f1c:	e7ed      	b.n	8000efa <__aeabi_ddiv+0xae>
 8000f1e:	46ba      	mov	sl, r7
 8000f20:	46a0      	mov	r8, r4
 8000f22:	000d      	movs	r5, r1
 8000f24:	9000      	str	r0, [sp, #0]
 8000f26:	e7dc      	b.n	8000ee2 <__aeabi_ddiv+0x96>
 8000f28:	4544      	cmp	r4, r8
 8000f2a:	d200      	bcs.n	8000f2e <__aeabi_ddiv+0xe2>
 8000f2c:	e1c4      	b.n	80012b8 <__aeabi_ddiv+0x46c>
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_ddiv+0xe6>
 8000f30:	e1bf      	b.n	80012b2 <__aeabi_ddiv+0x466>
 8000f32:	2301      	movs	r3, #1
 8000f34:	425b      	negs	r3, r3
 8000f36:	469c      	mov	ip, r3
 8000f38:	002e      	movs	r6, r5
 8000f3a:	4640      	mov	r0, r8
 8000f3c:	2500      	movs	r5, #0
 8000f3e:	44e3      	add	fp, ip
 8000f40:	0223      	lsls	r3, r4, #8
 8000f42:	0e0c      	lsrs	r4, r1, #24
 8000f44:	431c      	orrs	r4, r3
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	4699      	mov	r9, r3
 8000f4a:	0423      	lsls	r3, r4, #16
 8000f4c:	020a      	lsls	r2, r1, #8
 8000f4e:	0c1f      	lsrs	r7, r3, #16
 8000f50:	4649      	mov	r1, r9
 8000f52:	9200      	str	r2, [sp, #0]
 8000f54:	9701      	str	r7, [sp, #4]
 8000f56:	f7ff f979 	bl	800024c <__aeabi_uidivmod>
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	437a      	muls	r2, r7
 8000f5e:	040b      	lsls	r3, r1, #16
 8000f60:	0c31      	lsrs	r1, r6, #16
 8000f62:	4680      	mov	r8, r0
 8000f64:	4319      	orrs	r1, r3
 8000f66:	428a      	cmp	r2, r1
 8000f68:	d907      	bls.n	8000f7a <__aeabi_ddiv+0x12e>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	425b      	negs	r3, r3
 8000f6e:	469c      	mov	ip, r3
 8000f70:	1909      	adds	r1, r1, r4
 8000f72:	44e0      	add	r8, ip
 8000f74:	428c      	cmp	r4, r1
 8000f76:	d800      	bhi.n	8000f7a <__aeabi_ddiv+0x12e>
 8000f78:	e201      	b.n	800137e <__aeabi_ddiv+0x532>
 8000f7a:	1a88      	subs	r0, r1, r2
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	f7ff f965 	bl	800024c <__aeabi_uidivmod>
 8000f82:	9a01      	ldr	r2, [sp, #4]
 8000f84:	0436      	lsls	r6, r6, #16
 8000f86:	4342      	muls	r2, r0
 8000f88:	0409      	lsls	r1, r1, #16
 8000f8a:	0c36      	lsrs	r6, r6, #16
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	430e      	orrs	r6, r1
 8000f90:	42b2      	cmp	r2, r6
 8000f92:	d904      	bls.n	8000f9e <__aeabi_ddiv+0x152>
 8000f94:	1936      	adds	r6, r6, r4
 8000f96:	3b01      	subs	r3, #1
 8000f98:	42b4      	cmp	r4, r6
 8000f9a:	d800      	bhi.n	8000f9e <__aeabi_ddiv+0x152>
 8000f9c:	e1e9      	b.n	8001372 <__aeabi_ddiv+0x526>
 8000f9e:	1ab0      	subs	r0, r6, r2
 8000fa0:	4642      	mov	r2, r8
 8000fa2:	9e00      	ldr	r6, [sp, #0]
 8000fa4:	0412      	lsls	r2, r2, #16
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	0c33      	lsrs	r3, r6, #16
 8000faa:	001f      	movs	r7, r3
 8000fac:	0c11      	lsrs	r1, r2, #16
 8000fae:	4690      	mov	r8, r2
 8000fb0:	9302      	str	r3, [sp, #8]
 8000fb2:	0413      	lsls	r3, r2, #16
 8000fb4:	0432      	lsls	r2, r6, #16
 8000fb6:	0c16      	lsrs	r6, r2, #16
 8000fb8:	0032      	movs	r2, r6
 8000fba:	0c1b      	lsrs	r3, r3, #16
 8000fbc:	435a      	muls	r2, r3
 8000fbe:	9603      	str	r6, [sp, #12]
 8000fc0:	437b      	muls	r3, r7
 8000fc2:	434e      	muls	r6, r1
 8000fc4:	4379      	muls	r1, r7
 8000fc6:	0c17      	lsrs	r7, r2, #16
 8000fc8:	46bc      	mov	ip, r7
 8000fca:	199b      	adds	r3, r3, r6
 8000fcc:	4463      	add	r3, ip
 8000fce:	429e      	cmp	r6, r3
 8000fd0:	d903      	bls.n	8000fda <__aeabi_ddiv+0x18e>
 8000fd2:	2680      	movs	r6, #128	; 0x80
 8000fd4:	0276      	lsls	r6, r6, #9
 8000fd6:	46b4      	mov	ip, r6
 8000fd8:	4461      	add	r1, ip
 8000fda:	0c1e      	lsrs	r6, r3, #16
 8000fdc:	1871      	adds	r1, r6, r1
 8000fde:	0416      	lsls	r6, r2, #16
 8000fe0:	041b      	lsls	r3, r3, #16
 8000fe2:	0c36      	lsrs	r6, r6, #16
 8000fe4:	199e      	adds	r6, r3, r6
 8000fe6:	4288      	cmp	r0, r1
 8000fe8:	d302      	bcc.n	8000ff0 <__aeabi_ddiv+0x1a4>
 8000fea:	d112      	bne.n	8001012 <__aeabi_ddiv+0x1c6>
 8000fec:	42b5      	cmp	r5, r6
 8000fee:	d210      	bcs.n	8001012 <__aeabi_ddiv+0x1c6>
 8000ff0:	4643      	mov	r3, r8
 8000ff2:	1e5a      	subs	r2, r3, #1
 8000ff4:	9b00      	ldr	r3, [sp, #0]
 8000ff6:	469c      	mov	ip, r3
 8000ff8:	4465      	add	r5, ip
 8000ffa:	001f      	movs	r7, r3
 8000ffc:	429d      	cmp	r5, r3
 8000ffe:	419b      	sbcs	r3, r3
 8001000:	425b      	negs	r3, r3
 8001002:	191b      	adds	r3, r3, r4
 8001004:	18c0      	adds	r0, r0, r3
 8001006:	4284      	cmp	r4, r0
 8001008:	d200      	bcs.n	800100c <__aeabi_ddiv+0x1c0>
 800100a:	e19e      	b.n	800134a <__aeabi_ddiv+0x4fe>
 800100c:	d100      	bne.n	8001010 <__aeabi_ddiv+0x1c4>
 800100e:	e199      	b.n	8001344 <__aeabi_ddiv+0x4f8>
 8001010:	4690      	mov	r8, r2
 8001012:	1bae      	subs	r6, r5, r6
 8001014:	42b5      	cmp	r5, r6
 8001016:	41ad      	sbcs	r5, r5
 8001018:	1a40      	subs	r0, r0, r1
 800101a:	426d      	negs	r5, r5
 800101c:	1b40      	subs	r0, r0, r5
 800101e:	4284      	cmp	r4, r0
 8001020:	d100      	bne.n	8001024 <__aeabi_ddiv+0x1d8>
 8001022:	e1d2      	b.n	80013ca <__aeabi_ddiv+0x57e>
 8001024:	4649      	mov	r1, r9
 8001026:	f7ff f911 	bl	800024c <__aeabi_uidivmod>
 800102a:	9a01      	ldr	r2, [sp, #4]
 800102c:	040b      	lsls	r3, r1, #16
 800102e:	4342      	muls	r2, r0
 8001030:	0c31      	lsrs	r1, r6, #16
 8001032:	0005      	movs	r5, r0
 8001034:	4319      	orrs	r1, r3
 8001036:	428a      	cmp	r2, r1
 8001038:	d900      	bls.n	800103c <__aeabi_ddiv+0x1f0>
 800103a:	e16c      	b.n	8001316 <__aeabi_ddiv+0x4ca>
 800103c:	1a88      	subs	r0, r1, r2
 800103e:	4649      	mov	r1, r9
 8001040:	f7ff f904 	bl	800024c <__aeabi_uidivmod>
 8001044:	9a01      	ldr	r2, [sp, #4]
 8001046:	0436      	lsls	r6, r6, #16
 8001048:	4342      	muls	r2, r0
 800104a:	0409      	lsls	r1, r1, #16
 800104c:	0c36      	lsrs	r6, r6, #16
 800104e:	0003      	movs	r3, r0
 8001050:	430e      	orrs	r6, r1
 8001052:	42b2      	cmp	r2, r6
 8001054:	d900      	bls.n	8001058 <__aeabi_ddiv+0x20c>
 8001056:	e153      	b.n	8001300 <__aeabi_ddiv+0x4b4>
 8001058:	9803      	ldr	r0, [sp, #12]
 800105a:	1ab6      	subs	r6, r6, r2
 800105c:	0002      	movs	r2, r0
 800105e:	042d      	lsls	r5, r5, #16
 8001060:	431d      	orrs	r5, r3
 8001062:	9f02      	ldr	r7, [sp, #8]
 8001064:	042b      	lsls	r3, r5, #16
 8001066:	0c1b      	lsrs	r3, r3, #16
 8001068:	435a      	muls	r2, r3
 800106a:	437b      	muls	r3, r7
 800106c:	469c      	mov	ip, r3
 800106e:	0c29      	lsrs	r1, r5, #16
 8001070:	4348      	muls	r0, r1
 8001072:	0c13      	lsrs	r3, r2, #16
 8001074:	4484      	add	ip, r0
 8001076:	4463      	add	r3, ip
 8001078:	4379      	muls	r1, r7
 800107a:	4298      	cmp	r0, r3
 800107c:	d903      	bls.n	8001086 <__aeabi_ddiv+0x23a>
 800107e:	2080      	movs	r0, #128	; 0x80
 8001080:	0240      	lsls	r0, r0, #9
 8001082:	4684      	mov	ip, r0
 8001084:	4461      	add	r1, ip
 8001086:	0c18      	lsrs	r0, r3, #16
 8001088:	0412      	lsls	r2, r2, #16
 800108a:	041b      	lsls	r3, r3, #16
 800108c:	0c12      	lsrs	r2, r2, #16
 800108e:	1840      	adds	r0, r0, r1
 8001090:	189b      	adds	r3, r3, r2
 8001092:	4286      	cmp	r6, r0
 8001094:	d200      	bcs.n	8001098 <__aeabi_ddiv+0x24c>
 8001096:	e100      	b.n	800129a <__aeabi_ddiv+0x44e>
 8001098:	d100      	bne.n	800109c <__aeabi_ddiv+0x250>
 800109a:	e0fb      	b.n	8001294 <__aeabi_ddiv+0x448>
 800109c:	2301      	movs	r3, #1
 800109e:	431d      	orrs	r5, r3
 80010a0:	4b49      	ldr	r3, [pc, #292]	; (80011c8 <__aeabi_ddiv+0x37c>)
 80010a2:	445b      	add	r3, fp
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dc00      	bgt.n	80010aa <__aeabi_ddiv+0x25e>
 80010a8:	e0aa      	b.n	8001200 <__aeabi_ddiv+0x3b4>
 80010aa:	076a      	lsls	r2, r5, #29
 80010ac:	d000      	beq.n	80010b0 <__aeabi_ddiv+0x264>
 80010ae:	e13d      	b.n	800132c <__aeabi_ddiv+0x4e0>
 80010b0:	08e9      	lsrs	r1, r5, #3
 80010b2:	4642      	mov	r2, r8
 80010b4:	01d2      	lsls	r2, r2, #7
 80010b6:	d506      	bpl.n	80010c6 <__aeabi_ddiv+0x27a>
 80010b8:	4642      	mov	r2, r8
 80010ba:	4b44      	ldr	r3, [pc, #272]	; (80011cc <__aeabi_ddiv+0x380>)
 80010bc:	401a      	ands	r2, r3
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	4690      	mov	r8, r2
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	445b      	add	r3, fp
 80010c6:	4a42      	ldr	r2, [pc, #264]	; (80011d0 <__aeabi_ddiv+0x384>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	dd00      	ble.n	80010ce <__aeabi_ddiv+0x282>
 80010cc:	e723      	b.n	8000f16 <__aeabi_ddiv+0xca>
 80010ce:	4642      	mov	r2, r8
 80010d0:	055b      	lsls	r3, r3, #21
 80010d2:	0755      	lsls	r5, r2, #29
 80010d4:	0252      	lsls	r2, r2, #9
 80010d6:	430d      	orrs	r5, r1
 80010d8:	0b12      	lsrs	r2, r2, #12
 80010da:	0d5b      	lsrs	r3, r3, #21
 80010dc:	e70d      	b.n	8000efa <__aeabi_ddiv+0xae>
 80010de:	4651      	mov	r1, sl
 80010e0:	4321      	orrs	r1, r4
 80010e2:	d100      	bne.n	80010e6 <__aeabi_ddiv+0x29a>
 80010e4:	e07c      	b.n	80011e0 <__aeabi_ddiv+0x394>
 80010e6:	2c00      	cmp	r4, #0
 80010e8:	d100      	bne.n	80010ec <__aeabi_ddiv+0x2a0>
 80010ea:	e0fb      	b.n	80012e4 <__aeabi_ddiv+0x498>
 80010ec:	0020      	movs	r0, r4
 80010ee:	f001 f995 	bl	800241c <__clzsi2>
 80010f2:	0002      	movs	r2, r0
 80010f4:	3a0b      	subs	r2, #11
 80010f6:	231d      	movs	r3, #29
 80010f8:	1a9b      	subs	r3, r3, r2
 80010fa:	4652      	mov	r2, sl
 80010fc:	0001      	movs	r1, r0
 80010fe:	40da      	lsrs	r2, r3
 8001100:	4653      	mov	r3, sl
 8001102:	3908      	subs	r1, #8
 8001104:	408b      	lsls	r3, r1
 8001106:	408c      	lsls	r4, r1
 8001108:	0019      	movs	r1, r3
 800110a:	4314      	orrs	r4, r2
 800110c:	4b31      	ldr	r3, [pc, #196]	; (80011d4 <__aeabi_ddiv+0x388>)
 800110e:	4458      	add	r0, fp
 8001110:	469b      	mov	fp, r3
 8001112:	4483      	add	fp, r0
 8001114:	2000      	movs	r0, #0
 8001116:	e6d9      	b.n	8000ecc <__aeabi_ddiv+0x80>
 8001118:	0003      	movs	r3, r0
 800111a:	4323      	orrs	r3, r4
 800111c:	4698      	mov	r8, r3
 800111e:	d044      	beq.n	80011aa <__aeabi_ddiv+0x35e>
 8001120:	2c00      	cmp	r4, #0
 8001122:	d100      	bne.n	8001126 <__aeabi_ddiv+0x2da>
 8001124:	e0cf      	b.n	80012c6 <__aeabi_ddiv+0x47a>
 8001126:	0020      	movs	r0, r4
 8001128:	f001 f978 	bl	800241c <__clzsi2>
 800112c:	0001      	movs	r1, r0
 800112e:	0002      	movs	r2, r0
 8001130:	390b      	subs	r1, #11
 8001132:	231d      	movs	r3, #29
 8001134:	1a5b      	subs	r3, r3, r1
 8001136:	4649      	mov	r1, r9
 8001138:	0010      	movs	r0, r2
 800113a:	40d9      	lsrs	r1, r3
 800113c:	3808      	subs	r0, #8
 800113e:	4084      	lsls	r4, r0
 8001140:	000b      	movs	r3, r1
 8001142:	464d      	mov	r5, r9
 8001144:	4323      	orrs	r3, r4
 8001146:	4698      	mov	r8, r3
 8001148:	4085      	lsls	r5, r0
 800114a:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <__aeabi_ddiv+0x38c>)
 800114c:	1a9b      	subs	r3, r3, r2
 800114e:	469b      	mov	fp, r3
 8001150:	2300      	movs	r3, #0
 8001152:	4699      	mov	r9, r3
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	e69e      	b.n	8000e96 <__aeabi_ddiv+0x4a>
 8001158:	0002      	movs	r2, r0
 800115a:	4322      	orrs	r2, r4
 800115c:	4690      	mov	r8, r2
 800115e:	d11d      	bne.n	800119c <__aeabi_ddiv+0x350>
 8001160:	2208      	movs	r2, #8
 8001162:	469b      	mov	fp, r3
 8001164:	2302      	movs	r3, #2
 8001166:	2500      	movs	r5, #0
 8001168:	4691      	mov	r9, r2
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	e693      	b.n	8000e96 <__aeabi_ddiv+0x4a>
 800116e:	4651      	mov	r1, sl
 8001170:	4321      	orrs	r1, r4
 8001172:	d109      	bne.n	8001188 <__aeabi_ddiv+0x33c>
 8001174:	2302      	movs	r3, #2
 8001176:	464a      	mov	r2, r9
 8001178:	431a      	orrs	r2, r3
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <__aeabi_ddiv+0x390>)
 800117c:	4691      	mov	r9, r2
 800117e:	469c      	mov	ip, r3
 8001180:	2400      	movs	r4, #0
 8001182:	2002      	movs	r0, #2
 8001184:	44e3      	add	fp, ip
 8001186:	e6a1      	b.n	8000ecc <__aeabi_ddiv+0x80>
 8001188:	2303      	movs	r3, #3
 800118a:	464a      	mov	r2, r9
 800118c:	431a      	orrs	r2, r3
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <__aeabi_ddiv+0x390>)
 8001190:	4691      	mov	r9, r2
 8001192:	469c      	mov	ip, r3
 8001194:	4651      	mov	r1, sl
 8001196:	2003      	movs	r0, #3
 8001198:	44e3      	add	fp, ip
 800119a:	e697      	b.n	8000ecc <__aeabi_ddiv+0x80>
 800119c:	220c      	movs	r2, #12
 800119e:	469b      	mov	fp, r3
 80011a0:	2303      	movs	r3, #3
 80011a2:	46a0      	mov	r8, r4
 80011a4:	4691      	mov	r9, r2
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	e675      	b.n	8000e96 <__aeabi_ddiv+0x4a>
 80011aa:	2304      	movs	r3, #4
 80011ac:	4699      	mov	r9, r3
 80011ae:	2300      	movs	r3, #0
 80011b0:	469b      	mov	fp, r3
 80011b2:	3301      	adds	r3, #1
 80011b4:	2500      	movs	r5, #0
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	e66d      	b.n	8000e96 <__aeabi_ddiv+0x4a>
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	000007ff 	.word	0x000007ff
 80011c0:	fffffc01 	.word	0xfffffc01
 80011c4:	080107a8 	.word	0x080107a8
 80011c8:	000003ff 	.word	0x000003ff
 80011cc:	feffffff 	.word	0xfeffffff
 80011d0:	000007fe 	.word	0x000007fe
 80011d4:	000003f3 	.word	0x000003f3
 80011d8:	fffffc0d 	.word	0xfffffc0d
 80011dc:	fffff801 	.word	0xfffff801
 80011e0:	464a      	mov	r2, r9
 80011e2:	2301      	movs	r3, #1
 80011e4:	431a      	orrs	r2, r3
 80011e6:	4691      	mov	r9, r2
 80011e8:	2400      	movs	r4, #0
 80011ea:	2001      	movs	r0, #1
 80011ec:	e66e      	b.n	8000ecc <__aeabi_ddiv+0x80>
 80011ee:	2300      	movs	r3, #0
 80011f0:	2280      	movs	r2, #128	; 0x80
 80011f2:	469a      	mov	sl, r3
 80011f4:	2500      	movs	r5, #0
 80011f6:	4b88      	ldr	r3, [pc, #544]	; (8001418 <__aeabi_ddiv+0x5cc>)
 80011f8:	0312      	lsls	r2, r2, #12
 80011fa:	e67e      	b.n	8000efa <__aeabi_ddiv+0xae>
 80011fc:	2501      	movs	r5, #1
 80011fe:	426d      	negs	r5, r5
 8001200:	2201      	movs	r2, #1
 8001202:	1ad2      	subs	r2, r2, r3
 8001204:	2a38      	cmp	r2, #56	; 0x38
 8001206:	dd00      	ble.n	800120a <__aeabi_ddiv+0x3be>
 8001208:	e674      	b.n	8000ef4 <__aeabi_ddiv+0xa8>
 800120a:	2a1f      	cmp	r2, #31
 800120c:	dc00      	bgt.n	8001210 <__aeabi_ddiv+0x3c4>
 800120e:	e0bd      	b.n	800138c <__aeabi_ddiv+0x540>
 8001210:	211f      	movs	r1, #31
 8001212:	4249      	negs	r1, r1
 8001214:	1acb      	subs	r3, r1, r3
 8001216:	4641      	mov	r1, r8
 8001218:	40d9      	lsrs	r1, r3
 800121a:	000b      	movs	r3, r1
 800121c:	2a20      	cmp	r2, #32
 800121e:	d004      	beq.n	800122a <__aeabi_ddiv+0x3de>
 8001220:	4641      	mov	r1, r8
 8001222:	4a7e      	ldr	r2, [pc, #504]	; (800141c <__aeabi_ddiv+0x5d0>)
 8001224:	445a      	add	r2, fp
 8001226:	4091      	lsls	r1, r2
 8001228:	430d      	orrs	r5, r1
 800122a:	0029      	movs	r1, r5
 800122c:	1e4a      	subs	r2, r1, #1
 800122e:	4191      	sbcs	r1, r2
 8001230:	4319      	orrs	r1, r3
 8001232:	2307      	movs	r3, #7
 8001234:	001d      	movs	r5, r3
 8001236:	2200      	movs	r2, #0
 8001238:	400d      	ands	r5, r1
 800123a:	420b      	tst	r3, r1
 800123c:	d100      	bne.n	8001240 <__aeabi_ddiv+0x3f4>
 800123e:	e0d0      	b.n	80013e2 <__aeabi_ddiv+0x596>
 8001240:	220f      	movs	r2, #15
 8001242:	2300      	movs	r3, #0
 8001244:	400a      	ands	r2, r1
 8001246:	2a04      	cmp	r2, #4
 8001248:	d100      	bne.n	800124c <__aeabi_ddiv+0x400>
 800124a:	e0c7      	b.n	80013dc <__aeabi_ddiv+0x590>
 800124c:	1d0a      	adds	r2, r1, #4
 800124e:	428a      	cmp	r2, r1
 8001250:	4189      	sbcs	r1, r1
 8001252:	4249      	negs	r1, r1
 8001254:	185b      	adds	r3, r3, r1
 8001256:	0011      	movs	r1, r2
 8001258:	021a      	lsls	r2, r3, #8
 800125a:	d400      	bmi.n	800125e <__aeabi_ddiv+0x412>
 800125c:	e0be      	b.n	80013dc <__aeabi_ddiv+0x590>
 800125e:	2301      	movs	r3, #1
 8001260:	2200      	movs	r2, #0
 8001262:	2500      	movs	r5, #0
 8001264:	e649      	b.n	8000efa <__aeabi_ddiv+0xae>
 8001266:	2280      	movs	r2, #128	; 0x80
 8001268:	4643      	mov	r3, r8
 800126a:	0312      	lsls	r2, r2, #12
 800126c:	4213      	tst	r3, r2
 800126e:	d008      	beq.n	8001282 <__aeabi_ddiv+0x436>
 8001270:	4214      	tst	r4, r2
 8001272:	d106      	bne.n	8001282 <__aeabi_ddiv+0x436>
 8001274:	4322      	orrs	r2, r4
 8001276:	0312      	lsls	r2, r2, #12
 8001278:	46ba      	mov	sl, r7
 800127a:	000d      	movs	r5, r1
 800127c:	4b66      	ldr	r3, [pc, #408]	; (8001418 <__aeabi_ddiv+0x5cc>)
 800127e:	0b12      	lsrs	r2, r2, #12
 8001280:	e63b      	b.n	8000efa <__aeabi_ddiv+0xae>
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	4643      	mov	r3, r8
 8001286:	0312      	lsls	r2, r2, #12
 8001288:	431a      	orrs	r2, r3
 800128a:	0312      	lsls	r2, r2, #12
 800128c:	46b2      	mov	sl, r6
 800128e:	4b62      	ldr	r3, [pc, #392]	; (8001418 <__aeabi_ddiv+0x5cc>)
 8001290:	0b12      	lsrs	r2, r2, #12
 8001292:	e632      	b.n	8000efa <__aeabi_ddiv+0xae>
 8001294:	2b00      	cmp	r3, #0
 8001296:	d100      	bne.n	800129a <__aeabi_ddiv+0x44e>
 8001298:	e702      	b.n	80010a0 <__aeabi_ddiv+0x254>
 800129a:	19a6      	adds	r6, r4, r6
 800129c:	1e6a      	subs	r2, r5, #1
 800129e:	42a6      	cmp	r6, r4
 80012a0:	d200      	bcs.n	80012a4 <__aeabi_ddiv+0x458>
 80012a2:	e089      	b.n	80013b8 <__aeabi_ddiv+0x56c>
 80012a4:	4286      	cmp	r6, r0
 80012a6:	d200      	bcs.n	80012aa <__aeabi_ddiv+0x45e>
 80012a8:	e09f      	b.n	80013ea <__aeabi_ddiv+0x59e>
 80012aa:	d100      	bne.n	80012ae <__aeabi_ddiv+0x462>
 80012ac:	e0af      	b.n	800140e <__aeabi_ddiv+0x5c2>
 80012ae:	0015      	movs	r5, r2
 80012b0:	e6f4      	b.n	800109c <__aeabi_ddiv+0x250>
 80012b2:	42a9      	cmp	r1, r5
 80012b4:	d900      	bls.n	80012b8 <__aeabi_ddiv+0x46c>
 80012b6:	e63c      	b.n	8000f32 <__aeabi_ddiv+0xe6>
 80012b8:	4643      	mov	r3, r8
 80012ba:	07de      	lsls	r6, r3, #31
 80012bc:	0858      	lsrs	r0, r3, #1
 80012be:	086b      	lsrs	r3, r5, #1
 80012c0:	431e      	orrs	r6, r3
 80012c2:	07ed      	lsls	r5, r5, #31
 80012c4:	e63c      	b.n	8000f40 <__aeabi_ddiv+0xf4>
 80012c6:	f001 f8a9 	bl	800241c <__clzsi2>
 80012ca:	0001      	movs	r1, r0
 80012cc:	0002      	movs	r2, r0
 80012ce:	3115      	adds	r1, #21
 80012d0:	3220      	adds	r2, #32
 80012d2:	291c      	cmp	r1, #28
 80012d4:	dc00      	bgt.n	80012d8 <__aeabi_ddiv+0x48c>
 80012d6:	e72c      	b.n	8001132 <__aeabi_ddiv+0x2e6>
 80012d8:	464b      	mov	r3, r9
 80012da:	3808      	subs	r0, #8
 80012dc:	4083      	lsls	r3, r0
 80012de:	2500      	movs	r5, #0
 80012e0:	4698      	mov	r8, r3
 80012e2:	e732      	b.n	800114a <__aeabi_ddiv+0x2fe>
 80012e4:	f001 f89a 	bl	800241c <__clzsi2>
 80012e8:	0003      	movs	r3, r0
 80012ea:	001a      	movs	r2, r3
 80012ec:	3215      	adds	r2, #21
 80012ee:	3020      	adds	r0, #32
 80012f0:	2a1c      	cmp	r2, #28
 80012f2:	dc00      	bgt.n	80012f6 <__aeabi_ddiv+0x4aa>
 80012f4:	e6ff      	b.n	80010f6 <__aeabi_ddiv+0x2aa>
 80012f6:	4654      	mov	r4, sl
 80012f8:	3b08      	subs	r3, #8
 80012fa:	2100      	movs	r1, #0
 80012fc:	409c      	lsls	r4, r3
 80012fe:	e705      	b.n	800110c <__aeabi_ddiv+0x2c0>
 8001300:	1936      	adds	r6, r6, r4
 8001302:	3b01      	subs	r3, #1
 8001304:	42b4      	cmp	r4, r6
 8001306:	d900      	bls.n	800130a <__aeabi_ddiv+0x4be>
 8001308:	e6a6      	b.n	8001058 <__aeabi_ddiv+0x20c>
 800130a:	42b2      	cmp	r2, r6
 800130c:	d800      	bhi.n	8001310 <__aeabi_ddiv+0x4c4>
 800130e:	e6a3      	b.n	8001058 <__aeabi_ddiv+0x20c>
 8001310:	1e83      	subs	r3, r0, #2
 8001312:	1936      	adds	r6, r6, r4
 8001314:	e6a0      	b.n	8001058 <__aeabi_ddiv+0x20c>
 8001316:	1909      	adds	r1, r1, r4
 8001318:	3d01      	subs	r5, #1
 800131a:	428c      	cmp	r4, r1
 800131c:	d900      	bls.n	8001320 <__aeabi_ddiv+0x4d4>
 800131e:	e68d      	b.n	800103c <__aeabi_ddiv+0x1f0>
 8001320:	428a      	cmp	r2, r1
 8001322:	d800      	bhi.n	8001326 <__aeabi_ddiv+0x4da>
 8001324:	e68a      	b.n	800103c <__aeabi_ddiv+0x1f0>
 8001326:	1e85      	subs	r5, r0, #2
 8001328:	1909      	adds	r1, r1, r4
 800132a:	e687      	b.n	800103c <__aeabi_ddiv+0x1f0>
 800132c:	220f      	movs	r2, #15
 800132e:	402a      	ands	r2, r5
 8001330:	2a04      	cmp	r2, #4
 8001332:	d100      	bne.n	8001336 <__aeabi_ddiv+0x4ea>
 8001334:	e6bc      	b.n	80010b0 <__aeabi_ddiv+0x264>
 8001336:	1d29      	adds	r1, r5, #4
 8001338:	42a9      	cmp	r1, r5
 800133a:	41ad      	sbcs	r5, r5
 800133c:	426d      	negs	r5, r5
 800133e:	08c9      	lsrs	r1, r1, #3
 8001340:	44a8      	add	r8, r5
 8001342:	e6b6      	b.n	80010b2 <__aeabi_ddiv+0x266>
 8001344:	42af      	cmp	r7, r5
 8001346:	d900      	bls.n	800134a <__aeabi_ddiv+0x4fe>
 8001348:	e662      	b.n	8001010 <__aeabi_ddiv+0x1c4>
 800134a:	4281      	cmp	r1, r0
 800134c:	d804      	bhi.n	8001358 <__aeabi_ddiv+0x50c>
 800134e:	d000      	beq.n	8001352 <__aeabi_ddiv+0x506>
 8001350:	e65e      	b.n	8001010 <__aeabi_ddiv+0x1c4>
 8001352:	42ae      	cmp	r6, r5
 8001354:	d800      	bhi.n	8001358 <__aeabi_ddiv+0x50c>
 8001356:	e65b      	b.n	8001010 <__aeabi_ddiv+0x1c4>
 8001358:	2302      	movs	r3, #2
 800135a:	425b      	negs	r3, r3
 800135c:	469c      	mov	ip, r3
 800135e:	9b00      	ldr	r3, [sp, #0]
 8001360:	44e0      	add	r8, ip
 8001362:	469c      	mov	ip, r3
 8001364:	4465      	add	r5, ip
 8001366:	429d      	cmp	r5, r3
 8001368:	419b      	sbcs	r3, r3
 800136a:	425b      	negs	r3, r3
 800136c:	191b      	adds	r3, r3, r4
 800136e:	18c0      	adds	r0, r0, r3
 8001370:	e64f      	b.n	8001012 <__aeabi_ddiv+0x1c6>
 8001372:	42b2      	cmp	r2, r6
 8001374:	d800      	bhi.n	8001378 <__aeabi_ddiv+0x52c>
 8001376:	e612      	b.n	8000f9e <__aeabi_ddiv+0x152>
 8001378:	1e83      	subs	r3, r0, #2
 800137a:	1936      	adds	r6, r6, r4
 800137c:	e60f      	b.n	8000f9e <__aeabi_ddiv+0x152>
 800137e:	428a      	cmp	r2, r1
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x538>
 8001382:	e5fa      	b.n	8000f7a <__aeabi_ddiv+0x12e>
 8001384:	1e83      	subs	r3, r0, #2
 8001386:	4698      	mov	r8, r3
 8001388:	1909      	adds	r1, r1, r4
 800138a:	e5f6      	b.n	8000f7a <__aeabi_ddiv+0x12e>
 800138c:	4b24      	ldr	r3, [pc, #144]	; (8001420 <__aeabi_ddiv+0x5d4>)
 800138e:	0028      	movs	r0, r5
 8001390:	445b      	add	r3, fp
 8001392:	4641      	mov	r1, r8
 8001394:	409d      	lsls	r5, r3
 8001396:	4099      	lsls	r1, r3
 8001398:	40d0      	lsrs	r0, r2
 800139a:	1e6b      	subs	r3, r5, #1
 800139c:	419d      	sbcs	r5, r3
 800139e:	4643      	mov	r3, r8
 80013a0:	4301      	orrs	r1, r0
 80013a2:	4329      	orrs	r1, r5
 80013a4:	40d3      	lsrs	r3, r2
 80013a6:	074a      	lsls	r2, r1, #29
 80013a8:	d100      	bne.n	80013ac <__aeabi_ddiv+0x560>
 80013aa:	e755      	b.n	8001258 <__aeabi_ddiv+0x40c>
 80013ac:	220f      	movs	r2, #15
 80013ae:	400a      	ands	r2, r1
 80013b0:	2a04      	cmp	r2, #4
 80013b2:	d000      	beq.n	80013b6 <__aeabi_ddiv+0x56a>
 80013b4:	e74a      	b.n	800124c <__aeabi_ddiv+0x400>
 80013b6:	e74f      	b.n	8001258 <__aeabi_ddiv+0x40c>
 80013b8:	0015      	movs	r5, r2
 80013ba:	4286      	cmp	r6, r0
 80013bc:	d000      	beq.n	80013c0 <__aeabi_ddiv+0x574>
 80013be:	e66d      	b.n	800109c <__aeabi_ddiv+0x250>
 80013c0:	9a00      	ldr	r2, [sp, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d000      	beq.n	80013c8 <__aeabi_ddiv+0x57c>
 80013c6:	e669      	b.n	800109c <__aeabi_ddiv+0x250>
 80013c8:	e66a      	b.n	80010a0 <__aeabi_ddiv+0x254>
 80013ca:	4b16      	ldr	r3, [pc, #88]	; (8001424 <__aeabi_ddiv+0x5d8>)
 80013cc:	445b      	add	r3, fp
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	dc00      	bgt.n	80013d4 <__aeabi_ddiv+0x588>
 80013d2:	e713      	b.n	80011fc <__aeabi_ddiv+0x3b0>
 80013d4:	2501      	movs	r5, #1
 80013d6:	2100      	movs	r1, #0
 80013d8:	44a8      	add	r8, r5
 80013da:	e66a      	b.n	80010b2 <__aeabi_ddiv+0x266>
 80013dc:	075d      	lsls	r5, r3, #29
 80013de:	025b      	lsls	r3, r3, #9
 80013e0:	0b1a      	lsrs	r2, r3, #12
 80013e2:	08c9      	lsrs	r1, r1, #3
 80013e4:	2300      	movs	r3, #0
 80013e6:	430d      	orrs	r5, r1
 80013e8:	e587      	b.n	8000efa <__aeabi_ddiv+0xae>
 80013ea:	9900      	ldr	r1, [sp, #0]
 80013ec:	3d02      	subs	r5, #2
 80013ee:	004a      	lsls	r2, r1, #1
 80013f0:	428a      	cmp	r2, r1
 80013f2:	41bf      	sbcs	r7, r7
 80013f4:	427f      	negs	r7, r7
 80013f6:	193f      	adds	r7, r7, r4
 80013f8:	19f6      	adds	r6, r6, r7
 80013fa:	9200      	str	r2, [sp, #0]
 80013fc:	e7dd      	b.n	80013ba <__aeabi_ddiv+0x56e>
 80013fe:	2280      	movs	r2, #128	; 0x80
 8001400:	4643      	mov	r3, r8
 8001402:	0312      	lsls	r2, r2, #12
 8001404:	431a      	orrs	r2, r3
 8001406:	0312      	lsls	r2, r2, #12
 8001408:	4b03      	ldr	r3, [pc, #12]	; (8001418 <__aeabi_ddiv+0x5cc>)
 800140a:	0b12      	lsrs	r2, r2, #12
 800140c:	e575      	b.n	8000efa <__aeabi_ddiv+0xae>
 800140e:	9900      	ldr	r1, [sp, #0]
 8001410:	4299      	cmp	r1, r3
 8001412:	d3ea      	bcc.n	80013ea <__aeabi_ddiv+0x59e>
 8001414:	0015      	movs	r5, r2
 8001416:	e7d3      	b.n	80013c0 <__aeabi_ddiv+0x574>
 8001418:	000007ff 	.word	0x000007ff
 800141c:	0000043e 	.word	0x0000043e
 8001420:	0000041e 	.word	0x0000041e
 8001424:	000003ff 	.word	0x000003ff

08001428 <__eqdf2>:
 8001428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800142a:	464e      	mov	r6, r9
 800142c:	4645      	mov	r5, r8
 800142e:	46de      	mov	lr, fp
 8001430:	4657      	mov	r7, sl
 8001432:	4690      	mov	r8, r2
 8001434:	b5e0      	push	{r5, r6, r7, lr}
 8001436:	0017      	movs	r7, r2
 8001438:	031a      	lsls	r2, r3, #12
 800143a:	0b12      	lsrs	r2, r2, #12
 800143c:	0005      	movs	r5, r0
 800143e:	4684      	mov	ip, r0
 8001440:	4819      	ldr	r0, [pc, #100]	; (80014a8 <__eqdf2+0x80>)
 8001442:	030e      	lsls	r6, r1, #12
 8001444:	004c      	lsls	r4, r1, #1
 8001446:	4691      	mov	r9, r2
 8001448:	005a      	lsls	r2, r3, #1
 800144a:	0fdb      	lsrs	r3, r3, #31
 800144c:	469b      	mov	fp, r3
 800144e:	0b36      	lsrs	r6, r6, #12
 8001450:	0d64      	lsrs	r4, r4, #21
 8001452:	0fc9      	lsrs	r1, r1, #31
 8001454:	0d52      	lsrs	r2, r2, #21
 8001456:	4284      	cmp	r4, r0
 8001458:	d019      	beq.n	800148e <__eqdf2+0x66>
 800145a:	4282      	cmp	r2, r0
 800145c:	d010      	beq.n	8001480 <__eqdf2+0x58>
 800145e:	2001      	movs	r0, #1
 8001460:	4294      	cmp	r4, r2
 8001462:	d10e      	bne.n	8001482 <__eqdf2+0x5a>
 8001464:	454e      	cmp	r6, r9
 8001466:	d10c      	bne.n	8001482 <__eqdf2+0x5a>
 8001468:	2001      	movs	r0, #1
 800146a:	45c4      	cmp	ip, r8
 800146c:	d109      	bne.n	8001482 <__eqdf2+0x5a>
 800146e:	4559      	cmp	r1, fp
 8001470:	d017      	beq.n	80014a2 <__eqdf2+0x7a>
 8001472:	2c00      	cmp	r4, #0
 8001474:	d105      	bne.n	8001482 <__eqdf2+0x5a>
 8001476:	0030      	movs	r0, r6
 8001478:	4328      	orrs	r0, r5
 800147a:	1e43      	subs	r3, r0, #1
 800147c:	4198      	sbcs	r0, r3
 800147e:	e000      	b.n	8001482 <__eqdf2+0x5a>
 8001480:	2001      	movs	r0, #1
 8001482:	bcf0      	pop	{r4, r5, r6, r7}
 8001484:	46bb      	mov	fp, r7
 8001486:	46b2      	mov	sl, r6
 8001488:	46a9      	mov	r9, r5
 800148a:	46a0      	mov	r8, r4
 800148c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800148e:	0033      	movs	r3, r6
 8001490:	2001      	movs	r0, #1
 8001492:	432b      	orrs	r3, r5
 8001494:	d1f5      	bne.n	8001482 <__eqdf2+0x5a>
 8001496:	42a2      	cmp	r2, r4
 8001498:	d1f3      	bne.n	8001482 <__eqdf2+0x5a>
 800149a:	464b      	mov	r3, r9
 800149c:	433b      	orrs	r3, r7
 800149e:	d1f0      	bne.n	8001482 <__eqdf2+0x5a>
 80014a0:	e7e2      	b.n	8001468 <__eqdf2+0x40>
 80014a2:	2000      	movs	r0, #0
 80014a4:	e7ed      	b.n	8001482 <__eqdf2+0x5a>
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	000007ff 	.word	0x000007ff

080014ac <__gedf2>:
 80014ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ae:	4647      	mov	r7, r8
 80014b0:	46ce      	mov	lr, r9
 80014b2:	0004      	movs	r4, r0
 80014b4:	0018      	movs	r0, r3
 80014b6:	0016      	movs	r6, r2
 80014b8:	031b      	lsls	r3, r3, #12
 80014ba:	0b1b      	lsrs	r3, r3, #12
 80014bc:	4d2d      	ldr	r5, [pc, #180]	; (8001574 <__gedf2+0xc8>)
 80014be:	004a      	lsls	r2, r1, #1
 80014c0:	4699      	mov	r9, r3
 80014c2:	b580      	push	{r7, lr}
 80014c4:	0043      	lsls	r3, r0, #1
 80014c6:	030f      	lsls	r7, r1, #12
 80014c8:	46a4      	mov	ip, r4
 80014ca:	46b0      	mov	r8, r6
 80014cc:	0b3f      	lsrs	r7, r7, #12
 80014ce:	0d52      	lsrs	r2, r2, #21
 80014d0:	0fc9      	lsrs	r1, r1, #31
 80014d2:	0d5b      	lsrs	r3, r3, #21
 80014d4:	0fc0      	lsrs	r0, r0, #31
 80014d6:	42aa      	cmp	r2, r5
 80014d8:	d021      	beq.n	800151e <__gedf2+0x72>
 80014da:	42ab      	cmp	r3, r5
 80014dc:	d013      	beq.n	8001506 <__gedf2+0x5a>
 80014de:	2a00      	cmp	r2, #0
 80014e0:	d122      	bne.n	8001528 <__gedf2+0x7c>
 80014e2:	433c      	orrs	r4, r7
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <__gedf2+0x42>
 80014e8:	464d      	mov	r5, r9
 80014ea:	432e      	orrs	r6, r5
 80014ec:	d022      	beq.n	8001534 <__gedf2+0x88>
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d010      	beq.n	8001514 <__gedf2+0x68>
 80014f2:	4281      	cmp	r1, r0
 80014f4:	d022      	beq.n	800153c <__gedf2+0x90>
 80014f6:	2002      	movs	r0, #2
 80014f8:	3901      	subs	r1, #1
 80014fa:	4008      	ands	r0, r1
 80014fc:	3801      	subs	r0, #1
 80014fe:	bcc0      	pop	{r6, r7}
 8001500:	46b9      	mov	r9, r7
 8001502:	46b0      	mov	r8, r6
 8001504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001506:	464d      	mov	r5, r9
 8001508:	432e      	orrs	r6, r5
 800150a:	d129      	bne.n	8001560 <__gedf2+0xb4>
 800150c:	2a00      	cmp	r2, #0
 800150e:	d1f0      	bne.n	80014f2 <__gedf2+0x46>
 8001510:	433c      	orrs	r4, r7
 8001512:	d1ee      	bne.n	80014f2 <__gedf2+0x46>
 8001514:	2800      	cmp	r0, #0
 8001516:	d1f2      	bne.n	80014fe <__gedf2+0x52>
 8001518:	2001      	movs	r0, #1
 800151a:	4240      	negs	r0, r0
 800151c:	e7ef      	b.n	80014fe <__gedf2+0x52>
 800151e:	003d      	movs	r5, r7
 8001520:	4325      	orrs	r5, r4
 8001522:	d11d      	bne.n	8001560 <__gedf2+0xb4>
 8001524:	4293      	cmp	r3, r2
 8001526:	d0ee      	beq.n	8001506 <__gedf2+0x5a>
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1e2      	bne.n	80014f2 <__gedf2+0x46>
 800152c:	464c      	mov	r4, r9
 800152e:	4326      	orrs	r6, r4
 8001530:	d1df      	bne.n	80014f2 <__gedf2+0x46>
 8001532:	e7e0      	b.n	80014f6 <__gedf2+0x4a>
 8001534:	2000      	movs	r0, #0
 8001536:	2c00      	cmp	r4, #0
 8001538:	d0e1      	beq.n	80014fe <__gedf2+0x52>
 800153a:	e7dc      	b.n	80014f6 <__gedf2+0x4a>
 800153c:	429a      	cmp	r2, r3
 800153e:	dc0a      	bgt.n	8001556 <__gedf2+0xaa>
 8001540:	dbe8      	blt.n	8001514 <__gedf2+0x68>
 8001542:	454f      	cmp	r7, r9
 8001544:	d8d7      	bhi.n	80014f6 <__gedf2+0x4a>
 8001546:	d00e      	beq.n	8001566 <__gedf2+0xba>
 8001548:	2000      	movs	r0, #0
 800154a:	454f      	cmp	r7, r9
 800154c:	d2d7      	bcs.n	80014fe <__gedf2+0x52>
 800154e:	2900      	cmp	r1, #0
 8001550:	d0e2      	beq.n	8001518 <__gedf2+0x6c>
 8001552:	0008      	movs	r0, r1
 8001554:	e7d3      	b.n	80014fe <__gedf2+0x52>
 8001556:	4243      	negs	r3, r0
 8001558:	4158      	adcs	r0, r3
 800155a:	0040      	lsls	r0, r0, #1
 800155c:	3801      	subs	r0, #1
 800155e:	e7ce      	b.n	80014fe <__gedf2+0x52>
 8001560:	2002      	movs	r0, #2
 8001562:	4240      	negs	r0, r0
 8001564:	e7cb      	b.n	80014fe <__gedf2+0x52>
 8001566:	45c4      	cmp	ip, r8
 8001568:	d8c5      	bhi.n	80014f6 <__gedf2+0x4a>
 800156a:	2000      	movs	r0, #0
 800156c:	45c4      	cmp	ip, r8
 800156e:	d2c6      	bcs.n	80014fe <__gedf2+0x52>
 8001570:	e7ed      	b.n	800154e <__gedf2+0xa2>
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	000007ff 	.word	0x000007ff

08001578 <__ledf2>:
 8001578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800157a:	4647      	mov	r7, r8
 800157c:	46ce      	mov	lr, r9
 800157e:	0004      	movs	r4, r0
 8001580:	0018      	movs	r0, r3
 8001582:	0016      	movs	r6, r2
 8001584:	031b      	lsls	r3, r3, #12
 8001586:	0b1b      	lsrs	r3, r3, #12
 8001588:	4d2c      	ldr	r5, [pc, #176]	; (800163c <__ledf2+0xc4>)
 800158a:	004a      	lsls	r2, r1, #1
 800158c:	4699      	mov	r9, r3
 800158e:	b580      	push	{r7, lr}
 8001590:	0043      	lsls	r3, r0, #1
 8001592:	030f      	lsls	r7, r1, #12
 8001594:	46a4      	mov	ip, r4
 8001596:	46b0      	mov	r8, r6
 8001598:	0b3f      	lsrs	r7, r7, #12
 800159a:	0d52      	lsrs	r2, r2, #21
 800159c:	0fc9      	lsrs	r1, r1, #31
 800159e:	0d5b      	lsrs	r3, r3, #21
 80015a0:	0fc0      	lsrs	r0, r0, #31
 80015a2:	42aa      	cmp	r2, r5
 80015a4:	d00d      	beq.n	80015c2 <__ledf2+0x4a>
 80015a6:	42ab      	cmp	r3, r5
 80015a8:	d010      	beq.n	80015cc <__ledf2+0x54>
 80015aa:	2a00      	cmp	r2, #0
 80015ac:	d127      	bne.n	80015fe <__ledf2+0x86>
 80015ae:	433c      	orrs	r4, r7
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d111      	bne.n	80015d8 <__ledf2+0x60>
 80015b4:	464d      	mov	r5, r9
 80015b6:	432e      	orrs	r6, r5
 80015b8:	d10e      	bne.n	80015d8 <__ledf2+0x60>
 80015ba:	2000      	movs	r0, #0
 80015bc:	2c00      	cmp	r4, #0
 80015be:	d015      	beq.n	80015ec <__ledf2+0x74>
 80015c0:	e00e      	b.n	80015e0 <__ledf2+0x68>
 80015c2:	003d      	movs	r5, r7
 80015c4:	4325      	orrs	r5, r4
 80015c6:	d110      	bne.n	80015ea <__ledf2+0x72>
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d118      	bne.n	80015fe <__ledf2+0x86>
 80015cc:	464d      	mov	r5, r9
 80015ce:	432e      	orrs	r6, r5
 80015d0:	d10b      	bne.n	80015ea <__ledf2+0x72>
 80015d2:	2a00      	cmp	r2, #0
 80015d4:	d102      	bne.n	80015dc <__ledf2+0x64>
 80015d6:	433c      	orrs	r4, r7
 80015d8:	2c00      	cmp	r4, #0
 80015da:	d00b      	beq.n	80015f4 <__ledf2+0x7c>
 80015dc:	4281      	cmp	r1, r0
 80015de:	d014      	beq.n	800160a <__ledf2+0x92>
 80015e0:	2002      	movs	r0, #2
 80015e2:	3901      	subs	r1, #1
 80015e4:	4008      	ands	r0, r1
 80015e6:	3801      	subs	r0, #1
 80015e8:	e000      	b.n	80015ec <__ledf2+0x74>
 80015ea:	2002      	movs	r0, #2
 80015ec:	bcc0      	pop	{r6, r7}
 80015ee:	46b9      	mov	r9, r7
 80015f0:	46b0      	mov	r8, r6
 80015f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f4:	2800      	cmp	r0, #0
 80015f6:	d1f9      	bne.n	80015ec <__ledf2+0x74>
 80015f8:	2001      	movs	r0, #1
 80015fa:	4240      	negs	r0, r0
 80015fc:	e7f6      	b.n	80015ec <__ledf2+0x74>
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1ec      	bne.n	80015dc <__ledf2+0x64>
 8001602:	464c      	mov	r4, r9
 8001604:	4326      	orrs	r6, r4
 8001606:	d1e9      	bne.n	80015dc <__ledf2+0x64>
 8001608:	e7ea      	b.n	80015e0 <__ledf2+0x68>
 800160a:	429a      	cmp	r2, r3
 800160c:	dd04      	ble.n	8001618 <__ledf2+0xa0>
 800160e:	4243      	negs	r3, r0
 8001610:	4158      	adcs	r0, r3
 8001612:	0040      	lsls	r0, r0, #1
 8001614:	3801      	subs	r0, #1
 8001616:	e7e9      	b.n	80015ec <__ledf2+0x74>
 8001618:	429a      	cmp	r2, r3
 800161a:	dbeb      	blt.n	80015f4 <__ledf2+0x7c>
 800161c:	454f      	cmp	r7, r9
 800161e:	d8df      	bhi.n	80015e0 <__ledf2+0x68>
 8001620:	d006      	beq.n	8001630 <__ledf2+0xb8>
 8001622:	2000      	movs	r0, #0
 8001624:	454f      	cmp	r7, r9
 8001626:	d2e1      	bcs.n	80015ec <__ledf2+0x74>
 8001628:	2900      	cmp	r1, #0
 800162a:	d0e5      	beq.n	80015f8 <__ledf2+0x80>
 800162c:	0008      	movs	r0, r1
 800162e:	e7dd      	b.n	80015ec <__ledf2+0x74>
 8001630:	45c4      	cmp	ip, r8
 8001632:	d8d5      	bhi.n	80015e0 <__ledf2+0x68>
 8001634:	2000      	movs	r0, #0
 8001636:	45c4      	cmp	ip, r8
 8001638:	d2d8      	bcs.n	80015ec <__ledf2+0x74>
 800163a:	e7f5      	b.n	8001628 <__ledf2+0xb0>
 800163c:	000007ff 	.word	0x000007ff

08001640 <__aeabi_dmul>:
 8001640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001642:	4645      	mov	r5, r8
 8001644:	46de      	mov	lr, fp
 8001646:	4657      	mov	r7, sl
 8001648:	464e      	mov	r6, r9
 800164a:	b5e0      	push	{r5, r6, r7, lr}
 800164c:	001f      	movs	r7, r3
 800164e:	030b      	lsls	r3, r1, #12
 8001650:	0b1b      	lsrs	r3, r3, #12
 8001652:	469b      	mov	fp, r3
 8001654:	004d      	lsls	r5, r1, #1
 8001656:	0fcb      	lsrs	r3, r1, #31
 8001658:	0004      	movs	r4, r0
 800165a:	4691      	mov	r9, r2
 800165c:	4698      	mov	r8, r3
 800165e:	b087      	sub	sp, #28
 8001660:	0d6d      	lsrs	r5, r5, #21
 8001662:	d100      	bne.n	8001666 <__aeabi_dmul+0x26>
 8001664:	e1cd      	b.n	8001a02 <__aeabi_dmul+0x3c2>
 8001666:	4bce      	ldr	r3, [pc, #824]	; (80019a0 <__aeabi_dmul+0x360>)
 8001668:	429d      	cmp	r5, r3
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x2e>
 800166c:	e1e9      	b.n	8001a42 <__aeabi_dmul+0x402>
 800166e:	465a      	mov	r2, fp
 8001670:	0f43      	lsrs	r3, r0, #29
 8001672:	00d2      	lsls	r2, r2, #3
 8001674:	4313      	orrs	r3, r2
 8001676:	2280      	movs	r2, #128	; 0x80
 8001678:	0412      	lsls	r2, r2, #16
 800167a:	431a      	orrs	r2, r3
 800167c:	00c3      	lsls	r3, r0, #3
 800167e:	469a      	mov	sl, r3
 8001680:	4bc8      	ldr	r3, [pc, #800]	; (80019a4 <__aeabi_dmul+0x364>)
 8001682:	4693      	mov	fp, r2
 8001684:	469c      	mov	ip, r3
 8001686:	2300      	movs	r3, #0
 8001688:	2600      	movs	r6, #0
 800168a:	4465      	add	r5, ip
 800168c:	9300      	str	r3, [sp, #0]
 800168e:	033c      	lsls	r4, r7, #12
 8001690:	007b      	lsls	r3, r7, #1
 8001692:	4648      	mov	r0, r9
 8001694:	0b24      	lsrs	r4, r4, #12
 8001696:	0d5b      	lsrs	r3, r3, #21
 8001698:	0fff      	lsrs	r7, r7, #31
 800169a:	2b00      	cmp	r3, #0
 800169c:	d100      	bne.n	80016a0 <__aeabi_dmul+0x60>
 800169e:	e189      	b.n	80019b4 <__aeabi_dmul+0x374>
 80016a0:	4abf      	ldr	r2, [pc, #764]	; (80019a0 <__aeabi_dmul+0x360>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d019      	beq.n	80016da <__aeabi_dmul+0x9a>
 80016a6:	0f42      	lsrs	r2, r0, #29
 80016a8:	00e4      	lsls	r4, r4, #3
 80016aa:	4322      	orrs	r2, r4
 80016ac:	2480      	movs	r4, #128	; 0x80
 80016ae:	0424      	lsls	r4, r4, #16
 80016b0:	4314      	orrs	r4, r2
 80016b2:	4abc      	ldr	r2, [pc, #752]	; (80019a4 <__aeabi_dmul+0x364>)
 80016b4:	2100      	movs	r1, #0
 80016b6:	4694      	mov	ip, r2
 80016b8:	4642      	mov	r2, r8
 80016ba:	4463      	add	r3, ip
 80016bc:	195b      	adds	r3, r3, r5
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	9b01      	ldr	r3, [sp, #4]
 80016c2:	407a      	eors	r2, r7
 80016c4:	3301      	adds	r3, #1
 80016c6:	00c0      	lsls	r0, r0, #3
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	9302      	str	r3, [sp, #8]
 80016cc:	2e0a      	cmp	r6, #10
 80016ce:	dd1c      	ble.n	800170a <__aeabi_dmul+0xca>
 80016d0:	003a      	movs	r2, r7
 80016d2:	2e0b      	cmp	r6, #11
 80016d4:	d05e      	beq.n	8001794 <__aeabi_dmul+0x154>
 80016d6:	4647      	mov	r7, r8
 80016d8:	e056      	b.n	8001788 <__aeabi_dmul+0x148>
 80016da:	4649      	mov	r1, r9
 80016dc:	4bb0      	ldr	r3, [pc, #704]	; (80019a0 <__aeabi_dmul+0x360>)
 80016de:	4321      	orrs	r1, r4
 80016e0:	18eb      	adds	r3, r5, r3
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	2900      	cmp	r1, #0
 80016e6:	d12a      	bne.n	800173e <__aeabi_dmul+0xfe>
 80016e8:	2080      	movs	r0, #128	; 0x80
 80016ea:	2202      	movs	r2, #2
 80016ec:	0100      	lsls	r0, r0, #4
 80016ee:	002b      	movs	r3, r5
 80016f0:	4684      	mov	ip, r0
 80016f2:	4316      	orrs	r6, r2
 80016f4:	4642      	mov	r2, r8
 80016f6:	4463      	add	r3, ip
 80016f8:	407a      	eors	r2, r7
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	9302      	str	r3, [sp, #8]
 80016fe:	2e0a      	cmp	r6, #10
 8001700:	dd00      	ble.n	8001704 <__aeabi_dmul+0xc4>
 8001702:	e231      	b.n	8001b68 <__aeabi_dmul+0x528>
 8001704:	2000      	movs	r0, #0
 8001706:	2400      	movs	r4, #0
 8001708:	2102      	movs	r1, #2
 800170a:	2e02      	cmp	r6, #2
 800170c:	dc26      	bgt.n	800175c <__aeabi_dmul+0x11c>
 800170e:	3e01      	subs	r6, #1
 8001710:	2e01      	cmp	r6, #1
 8001712:	d852      	bhi.n	80017ba <__aeabi_dmul+0x17a>
 8001714:	2902      	cmp	r1, #2
 8001716:	d04c      	beq.n	80017b2 <__aeabi_dmul+0x172>
 8001718:	2901      	cmp	r1, #1
 800171a:	d000      	beq.n	800171e <__aeabi_dmul+0xde>
 800171c:	e118      	b.n	8001950 <__aeabi_dmul+0x310>
 800171e:	2300      	movs	r3, #0
 8001720:	2400      	movs	r4, #0
 8001722:	2500      	movs	r5, #0
 8001724:	051b      	lsls	r3, r3, #20
 8001726:	4323      	orrs	r3, r4
 8001728:	07d2      	lsls	r2, r2, #31
 800172a:	4313      	orrs	r3, r2
 800172c:	0028      	movs	r0, r5
 800172e:	0019      	movs	r1, r3
 8001730:	b007      	add	sp, #28
 8001732:	bcf0      	pop	{r4, r5, r6, r7}
 8001734:	46bb      	mov	fp, r7
 8001736:	46b2      	mov	sl, r6
 8001738:	46a9      	mov	r9, r5
 800173a:	46a0      	mov	r8, r4
 800173c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800173e:	2180      	movs	r1, #128	; 0x80
 8001740:	2203      	movs	r2, #3
 8001742:	0109      	lsls	r1, r1, #4
 8001744:	002b      	movs	r3, r5
 8001746:	468c      	mov	ip, r1
 8001748:	4316      	orrs	r6, r2
 800174a:	4642      	mov	r2, r8
 800174c:	4463      	add	r3, ip
 800174e:	407a      	eors	r2, r7
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	2e0a      	cmp	r6, #10
 8001756:	dd00      	ble.n	800175a <__aeabi_dmul+0x11a>
 8001758:	e228      	b.n	8001bac <__aeabi_dmul+0x56c>
 800175a:	2103      	movs	r1, #3
 800175c:	2501      	movs	r5, #1
 800175e:	40b5      	lsls	r5, r6
 8001760:	46ac      	mov	ip, r5
 8001762:	26a6      	movs	r6, #166	; 0xa6
 8001764:	4663      	mov	r3, ip
 8001766:	00f6      	lsls	r6, r6, #3
 8001768:	4035      	ands	r5, r6
 800176a:	4233      	tst	r3, r6
 800176c:	d10b      	bne.n	8001786 <__aeabi_dmul+0x146>
 800176e:	2690      	movs	r6, #144	; 0x90
 8001770:	00b6      	lsls	r6, r6, #2
 8001772:	4233      	tst	r3, r6
 8001774:	d118      	bne.n	80017a8 <__aeabi_dmul+0x168>
 8001776:	3eb9      	subs	r6, #185	; 0xb9
 8001778:	3eff      	subs	r6, #255	; 0xff
 800177a:	421e      	tst	r6, r3
 800177c:	d01d      	beq.n	80017ba <__aeabi_dmul+0x17a>
 800177e:	46a3      	mov	fp, r4
 8001780:	4682      	mov	sl, r0
 8001782:	9100      	str	r1, [sp, #0]
 8001784:	e000      	b.n	8001788 <__aeabi_dmul+0x148>
 8001786:	0017      	movs	r7, r2
 8001788:	9900      	ldr	r1, [sp, #0]
 800178a:	003a      	movs	r2, r7
 800178c:	2902      	cmp	r1, #2
 800178e:	d010      	beq.n	80017b2 <__aeabi_dmul+0x172>
 8001790:	465c      	mov	r4, fp
 8001792:	4650      	mov	r0, sl
 8001794:	2903      	cmp	r1, #3
 8001796:	d1bf      	bne.n	8001718 <__aeabi_dmul+0xd8>
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	031b      	lsls	r3, r3, #12
 800179c:	431c      	orrs	r4, r3
 800179e:	0324      	lsls	r4, r4, #12
 80017a0:	0005      	movs	r5, r0
 80017a2:	4b7f      	ldr	r3, [pc, #508]	; (80019a0 <__aeabi_dmul+0x360>)
 80017a4:	0b24      	lsrs	r4, r4, #12
 80017a6:	e7bd      	b.n	8001724 <__aeabi_dmul+0xe4>
 80017a8:	2480      	movs	r4, #128	; 0x80
 80017aa:	2200      	movs	r2, #0
 80017ac:	4b7c      	ldr	r3, [pc, #496]	; (80019a0 <__aeabi_dmul+0x360>)
 80017ae:	0324      	lsls	r4, r4, #12
 80017b0:	e7b8      	b.n	8001724 <__aeabi_dmul+0xe4>
 80017b2:	2400      	movs	r4, #0
 80017b4:	2500      	movs	r5, #0
 80017b6:	4b7a      	ldr	r3, [pc, #488]	; (80019a0 <__aeabi_dmul+0x360>)
 80017b8:	e7b4      	b.n	8001724 <__aeabi_dmul+0xe4>
 80017ba:	4653      	mov	r3, sl
 80017bc:	041e      	lsls	r6, r3, #16
 80017be:	0c36      	lsrs	r6, r6, #16
 80017c0:	0c1f      	lsrs	r7, r3, #16
 80017c2:	0033      	movs	r3, r6
 80017c4:	0c01      	lsrs	r1, r0, #16
 80017c6:	0400      	lsls	r0, r0, #16
 80017c8:	0c00      	lsrs	r0, r0, #16
 80017ca:	4343      	muls	r3, r0
 80017cc:	4698      	mov	r8, r3
 80017ce:	0003      	movs	r3, r0
 80017d0:	437b      	muls	r3, r7
 80017d2:	4699      	mov	r9, r3
 80017d4:	0033      	movs	r3, r6
 80017d6:	434b      	muls	r3, r1
 80017d8:	469c      	mov	ip, r3
 80017da:	4643      	mov	r3, r8
 80017dc:	000d      	movs	r5, r1
 80017de:	0c1b      	lsrs	r3, r3, #16
 80017e0:	469a      	mov	sl, r3
 80017e2:	437d      	muls	r5, r7
 80017e4:	44cc      	add	ip, r9
 80017e6:	44d4      	add	ip, sl
 80017e8:	9500      	str	r5, [sp, #0]
 80017ea:	45e1      	cmp	r9, ip
 80017ec:	d904      	bls.n	80017f8 <__aeabi_dmul+0x1b8>
 80017ee:	2380      	movs	r3, #128	; 0x80
 80017f0:	025b      	lsls	r3, r3, #9
 80017f2:	4699      	mov	r9, r3
 80017f4:	444d      	add	r5, r9
 80017f6:	9500      	str	r5, [sp, #0]
 80017f8:	4663      	mov	r3, ip
 80017fa:	0c1b      	lsrs	r3, r3, #16
 80017fc:	001d      	movs	r5, r3
 80017fe:	4663      	mov	r3, ip
 8001800:	041b      	lsls	r3, r3, #16
 8001802:	469c      	mov	ip, r3
 8001804:	4643      	mov	r3, r8
 8001806:	041b      	lsls	r3, r3, #16
 8001808:	0c1b      	lsrs	r3, r3, #16
 800180a:	4698      	mov	r8, r3
 800180c:	4663      	mov	r3, ip
 800180e:	4443      	add	r3, r8
 8001810:	9303      	str	r3, [sp, #12]
 8001812:	0c23      	lsrs	r3, r4, #16
 8001814:	4698      	mov	r8, r3
 8001816:	0033      	movs	r3, r6
 8001818:	0424      	lsls	r4, r4, #16
 800181a:	0c24      	lsrs	r4, r4, #16
 800181c:	4363      	muls	r3, r4
 800181e:	469c      	mov	ip, r3
 8001820:	0023      	movs	r3, r4
 8001822:	437b      	muls	r3, r7
 8001824:	4699      	mov	r9, r3
 8001826:	4643      	mov	r3, r8
 8001828:	435e      	muls	r6, r3
 800182a:	435f      	muls	r7, r3
 800182c:	444e      	add	r6, r9
 800182e:	4663      	mov	r3, ip
 8001830:	46b2      	mov	sl, r6
 8001832:	0c1e      	lsrs	r6, r3, #16
 8001834:	4456      	add	r6, sl
 8001836:	45b1      	cmp	r9, r6
 8001838:	d903      	bls.n	8001842 <__aeabi_dmul+0x202>
 800183a:	2380      	movs	r3, #128	; 0x80
 800183c:	025b      	lsls	r3, r3, #9
 800183e:	4699      	mov	r9, r3
 8001840:	444f      	add	r7, r9
 8001842:	0c33      	lsrs	r3, r6, #16
 8001844:	4699      	mov	r9, r3
 8001846:	003b      	movs	r3, r7
 8001848:	444b      	add	r3, r9
 800184a:	9305      	str	r3, [sp, #20]
 800184c:	4663      	mov	r3, ip
 800184e:	46ac      	mov	ip, r5
 8001850:	041f      	lsls	r7, r3, #16
 8001852:	0c3f      	lsrs	r7, r7, #16
 8001854:	0436      	lsls	r6, r6, #16
 8001856:	19f6      	adds	r6, r6, r7
 8001858:	44b4      	add	ip, r6
 800185a:	4663      	mov	r3, ip
 800185c:	9304      	str	r3, [sp, #16]
 800185e:	465b      	mov	r3, fp
 8001860:	0c1b      	lsrs	r3, r3, #16
 8001862:	469c      	mov	ip, r3
 8001864:	465b      	mov	r3, fp
 8001866:	041f      	lsls	r7, r3, #16
 8001868:	0c3f      	lsrs	r7, r7, #16
 800186a:	003b      	movs	r3, r7
 800186c:	4343      	muls	r3, r0
 800186e:	4699      	mov	r9, r3
 8001870:	4663      	mov	r3, ip
 8001872:	4343      	muls	r3, r0
 8001874:	469a      	mov	sl, r3
 8001876:	464b      	mov	r3, r9
 8001878:	4660      	mov	r0, ip
 800187a:	0c1b      	lsrs	r3, r3, #16
 800187c:	469b      	mov	fp, r3
 800187e:	4348      	muls	r0, r1
 8001880:	4379      	muls	r1, r7
 8001882:	4451      	add	r1, sl
 8001884:	4459      	add	r1, fp
 8001886:	458a      	cmp	sl, r1
 8001888:	d903      	bls.n	8001892 <__aeabi_dmul+0x252>
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	025b      	lsls	r3, r3, #9
 800188e:	469a      	mov	sl, r3
 8001890:	4450      	add	r0, sl
 8001892:	0c0b      	lsrs	r3, r1, #16
 8001894:	469a      	mov	sl, r3
 8001896:	464b      	mov	r3, r9
 8001898:	041b      	lsls	r3, r3, #16
 800189a:	0c1b      	lsrs	r3, r3, #16
 800189c:	4699      	mov	r9, r3
 800189e:	003b      	movs	r3, r7
 80018a0:	4363      	muls	r3, r4
 80018a2:	0409      	lsls	r1, r1, #16
 80018a4:	4645      	mov	r5, r8
 80018a6:	4449      	add	r1, r9
 80018a8:	4699      	mov	r9, r3
 80018aa:	4663      	mov	r3, ip
 80018ac:	435c      	muls	r4, r3
 80018ae:	436b      	muls	r3, r5
 80018b0:	469c      	mov	ip, r3
 80018b2:	464b      	mov	r3, r9
 80018b4:	0c1b      	lsrs	r3, r3, #16
 80018b6:	4698      	mov	r8, r3
 80018b8:	436f      	muls	r7, r5
 80018ba:	193f      	adds	r7, r7, r4
 80018bc:	4447      	add	r7, r8
 80018be:	4450      	add	r0, sl
 80018c0:	42bc      	cmp	r4, r7
 80018c2:	d903      	bls.n	80018cc <__aeabi_dmul+0x28c>
 80018c4:	2380      	movs	r3, #128	; 0x80
 80018c6:	025b      	lsls	r3, r3, #9
 80018c8:	4698      	mov	r8, r3
 80018ca:	44c4      	add	ip, r8
 80018cc:	9b04      	ldr	r3, [sp, #16]
 80018ce:	9d00      	ldr	r5, [sp, #0]
 80018d0:	4698      	mov	r8, r3
 80018d2:	4445      	add	r5, r8
 80018d4:	42b5      	cmp	r5, r6
 80018d6:	41b6      	sbcs	r6, r6
 80018d8:	4273      	negs	r3, r6
 80018da:	4698      	mov	r8, r3
 80018dc:	464b      	mov	r3, r9
 80018de:	041e      	lsls	r6, r3, #16
 80018e0:	9b05      	ldr	r3, [sp, #20]
 80018e2:	043c      	lsls	r4, r7, #16
 80018e4:	4699      	mov	r9, r3
 80018e6:	0c36      	lsrs	r6, r6, #16
 80018e8:	19a4      	adds	r4, r4, r6
 80018ea:	444c      	add	r4, r9
 80018ec:	46a1      	mov	r9, r4
 80018ee:	4683      	mov	fp, r0
 80018f0:	186e      	adds	r6, r5, r1
 80018f2:	44c1      	add	r9, r8
 80018f4:	428e      	cmp	r6, r1
 80018f6:	4189      	sbcs	r1, r1
 80018f8:	44cb      	add	fp, r9
 80018fa:	465d      	mov	r5, fp
 80018fc:	4249      	negs	r1, r1
 80018fe:	186d      	adds	r5, r5, r1
 8001900:	429c      	cmp	r4, r3
 8001902:	41a4      	sbcs	r4, r4
 8001904:	45c1      	cmp	r9, r8
 8001906:	419b      	sbcs	r3, r3
 8001908:	4583      	cmp	fp, r0
 800190a:	4180      	sbcs	r0, r0
 800190c:	428d      	cmp	r5, r1
 800190e:	4189      	sbcs	r1, r1
 8001910:	425b      	negs	r3, r3
 8001912:	4264      	negs	r4, r4
 8001914:	431c      	orrs	r4, r3
 8001916:	4240      	negs	r0, r0
 8001918:	9b03      	ldr	r3, [sp, #12]
 800191a:	4249      	negs	r1, r1
 800191c:	4301      	orrs	r1, r0
 800191e:	0270      	lsls	r0, r6, #9
 8001920:	0c3f      	lsrs	r7, r7, #16
 8001922:	4318      	orrs	r0, r3
 8001924:	19e4      	adds	r4, r4, r7
 8001926:	1e47      	subs	r7, r0, #1
 8001928:	41b8      	sbcs	r0, r7
 800192a:	1864      	adds	r4, r4, r1
 800192c:	4464      	add	r4, ip
 800192e:	0df6      	lsrs	r6, r6, #23
 8001930:	0261      	lsls	r1, r4, #9
 8001932:	4330      	orrs	r0, r6
 8001934:	0dec      	lsrs	r4, r5, #23
 8001936:	026e      	lsls	r6, r5, #9
 8001938:	430c      	orrs	r4, r1
 800193a:	4330      	orrs	r0, r6
 800193c:	01c9      	lsls	r1, r1, #7
 800193e:	d400      	bmi.n	8001942 <__aeabi_dmul+0x302>
 8001940:	e0f1      	b.n	8001b26 <__aeabi_dmul+0x4e6>
 8001942:	2101      	movs	r1, #1
 8001944:	0843      	lsrs	r3, r0, #1
 8001946:	4001      	ands	r1, r0
 8001948:	430b      	orrs	r3, r1
 800194a:	07e0      	lsls	r0, r4, #31
 800194c:	4318      	orrs	r0, r3
 800194e:	0864      	lsrs	r4, r4, #1
 8001950:	4915      	ldr	r1, [pc, #84]	; (80019a8 <__aeabi_dmul+0x368>)
 8001952:	9b02      	ldr	r3, [sp, #8]
 8001954:	468c      	mov	ip, r1
 8001956:	4463      	add	r3, ip
 8001958:	2b00      	cmp	r3, #0
 800195a:	dc00      	bgt.n	800195e <__aeabi_dmul+0x31e>
 800195c:	e097      	b.n	8001a8e <__aeabi_dmul+0x44e>
 800195e:	0741      	lsls	r1, r0, #29
 8001960:	d009      	beq.n	8001976 <__aeabi_dmul+0x336>
 8001962:	210f      	movs	r1, #15
 8001964:	4001      	ands	r1, r0
 8001966:	2904      	cmp	r1, #4
 8001968:	d005      	beq.n	8001976 <__aeabi_dmul+0x336>
 800196a:	1d01      	adds	r1, r0, #4
 800196c:	4281      	cmp	r1, r0
 800196e:	4180      	sbcs	r0, r0
 8001970:	4240      	negs	r0, r0
 8001972:	1824      	adds	r4, r4, r0
 8001974:	0008      	movs	r0, r1
 8001976:	01e1      	lsls	r1, r4, #7
 8001978:	d506      	bpl.n	8001988 <__aeabi_dmul+0x348>
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	00c9      	lsls	r1, r1, #3
 800197e:	468c      	mov	ip, r1
 8001980:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <__aeabi_dmul+0x36c>)
 8001982:	401c      	ands	r4, r3
 8001984:	9b02      	ldr	r3, [sp, #8]
 8001986:	4463      	add	r3, ip
 8001988:	4909      	ldr	r1, [pc, #36]	; (80019b0 <__aeabi_dmul+0x370>)
 800198a:	428b      	cmp	r3, r1
 800198c:	dd00      	ble.n	8001990 <__aeabi_dmul+0x350>
 800198e:	e710      	b.n	80017b2 <__aeabi_dmul+0x172>
 8001990:	0761      	lsls	r1, r4, #29
 8001992:	08c5      	lsrs	r5, r0, #3
 8001994:	0264      	lsls	r4, r4, #9
 8001996:	055b      	lsls	r3, r3, #21
 8001998:	430d      	orrs	r5, r1
 800199a:	0b24      	lsrs	r4, r4, #12
 800199c:	0d5b      	lsrs	r3, r3, #21
 800199e:	e6c1      	b.n	8001724 <__aeabi_dmul+0xe4>
 80019a0:	000007ff 	.word	0x000007ff
 80019a4:	fffffc01 	.word	0xfffffc01
 80019a8:	000003ff 	.word	0x000003ff
 80019ac:	feffffff 	.word	0xfeffffff
 80019b0:	000007fe 	.word	0x000007fe
 80019b4:	464b      	mov	r3, r9
 80019b6:	4323      	orrs	r3, r4
 80019b8:	d059      	beq.n	8001a6e <__aeabi_dmul+0x42e>
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d100      	bne.n	80019c0 <__aeabi_dmul+0x380>
 80019be:	e0a3      	b.n	8001b08 <__aeabi_dmul+0x4c8>
 80019c0:	0020      	movs	r0, r4
 80019c2:	f000 fd2b 	bl	800241c <__clzsi2>
 80019c6:	0001      	movs	r1, r0
 80019c8:	0003      	movs	r3, r0
 80019ca:	390b      	subs	r1, #11
 80019cc:	221d      	movs	r2, #29
 80019ce:	1a52      	subs	r2, r2, r1
 80019d0:	4649      	mov	r1, r9
 80019d2:	0018      	movs	r0, r3
 80019d4:	40d1      	lsrs	r1, r2
 80019d6:	464a      	mov	r2, r9
 80019d8:	3808      	subs	r0, #8
 80019da:	4082      	lsls	r2, r0
 80019dc:	4084      	lsls	r4, r0
 80019de:	0010      	movs	r0, r2
 80019e0:	430c      	orrs	r4, r1
 80019e2:	4a74      	ldr	r2, [pc, #464]	; (8001bb4 <__aeabi_dmul+0x574>)
 80019e4:	1aeb      	subs	r3, r5, r3
 80019e6:	4694      	mov	ip, r2
 80019e8:	4642      	mov	r2, r8
 80019ea:	4463      	add	r3, ip
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	9b01      	ldr	r3, [sp, #4]
 80019f0:	407a      	eors	r2, r7
 80019f2:	3301      	adds	r3, #1
 80019f4:	2100      	movs	r1, #0
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	9302      	str	r3, [sp, #8]
 80019fa:	2e0a      	cmp	r6, #10
 80019fc:	dd00      	ble.n	8001a00 <__aeabi_dmul+0x3c0>
 80019fe:	e667      	b.n	80016d0 <__aeabi_dmul+0x90>
 8001a00:	e683      	b.n	800170a <__aeabi_dmul+0xca>
 8001a02:	465b      	mov	r3, fp
 8001a04:	4303      	orrs	r3, r0
 8001a06:	469a      	mov	sl, r3
 8001a08:	d02a      	beq.n	8001a60 <__aeabi_dmul+0x420>
 8001a0a:	465b      	mov	r3, fp
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d06d      	beq.n	8001aec <__aeabi_dmul+0x4ac>
 8001a10:	4658      	mov	r0, fp
 8001a12:	f000 fd03 	bl	800241c <__clzsi2>
 8001a16:	0001      	movs	r1, r0
 8001a18:	0003      	movs	r3, r0
 8001a1a:	390b      	subs	r1, #11
 8001a1c:	221d      	movs	r2, #29
 8001a1e:	1a52      	subs	r2, r2, r1
 8001a20:	0021      	movs	r1, r4
 8001a22:	0018      	movs	r0, r3
 8001a24:	465d      	mov	r5, fp
 8001a26:	40d1      	lsrs	r1, r2
 8001a28:	3808      	subs	r0, #8
 8001a2a:	4085      	lsls	r5, r0
 8001a2c:	000a      	movs	r2, r1
 8001a2e:	4084      	lsls	r4, r0
 8001a30:	432a      	orrs	r2, r5
 8001a32:	4693      	mov	fp, r2
 8001a34:	46a2      	mov	sl, r4
 8001a36:	4d5f      	ldr	r5, [pc, #380]	; (8001bb4 <__aeabi_dmul+0x574>)
 8001a38:	2600      	movs	r6, #0
 8001a3a:	1aed      	subs	r5, r5, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	e625      	b.n	800168e <__aeabi_dmul+0x4e>
 8001a42:	465b      	mov	r3, fp
 8001a44:	4303      	orrs	r3, r0
 8001a46:	469a      	mov	sl, r3
 8001a48:	d105      	bne.n	8001a56 <__aeabi_dmul+0x416>
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	469b      	mov	fp, r3
 8001a4e:	3302      	adds	r3, #2
 8001a50:	2608      	movs	r6, #8
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	e61b      	b.n	800168e <__aeabi_dmul+0x4e>
 8001a56:	2303      	movs	r3, #3
 8001a58:	4682      	mov	sl, r0
 8001a5a:	260c      	movs	r6, #12
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	e616      	b.n	800168e <__aeabi_dmul+0x4e>
 8001a60:	2300      	movs	r3, #0
 8001a62:	469b      	mov	fp, r3
 8001a64:	3301      	adds	r3, #1
 8001a66:	2604      	movs	r6, #4
 8001a68:	2500      	movs	r5, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e60f      	b.n	800168e <__aeabi_dmul+0x4e>
 8001a6e:	4642      	mov	r2, r8
 8001a70:	3301      	adds	r3, #1
 8001a72:	9501      	str	r5, [sp, #4]
 8001a74:	431e      	orrs	r6, r3
 8001a76:	9b01      	ldr	r3, [sp, #4]
 8001a78:	407a      	eors	r2, r7
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	2400      	movs	r4, #0
 8001a7e:	2000      	movs	r0, #0
 8001a80:	2101      	movs	r1, #1
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	9302      	str	r3, [sp, #8]
 8001a86:	2e0a      	cmp	r6, #10
 8001a88:	dd00      	ble.n	8001a8c <__aeabi_dmul+0x44c>
 8001a8a:	e621      	b.n	80016d0 <__aeabi_dmul+0x90>
 8001a8c:	e63d      	b.n	800170a <__aeabi_dmul+0xca>
 8001a8e:	2101      	movs	r1, #1
 8001a90:	1ac9      	subs	r1, r1, r3
 8001a92:	2938      	cmp	r1, #56	; 0x38
 8001a94:	dd00      	ble.n	8001a98 <__aeabi_dmul+0x458>
 8001a96:	e642      	b.n	800171e <__aeabi_dmul+0xde>
 8001a98:	291f      	cmp	r1, #31
 8001a9a:	dd47      	ble.n	8001b2c <__aeabi_dmul+0x4ec>
 8001a9c:	261f      	movs	r6, #31
 8001a9e:	0025      	movs	r5, r4
 8001aa0:	4276      	negs	r6, r6
 8001aa2:	1af3      	subs	r3, r6, r3
 8001aa4:	40dd      	lsrs	r5, r3
 8001aa6:	002b      	movs	r3, r5
 8001aa8:	2920      	cmp	r1, #32
 8001aaa:	d005      	beq.n	8001ab8 <__aeabi_dmul+0x478>
 8001aac:	4942      	ldr	r1, [pc, #264]	; (8001bb8 <__aeabi_dmul+0x578>)
 8001aae:	9d02      	ldr	r5, [sp, #8]
 8001ab0:	468c      	mov	ip, r1
 8001ab2:	4465      	add	r5, ip
 8001ab4:	40ac      	lsls	r4, r5
 8001ab6:	4320      	orrs	r0, r4
 8001ab8:	1e41      	subs	r1, r0, #1
 8001aba:	4188      	sbcs	r0, r1
 8001abc:	4318      	orrs	r0, r3
 8001abe:	2307      	movs	r3, #7
 8001ac0:	001d      	movs	r5, r3
 8001ac2:	2400      	movs	r4, #0
 8001ac4:	4005      	ands	r5, r0
 8001ac6:	4203      	tst	r3, r0
 8001ac8:	d04a      	beq.n	8001b60 <__aeabi_dmul+0x520>
 8001aca:	230f      	movs	r3, #15
 8001acc:	2400      	movs	r4, #0
 8001ace:	4003      	ands	r3, r0
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d042      	beq.n	8001b5a <__aeabi_dmul+0x51a>
 8001ad4:	1d03      	adds	r3, r0, #4
 8001ad6:	4283      	cmp	r3, r0
 8001ad8:	4180      	sbcs	r0, r0
 8001ada:	4240      	negs	r0, r0
 8001adc:	1824      	adds	r4, r4, r0
 8001ade:	0018      	movs	r0, r3
 8001ae0:	0223      	lsls	r3, r4, #8
 8001ae2:	d53a      	bpl.n	8001b5a <__aeabi_dmul+0x51a>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	2400      	movs	r4, #0
 8001ae8:	2500      	movs	r5, #0
 8001aea:	e61b      	b.n	8001724 <__aeabi_dmul+0xe4>
 8001aec:	f000 fc96 	bl	800241c <__clzsi2>
 8001af0:	0001      	movs	r1, r0
 8001af2:	0003      	movs	r3, r0
 8001af4:	3115      	adds	r1, #21
 8001af6:	3320      	adds	r3, #32
 8001af8:	291c      	cmp	r1, #28
 8001afa:	dd8f      	ble.n	8001a1c <__aeabi_dmul+0x3dc>
 8001afc:	3808      	subs	r0, #8
 8001afe:	2200      	movs	r2, #0
 8001b00:	4084      	lsls	r4, r0
 8001b02:	4692      	mov	sl, r2
 8001b04:	46a3      	mov	fp, r4
 8001b06:	e796      	b.n	8001a36 <__aeabi_dmul+0x3f6>
 8001b08:	f000 fc88 	bl	800241c <__clzsi2>
 8001b0c:	0001      	movs	r1, r0
 8001b0e:	0003      	movs	r3, r0
 8001b10:	3115      	adds	r1, #21
 8001b12:	3320      	adds	r3, #32
 8001b14:	291c      	cmp	r1, #28
 8001b16:	dc00      	bgt.n	8001b1a <__aeabi_dmul+0x4da>
 8001b18:	e758      	b.n	80019cc <__aeabi_dmul+0x38c>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	464c      	mov	r4, r9
 8001b1e:	3a08      	subs	r2, #8
 8001b20:	2000      	movs	r0, #0
 8001b22:	4094      	lsls	r4, r2
 8001b24:	e75d      	b.n	80019e2 <__aeabi_dmul+0x3a2>
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	9302      	str	r3, [sp, #8]
 8001b2a:	e711      	b.n	8001950 <__aeabi_dmul+0x310>
 8001b2c:	4b23      	ldr	r3, [pc, #140]	; (8001bbc <__aeabi_dmul+0x57c>)
 8001b2e:	0026      	movs	r6, r4
 8001b30:	469c      	mov	ip, r3
 8001b32:	0003      	movs	r3, r0
 8001b34:	9d02      	ldr	r5, [sp, #8]
 8001b36:	40cb      	lsrs	r3, r1
 8001b38:	4465      	add	r5, ip
 8001b3a:	40ae      	lsls	r6, r5
 8001b3c:	431e      	orrs	r6, r3
 8001b3e:	0003      	movs	r3, r0
 8001b40:	40ab      	lsls	r3, r5
 8001b42:	1e58      	subs	r0, r3, #1
 8001b44:	4183      	sbcs	r3, r0
 8001b46:	0030      	movs	r0, r6
 8001b48:	4318      	orrs	r0, r3
 8001b4a:	40cc      	lsrs	r4, r1
 8001b4c:	0743      	lsls	r3, r0, #29
 8001b4e:	d0c7      	beq.n	8001ae0 <__aeabi_dmul+0x4a0>
 8001b50:	230f      	movs	r3, #15
 8001b52:	4003      	ands	r3, r0
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d1bd      	bne.n	8001ad4 <__aeabi_dmul+0x494>
 8001b58:	e7c2      	b.n	8001ae0 <__aeabi_dmul+0x4a0>
 8001b5a:	0765      	lsls	r5, r4, #29
 8001b5c:	0264      	lsls	r4, r4, #9
 8001b5e:	0b24      	lsrs	r4, r4, #12
 8001b60:	08c0      	lsrs	r0, r0, #3
 8001b62:	2300      	movs	r3, #0
 8001b64:	4305      	orrs	r5, r0
 8001b66:	e5dd      	b.n	8001724 <__aeabi_dmul+0xe4>
 8001b68:	2500      	movs	r5, #0
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	2e0f      	cmp	r6, #15
 8001b6e:	d10c      	bne.n	8001b8a <__aeabi_dmul+0x54a>
 8001b70:	2480      	movs	r4, #128	; 0x80
 8001b72:	465b      	mov	r3, fp
 8001b74:	0324      	lsls	r4, r4, #12
 8001b76:	4223      	tst	r3, r4
 8001b78:	d00e      	beq.n	8001b98 <__aeabi_dmul+0x558>
 8001b7a:	4221      	tst	r1, r4
 8001b7c:	d10c      	bne.n	8001b98 <__aeabi_dmul+0x558>
 8001b7e:	430c      	orrs	r4, r1
 8001b80:	0324      	lsls	r4, r4, #12
 8001b82:	003a      	movs	r2, r7
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <__aeabi_dmul+0x580>)
 8001b86:	0b24      	lsrs	r4, r4, #12
 8001b88:	e5cc      	b.n	8001724 <__aeabi_dmul+0xe4>
 8001b8a:	2e0b      	cmp	r6, #11
 8001b8c:	d000      	beq.n	8001b90 <__aeabi_dmul+0x550>
 8001b8e:	e5a2      	b.n	80016d6 <__aeabi_dmul+0x96>
 8001b90:	468b      	mov	fp, r1
 8001b92:	46aa      	mov	sl, r5
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	e5f7      	b.n	8001788 <__aeabi_dmul+0x148>
 8001b98:	2480      	movs	r4, #128	; 0x80
 8001b9a:	465b      	mov	r3, fp
 8001b9c:	0324      	lsls	r4, r4, #12
 8001b9e:	431c      	orrs	r4, r3
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4642      	mov	r2, r8
 8001ba4:	4655      	mov	r5, sl
 8001ba6:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <__aeabi_dmul+0x580>)
 8001ba8:	0b24      	lsrs	r4, r4, #12
 8001baa:	e5bb      	b.n	8001724 <__aeabi_dmul+0xe4>
 8001bac:	464d      	mov	r5, r9
 8001bae:	0021      	movs	r1, r4
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e7db      	b.n	8001b6c <__aeabi_dmul+0x52c>
 8001bb4:	fffffc0d 	.word	0xfffffc0d
 8001bb8:	0000043e 	.word	0x0000043e
 8001bbc:	0000041e 	.word	0x0000041e
 8001bc0:	000007ff 	.word	0x000007ff

08001bc4 <__aeabi_dsub>:
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	4657      	mov	r7, sl
 8001bc8:	464e      	mov	r6, r9
 8001bca:	4645      	mov	r5, r8
 8001bcc:	46de      	mov	lr, fp
 8001bce:	b5e0      	push	{r5, r6, r7, lr}
 8001bd0:	000d      	movs	r5, r1
 8001bd2:	0004      	movs	r4, r0
 8001bd4:	0019      	movs	r1, r3
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	032b      	lsls	r3, r5, #12
 8001bda:	0a5b      	lsrs	r3, r3, #9
 8001bdc:	0f62      	lsrs	r2, r4, #29
 8001bde:	431a      	orrs	r2, r3
 8001be0:	00e3      	lsls	r3, r4, #3
 8001be2:	030c      	lsls	r4, r1, #12
 8001be4:	0a64      	lsrs	r4, r4, #9
 8001be6:	0f47      	lsrs	r7, r0, #29
 8001be8:	4327      	orrs	r7, r4
 8001bea:	4cd0      	ldr	r4, [pc, #832]	; (8001f2c <__aeabi_dsub+0x368>)
 8001bec:	006e      	lsls	r6, r5, #1
 8001bee:	4691      	mov	r9, r2
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	004a      	lsls	r2, r1, #1
 8001bf4:	00c0      	lsls	r0, r0, #3
 8001bf6:	4698      	mov	r8, r3
 8001bf8:	46a2      	mov	sl, r4
 8001bfa:	0d76      	lsrs	r6, r6, #21
 8001bfc:	0fed      	lsrs	r5, r5, #31
 8001bfe:	0d52      	lsrs	r2, r2, #21
 8001c00:	0fc9      	lsrs	r1, r1, #31
 8001c02:	9001      	str	r0, [sp, #4]
 8001c04:	42a2      	cmp	r2, r4
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x46>
 8001c08:	e0b9      	b.n	8001d7e <__aeabi_dsub+0x1ba>
 8001c0a:	2401      	movs	r4, #1
 8001c0c:	4061      	eors	r1, r4
 8001c0e:	468b      	mov	fp, r1
 8001c10:	428d      	cmp	r5, r1
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dsub+0x52>
 8001c14:	e08d      	b.n	8001d32 <__aeabi_dsub+0x16e>
 8001c16:	1ab4      	subs	r4, r6, r2
 8001c18:	46a4      	mov	ip, r4
 8001c1a:	2c00      	cmp	r4, #0
 8001c1c:	dc00      	bgt.n	8001c20 <__aeabi_dsub+0x5c>
 8001c1e:	e0b7      	b.n	8001d90 <__aeabi_dsub+0x1cc>
 8001c20:	2a00      	cmp	r2, #0
 8001c22:	d100      	bne.n	8001c26 <__aeabi_dsub+0x62>
 8001c24:	e0cb      	b.n	8001dbe <__aeabi_dsub+0x1fa>
 8001c26:	4ac1      	ldr	r2, [pc, #772]	; (8001f2c <__aeabi_dsub+0x368>)
 8001c28:	4296      	cmp	r6, r2
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_dsub+0x6a>
 8001c2c:	e186      	b.n	8001f3c <__aeabi_dsub+0x378>
 8001c2e:	2280      	movs	r2, #128	; 0x80
 8001c30:	0412      	lsls	r2, r2, #16
 8001c32:	4317      	orrs	r7, r2
 8001c34:	4662      	mov	r2, ip
 8001c36:	2a38      	cmp	r2, #56	; 0x38
 8001c38:	dd00      	ble.n	8001c3c <__aeabi_dsub+0x78>
 8001c3a:	e1a4      	b.n	8001f86 <__aeabi_dsub+0x3c2>
 8001c3c:	2a1f      	cmp	r2, #31
 8001c3e:	dd00      	ble.n	8001c42 <__aeabi_dsub+0x7e>
 8001c40:	e21d      	b.n	800207e <__aeabi_dsub+0x4ba>
 8001c42:	4661      	mov	r1, ip
 8001c44:	2220      	movs	r2, #32
 8001c46:	003c      	movs	r4, r7
 8001c48:	1a52      	subs	r2, r2, r1
 8001c4a:	0001      	movs	r1, r0
 8001c4c:	4090      	lsls	r0, r2
 8001c4e:	4094      	lsls	r4, r2
 8001c50:	1e42      	subs	r2, r0, #1
 8001c52:	4190      	sbcs	r0, r2
 8001c54:	4662      	mov	r2, ip
 8001c56:	46a0      	mov	r8, r4
 8001c58:	4664      	mov	r4, ip
 8001c5a:	40d7      	lsrs	r7, r2
 8001c5c:	464a      	mov	r2, r9
 8001c5e:	40e1      	lsrs	r1, r4
 8001c60:	4644      	mov	r4, r8
 8001c62:	1bd2      	subs	r2, r2, r7
 8001c64:	4691      	mov	r9, r2
 8001c66:	430c      	orrs	r4, r1
 8001c68:	4304      	orrs	r4, r0
 8001c6a:	1b1c      	subs	r4, r3, r4
 8001c6c:	42a3      	cmp	r3, r4
 8001c6e:	4192      	sbcs	r2, r2
 8001c70:	464b      	mov	r3, r9
 8001c72:	4252      	negs	r2, r2
 8001c74:	1a9b      	subs	r3, r3, r2
 8001c76:	469a      	mov	sl, r3
 8001c78:	4653      	mov	r3, sl
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	d400      	bmi.n	8001c80 <__aeabi_dsub+0xbc>
 8001c7e:	e12b      	b.n	8001ed8 <__aeabi_dsub+0x314>
 8001c80:	4653      	mov	r3, sl
 8001c82:	025a      	lsls	r2, r3, #9
 8001c84:	0a53      	lsrs	r3, r2, #9
 8001c86:	469a      	mov	sl, r3
 8001c88:	4653      	mov	r3, sl
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dsub+0xcc>
 8001c8e:	e166      	b.n	8001f5e <__aeabi_dsub+0x39a>
 8001c90:	4650      	mov	r0, sl
 8001c92:	f000 fbc3 	bl	800241c <__clzsi2>
 8001c96:	0003      	movs	r3, r0
 8001c98:	3b08      	subs	r3, #8
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	0020      	movs	r0, r4
 8001c9e:	1ad2      	subs	r2, r2, r3
 8001ca0:	4651      	mov	r1, sl
 8001ca2:	40d0      	lsrs	r0, r2
 8001ca4:	4099      	lsls	r1, r3
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	409c      	lsls	r4, r3
 8001caa:	430a      	orrs	r2, r1
 8001cac:	429e      	cmp	r6, r3
 8001cae:	dd00      	ble.n	8001cb2 <__aeabi_dsub+0xee>
 8001cb0:	e164      	b.n	8001f7c <__aeabi_dsub+0x3b8>
 8001cb2:	1b9b      	subs	r3, r3, r6
 8001cb4:	1c59      	adds	r1, r3, #1
 8001cb6:	291f      	cmp	r1, #31
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dsub+0xf8>
 8001cba:	e0fe      	b.n	8001eba <__aeabi_dsub+0x2f6>
 8001cbc:	2320      	movs	r3, #32
 8001cbe:	0010      	movs	r0, r2
 8001cc0:	0026      	movs	r6, r4
 8001cc2:	1a5b      	subs	r3, r3, r1
 8001cc4:	409c      	lsls	r4, r3
 8001cc6:	4098      	lsls	r0, r3
 8001cc8:	40ce      	lsrs	r6, r1
 8001cca:	40ca      	lsrs	r2, r1
 8001ccc:	1e63      	subs	r3, r4, #1
 8001cce:	419c      	sbcs	r4, r3
 8001cd0:	4330      	orrs	r0, r6
 8001cd2:	4692      	mov	sl, r2
 8001cd4:	2600      	movs	r6, #0
 8001cd6:	4304      	orrs	r4, r0
 8001cd8:	0763      	lsls	r3, r4, #29
 8001cda:	d009      	beq.n	8001cf0 <__aeabi_dsub+0x12c>
 8001cdc:	230f      	movs	r3, #15
 8001cde:	4023      	ands	r3, r4
 8001ce0:	2b04      	cmp	r3, #4
 8001ce2:	d005      	beq.n	8001cf0 <__aeabi_dsub+0x12c>
 8001ce4:	1d23      	adds	r3, r4, #4
 8001ce6:	42a3      	cmp	r3, r4
 8001ce8:	41a4      	sbcs	r4, r4
 8001cea:	4264      	negs	r4, r4
 8001cec:	44a2      	add	sl, r4
 8001cee:	001c      	movs	r4, r3
 8001cf0:	4653      	mov	r3, sl
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	d400      	bmi.n	8001cf8 <__aeabi_dsub+0x134>
 8001cf6:	e0f2      	b.n	8001ede <__aeabi_dsub+0x31a>
 8001cf8:	4b8c      	ldr	r3, [pc, #560]	; (8001f2c <__aeabi_dsub+0x368>)
 8001cfa:	3601      	adds	r6, #1
 8001cfc:	429e      	cmp	r6, r3
 8001cfe:	d100      	bne.n	8001d02 <__aeabi_dsub+0x13e>
 8001d00:	e10f      	b.n	8001f22 <__aeabi_dsub+0x35e>
 8001d02:	4653      	mov	r3, sl
 8001d04:	498a      	ldr	r1, [pc, #552]	; (8001f30 <__aeabi_dsub+0x36c>)
 8001d06:	08e4      	lsrs	r4, r4, #3
 8001d08:	400b      	ands	r3, r1
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	075b      	lsls	r3, r3, #29
 8001d0e:	4323      	orrs	r3, r4
 8001d10:	0572      	lsls	r2, r6, #21
 8001d12:	024c      	lsls	r4, r1, #9
 8001d14:	0b24      	lsrs	r4, r4, #12
 8001d16:	0d52      	lsrs	r2, r2, #21
 8001d18:	0512      	lsls	r2, r2, #20
 8001d1a:	4322      	orrs	r2, r4
 8001d1c:	07ed      	lsls	r5, r5, #31
 8001d1e:	432a      	orrs	r2, r5
 8001d20:	0018      	movs	r0, r3
 8001d22:	0011      	movs	r1, r2
 8001d24:	b003      	add	sp, #12
 8001d26:	bcf0      	pop	{r4, r5, r6, r7}
 8001d28:	46bb      	mov	fp, r7
 8001d2a:	46b2      	mov	sl, r6
 8001d2c:	46a9      	mov	r9, r5
 8001d2e:	46a0      	mov	r8, r4
 8001d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d32:	1ab4      	subs	r4, r6, r2
 8001d34:	46a4      	mov	ip, r4
 8001d36:	2c00      	cmp	r4, #0
 8001d38:	dd59      	ble.n	8001dee <__aeabi_dsub+0x22a>
 8001d3a:	2a00      	cmp	r2, #0
 8001d3c:	d100      	bne.n	8001d40 <__aeabi_dsub+0x17c>
 8001d3e:	e0b0      	b.n	8001ea2 <__aeabi_dsub+0x2de>
 8001d40:	4556      	cmp	r6, sl
 8001d42:	d100      	bne.n	8001d46 <__aeabi_dsub+0x182>
 8001d44:	e0fa      	b.n	8001f3c <__aeabi_dsub+0x378>
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	0412      	lsls	r2, r2, #16
 8001d4a:	4317      	orrs	r7, r2
 8001d4c:	4662      	mov	r2, ip
 8001d4e:	2a38      	cmp	r2, #56	; 0x38
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_dsub+0x190>
 8001d52:	e0d4      	b.n	8001efe <__aeabi_dsub+0x33a>
 8001d54:	2a1f      	cmp	r2, #31
 8001d56:	dc00      	bgt.n	8001d5a <__aeabi_dsub+0x196>
 8001d58:	e1c0      	b.n	80020dc <__aeabi_dsub+0x518>
 8001d5a:	0039      	movs	r1, r7
 8001d5c:	3a20      	subs	r2, #32
 8001d5e:	40d1      	lsrs	r1, r2
 8001d60:	4662      	mov	r2, ip
 8001d62:	2a20      	cmp	r2, #32
 8001d64:	d006      	beq.n	8001d74 <__aeabi_dsub+0x1b0>
 8001d66:	4664      	mov	r4, ip
 8001d68:	2240      	movs	r2, #64	; 0x40
 8001d6a:	1b12      	subs	r2, r2, r4
 8001d6c:	003c      	movs	r4, r7
 8001d6e:	4094      	lsls	r4, r2
 8001d70:	4304      	orrs	r4, r0
 8001d72:	9401      	str	r4, [sp, #4]
 8001d74:	9c01      	ldr	r4, [sp, #4]
 8001d76:	1e62      	subs	r2, r4, #1
 8001d78:	4194      	sbcs	r4, r2
 8001d7a:	430c      	orrs	r4, r1
 8001d7c:	e0c3      	b.n	8001f06 <__aeabi_dsub+0x342>
 8001d7e:	003c      	movs	r4, r7
 8001d80:	4304      	orrs	r4, r0
 8001d82:	d02b      	beq.n	8001ddc <__aeabi_dsub+0x218>
 8001d84:	468b      	mov	fp, r1
 8001d86:	428d      	cmp	r5, r1
 8001d88:	d02e      	beq.n	8001de8 <__aeabi_dsub+0x224>
 8001d8a:	4c6a      	ldr	r4, [pc, #424]	; (8001f34 <__aeabi_dsub+0x370>)
 8001d8c:	46a4      	mov	ip, r4
 8001d8e:	44b4      	add	ip, r6
 8001d90:	4664      	mov	r4, ip
 8001d92:	2c00      	cmp	r4, #0
 8001d94:	d05f      	beq.n	8001e56 <__aeabi_dsub+0x292>
 8001d96:	1b94      	subs	r4, r2, r6
 8001d98:	46a4      	mov	ip, r4
 8001d9a:	2e00      	cmp	r6, #0
 8001d9c:	d000      	beq.n	8001da0 <__aeabi_dsub+0x1dc>
 8001d9e:	e120      	b.n	8001fe2 <__aeabi_dsub+0x41e>
 8001da0:	464c      	mov	r4, r9
 8001da2:	431c      	orrs	r4, r3
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dsub+0x1e4>
 8001da6:	e1c7      	b.n	8002138 <__aeabi_dsub+0x574>
 8001da8:	4661      	mov	r1, ip
 8001daa:	1e4c      	subs	r4, r1, #1
 8001dac:	2901      	cmp	r1, #1
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x1ee>
 8001db0:	e223      	b.n	80021fa <__aeabi_dsub+0x636>
 8001db2:	4d5e      	ldr	r5, [pc, #376]	; (8001f2c <__aeabi_dsub+0x368>)
 8001db4:	45ac      	cmp	ip, r5
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x1f6>
 8001db8:	e1d8      	b.n	800216c <__aeabi_dsub+0x5a8>
 8001dba:	46a4      	mov	ip, r4
 8001dbc:	e11a      	b.n	8001ff4 <__aeabi_dsub+0x430>
 8001dbe:	003a      	movs	r2, r7
 8001dc0:	4302      	orrs	r2, r0
 8001dc2:	d100      	bne.n	8001dc6 <__aeabi_dsub+0x202>
 8001dc4:	e0e4      	b.n	8001f90 <__aeabi_dsub+0x3cc>
 8001dc6:	0022      	movs	r2, r4
 8001dc8:	3a01      	subs	r2, #1
 8001dca:	2c01      	cmp	r4, #1
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x20c>
 8001dce:	e1c3      	b.n	8002158 <__aeabi_dsub+0x594>
 8001dd0:	4956      	ldr	r1, [pc, #344]	; (8001f2c <__aeabi_dsub+0x368>)
 8001dd2:	428c      	cmp	r4, r1
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x214>
 8001dd6:	e0b1      	b.n	8001f3c <__aeabi_dsub+0x378>
 8001dd8:	4694      	mov	ip, r2
 8001dda:	e72b      	b.n	8001c34 <__aeabi_dsub+0x70>
 8001ddc:	2401      	movs	r4, #1
 8001dde:	4061      	eors	r1, r4
 8001de0:	468b      	mov	fp, r1
 8001de2:	428d      	cmp	r5, r1
 8001de4:	d000      	beq.n	8001de8 <__aeabi_dsub+0x224>
 8001de6:	e716      	b.n	8001c16 <__aeabi_dsub+0x52>
 8001de8:	4952      	ldr	r1, [pc, #328]	; (8001f34 <__aeabi_dsub+0x370>)
 8001dea:	468c      	mov	ip, r1
 8001dec:	44b4      	add	ip, r6
 8001dee:	4664      	mov	r4, ip
 8001df0:	2c00      	cmp	r4, #0
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0x232>
 8001df4:	e0d3      	b.n	8001f9e <__aeabi_dsub+0x3da>
 8001df6:	1b91      	subs	r1, r2, r6
 8001df8:	468c      	mov	ip, r1
 8001dfa:	2e00      	cmp	r6, #0
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x23c>
 8001dfe:	e15e      	b.n	80020be <__aeabi_dsub+0x4fa>
 8001e00:	494a      	ldr	r1, [pc, #296]	; (8001f2c <__aeabi_dsub+0x368>)
 8001e02:	428a      	cmp	r2, r1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x244>
 8001e06:	e1be      	b.n	8002186 <__aeabi_dsub+0x5c2>
 8001e08:	2180      	movs	r1, #128	; 0x80
 8001e0a:	464c      	mov	r4, r9
 8001e0c:	0409      	lsls	r1, r1, #16
 8001e0e:	430c      	orrs	r4, r1
 8001e10:	46a1      	mov	r9, r4
 8001e12:	4661      	mov	r1, ip
 8001e14:	2938      	cmp	r1, #56	; 0x38
 8001e16:	dd00      	ble.n	8001e1a <__aeabi_dsub+0x256>
 8001e18:	e1ba      	b.n	8002190 <__aeabi_dsub+0x5cc>
 8001e1a:	291f      	cmp	r1, #31
 8001e1c:	dd00      	ble.n	8001e20 <__aeabi_dsub+0x25c>
 8001e1e:	e227      	b.n	8002270 <__aeabi_dsub+0x6ac>
 8001e20:	2420      	movs	r4, #32
 8001e22:	1a64      	subs	r4, r4, r1
 8001e24:	4649      	mov	r1, r9
 8001e26:	40a1      	lsls	r1, r4
 8001e28:	001e      	movs	r6, r3
 8001e2a:	4688      	mov	r8, r1
 8001e2c:	4661      	mov	r1, ip
 8001e2e:	40a3      	lsls	r3, r4
 8001e30:	40ce      	lsrs	r6, r1
 8001e32:	4641      	mov	r1, r8
 8001e34:	1e5c      	subs	r4, r3, #1
 8001e36:	41a3      	sbcs	r3, r4
 8001e38:	4331      	orrs	r1, r6
 8001e3a:	4319      	orrs	r1, r3
 8001e3c:	000c      	movs	r4, r1
 8001e3e:	4663      	mov	r3, ip
 8001e40:	4649      	mov	r1, r9
 8001e42:	40d9      	lsrs	r1, r3
 8001e44:	187f      	adds	r7, r7, r1
 8001e46:	1824      	adds	r4, r4, r0
 8001e48:	4284      	cmp	r4, r0
 8001e4a:	419b      	sbcs	r3, r3
 8001e4c:	425b      	negs	r3, r3
 8001e4e:	469a      	mov	sl, r3
 8001e50:	0016      	movs	r6, r2
 8001e52:	44ba      	add	sl, r7
 8001e54:	e05d      	b.n	8001f12 <__aeabi_dsub+0x34e>
 8001e56:	4c38      	ldr	r4, [pc, #224]	; (8001f38 <__aeabi_dsub+0x374>)
 8001e58:	1c72      	adds	r2, r6, #1
 8001e5a:	4222      	tst	r2, r4
 8001e5c:	d000      	beq.n	8001e60 <__aeabi_dsub+0x29c>
 8001e5e:	e0df      	b.n	8002020 <__aeabi_dsub+0x45c>
 8001e60:	464a      	mov	r2, r9
 8001e62:	431a      	orrs	r2, r3
 8001e64:	2e00      	cmp	r6, #0
 8001e66:	d000      	beq.n	8001e6a <__aeabi_dsub+0x2a6>
 8001e68:	e15c      	b.n	8002124 <__aeabi_dsub+0x560>
 8001e6a:	2a00      	cmp	r2, #0
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x2ac>
 8001e6e:	e1cf      	b.n	8002210 <__aeabi_dsub+0x64c>
 8001e70:	003a      	movs	r2, r7
 8001e72:	4302      	orrs	r2, r0
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dsub+0x2b4>
 8001e76:	e17f      	b.n	8002178 <__aeabi_dsub+0x5b4>
 8001e78:	1a1c      	subs	r4, r3, r0
 8001e7a:	464a      	mov	r2, r9
 8001e7c:	42a3      	cmp	r3, r4
 8001e7e:	4189      	sbcs	r1, r1
 8001e80:	1bd2      	subs	r2, r2, r7
 8001e82:	4249      	negs	r1, r1
 8001e84:	1a52      	subs	r2, r2, r1
 8001e86:	4692      	mov	sl, r2
 8001e88:	0212      	lsls	r2, r2, #8
 8001e8a:	d400      	bmi.n	8001e8e <__aeabi_dsub+0x2ca>
 8001e8c:	e20a      	b.n	80022a4 <__aeabi_dsub+0x6e0>
 8001e8e:	1ac4      	subs	r4, r0, r3
 8001e90:	42a0      	cmp	r0, r4
 8001e92:	4180      	sbcs	r0, r0
 8001e94:	464b      	mov	r3, r9
 8001e96:	4240      	negs	r0, r0
 8001e98:	1aff      	subs	r7, r7, r3
 8001e9a:	1a3b      	subs	r3, r7, r0
 8001e9c:	469a      	mov	sl, r3
 8001e9e:	465d      	mov	r5, fp
 8001ea0:	e71a      	b.n	8001cd8 <__aeabi_dsub+0x114>
 8001ea2:	003a      	movs	r2, r7
 8001ea4:	4302      	orrs	r2, r0
 8001ea6:	d073      	beq.n	8001f90 <__aeabi_dsub+0x3cc>
 8001ea8:	0022      	movs	r2, r4
 8001eaa:	3a01      	subs	r2, #1
 8001eac:	2c01      	cmp	r4, #1
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_dsub+0x2ee>
 8001eb0:	e0cb      	b.n	800204a <__aeabi_dsub+0x486>
 8001eb2:	4554      	cmp	r4, sl
 8001eb4:	d042      	beq.n	8001f3c <__aeabi_dsub+0x378>
 8001eb6:	4694      	mov	ip, r2
 8001eb8:	e748      	b.n	8001d4c <__aeabi_dsub+0x188>
 8001eba:	0010      	movs	r0, r2
 8001ebc:	3b1f      	subs	r3, #31
 8001ebe:	40d8      	lsrs	r0, r3
 8001ec0:	2920      	cmp	r1, #32
 8001ec2:	d003      	beq.n	8001ecc <__aeabi_dsub+0x308>
 8001ec4:	2340      	movs	r3, #64	; 0x40
 8001ec6:	1a5b      	subs	r3, r3, r1
 8001ec8:	409a      	lsls	r2, r3
 8001eca:	4314      	orrs	r4, r2
 8001ecc:	1e63      	subs	r3, r4, #1
 8001ece:	419c      	sbcs	r4, r3
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	2600      	movs	r6, #0
 8001ed4:	469a      	mov	sl, r3
 8001ed6:	4304      	orrs	r4, r0
 8001ed8:	0763      	lsls	r3, r4, #29
 8001eda:	d000      	beq.n	8001ede <__aeabi_dsub+0x31a>
 8001edc:	e6fe      	b.n	8001cdc <__aeabi_dsub+0x118>
 8001ede:	4652      	mov	r2, sl
 8001ee0:	08e3      	lsrs	r3, r4, #3
 8001ee2:	0752      	lsls	r2, r2, #29
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	4652      	mov	r2, sl
 8001ee8:	46b4      	mov	ip, r6
 8001eea:	08d2      	lsrs	r2, r2, #3
 8001eec:	490f      	ldr	r1, [pc, #60]	; (8001f2c <__aeabi_dsub+0x368>)
 8001eee:	458c      	cmp	ip, r1
 8001ef0:	d02a      	beq.n	8001f48 <__aeabi_dsub+0x384>
 8001ef2:	0312      	lsls	r2, r2, #12
 8001ef4:	0b14      	lsrs	r4, r2, #12
 8001ef6:	4662      	mov	r2, ip
 8001ef8:	0552      	lsls	r2, r2, #21
 8001efa:	0d52      	lsrs	r2, r2, #21
 8001efc:	e70c      	b.n	8001d18 <__aeabi_dsub+0x154>
 8001efe:	003c      	movs	r4, r7
 8001f00:	4304      	orrs	r4, r0
 8001f02:	1e62      	subs	r2, r4, #1
 8001f04:	4194      	sbcs	r4, r2
 8001f06:	18e4      	adds	r4, r4, r3
 8001f08:	429c      	cmp	r4, r3
 8001f0a:	4192      	sbcs	r2, r2
 8001f0c:	4252      	negs	r2, r2
 8001f0e:	444a      	add	r2, r9
 8001f10:	4692      	mov	sl, r2
 8001f12:	4653      	mov	r3, sl
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	d5df      	bpl.n	8001ed8 <__aeabi_dsub+0x314>
 8001f18:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <__aeabi_dsub+0x368>)
 8001f1a:	3601      	adds	r6, #1
 8001f1c:	429e      	cmp	r6, r3
 8001f1e:	d000      	beq.n	8001f22 <__aeabi_dsub+0x35e>
 8001f20:	e0a0      	b.n	8002064 <__aeabi_dsub+0x4a0>
 8001f22:	0032      	movs	r2, r6
 8001f24:	2400      	movs	r4, #0
 8001f26:	2300      	movs	r3, #0
 8001f28:	e6f6      	b.n	8001d18 <__aeabi_dsub+0x154>
 8001f2a:	46c0      	nop			; (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	ff7fffff 	.word	0xff7fffff
 8001f34:	fffff801 	.word	0xfffff801
 8001f38:	000007fe 	.word	0x000007fe
 8001f3c:	08db      	lsrs	r3, r3, #3
 8001f3e:	464a      	mov	r2, r9
 8001f40:	0752      	lsls	r2, r2, #29
 8001f42:	4313      	orrs	r3, r2
 8001f44:	464a      	mov	r2, r9
 8001f46:	08d2      	lsrs	r2, r2, #3
 8001f48:	0019      	movs	r1, r3
 8001f4a:	4311      	orrs	r1, r2
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x38c>
 8001f4e:	e1b5      	b.n	80022bc <__aeabi_dsub+0x6f8>
 8001f50:	2480      	movs	r4, #128	; 0x80
 8001f52:	0324      	lsls	r4, r4, #12
 8001f54:	4314      	orrs	r4, r2
 8001f56:	0324      	lsls	r4, r4, #12
 8001f58:	4ad5      	ldr	r2, [pc, #852]	; (80022b0 <__aeabi_dsub+0x6ec>)
 8001f5a:	0b24      	lsrs	r4, r4, #12
 8001f5c:	e6dc      	b.n	8001d18 <__aeabi_dsub+0x154>
 8001f5e:	0020      	movs	r0, r4
 8001f60:	f000 fa5c 	bl	800241c <__clzsi2>
 8001f64:	0003      	movs	r3, r0
 8001f66:	3318      	adds	r3, #24
 8001f68:	2b1f      	cmp	r3, #31
 8001f6a:	dc00      	bgt.n	8001f6e <__aeabi_dsub+0x3aa>
 8001f6c:	e695      	b.n	8001c9a <__aeabi_dsub+0xd6>
 8001f6e:	0022      	movs	r2, r4
 8001f70:	3808      	subs	r0, #8
 8001f72:	4082      	lsls	r2, r0
 8001f74:	2400      	movs	r4, #0
 8001f76:	429e      	cmp	r6, r3
 8001f78:	dc00      	bgt.n	8001f7c <__aeabi_dsub+0x3b8>
 8001f7a:	e69a      	b.n	8001cb2 <__aeabi_dsub+0xee>
 8001f7c:	1af6      	subs	r6, r6, r3
 8001f7e:	4bcd      	ldr	r3, [pc, #820]	; (80022b4 <__aeabi_dsub+0x6f0>)
 8001f80:	401a      	ands	r2, r3
 8001f82:	4692      	mov	sl, r2
 8001f84:	e6a8      	b.n	8001cd8 <__aeabi_dsub+0x114>
 8001f86:	003c      	movs	r4, r7
 8001f88:	4304      	orrs	r4, r0
 8001f8a:	1e62      	subs	r2, r4, #1
 8001f8c:	4194      	sbcs	r4, r2
 8001f8e:	e66c      	b.n	8001c6a <__aeabi_dsub+0xa6>
 8001f90:	464a      	mov	r2, r9
 8001f92:	08db      	lsrs	r3, r3, #3
 8001f94:	0752      	lsls	r2, r2, #29
 8001f96:	4313      	orrs	r3, r2
 8001f98:	464a      	mov	r2, r9
 8001f9a:	08d2      	lsrs	r2, r2, #3
 8001f9c:	e7a6      	b.n	8001eec <__aeabi_dsub+0x328>
 8001f9e:	4cc6      	ldr	r4, [pc, #792]	; (80022b8 <__aeabi_dsub+0x6f4>)
 8001fa0:	1c72      	adds	r2, r6, #1
 8001fa2:	4222      	tst	r2, r4
 8001fa4:	d000      	beq.n	8001fa8 <__aeabi_dsub+0x3e4>
 8001fa6:	e0ac      	b.n	8002102 <__aeabi_dsub+0x53e>
 8001fa8:	464a      	mov	r2, r9
 8001faa:	431a      	orrs	r2, r3
 8001fac:	2e00      	cmp	r6, #0
 8001fae:	d000      	beq.n	8001fb2 <__aeabi_dsub+0x3ee>
 8001fb0:	e105      	b.n	80021be <__aeabi_dsub+0x5fa>
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x3f4>
 8001fb6:	e156      	b.n	8002266 <__aeabi_dsub+0x6a2>
 8001fb8:	003a      	movs	r2, r7
 8001fba:	4302      	orrs	r2, r0
 8001fbc:	d100      	bne.n	8001fc0 <__aeabi_dsub+0x3fc>
 8001fbe:	e0db      	b.n	8002178 <__aeabi_dsub+0x5b4>
 8001fc0:	181c      	adds	r4, r3, r0
 8001fc2:	429c      	cmp	r4, r3
 8001fc4:	419b      	sbcs	r3, r3
 8001fc6:	444f      	add	r7, r9
 8001fc8:	46ba      	mov	sl, r7
 8001fca:	425b      	negs	r3, r3
 8001fcc:	449a      	add	sl, r3
 8001fce:	4653      	mov	r3, sl
 8001fd0:	021b      	lsls	r3, r3, #8
 8001fd2:	d400      	bmi.n	8001fd6 <__aeabi_dsub+0x412>
 8001fd4:	e780      	b.n	8001ed8 <__aeabi_dsub+0x314>
 8001fd6:	4652      	mov	r2, sl
 8001fd8:	4bb6      	ldr	r3, [pc, #728]	; (80022b4 <__aeabi_dsub+0x6f0>)
 8001fda:	2601      	movs	r6, #1
 8001fdc:	401a      	ands	r2, r3
 8001fde:	4692      	mov	sl, r2
 8001fe0:	e77a      	b.n	8001ed8 <__aeabi_dsub+0x314>
 8001fe2:	4cb3      	ldr	r4, [pc, #716]	; (80022b0 <__aeabi_dsub+0x6ec>)
 8001fe4:	42a2      	cmp	r2, r4
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x426>
 8001fe8:	e0c0      	b.n	800216c <__aeabi_dsub+0x5a8>
 8001fea:	2480      	movs	r4, #128	; 0x80
 8001fec:	464d      	mov	r5, r9
 8001fee:	0424      	lsls	r4, r4, #16
 8001ff0:	4325      	orrs	r5, r4
 8001ff2:	46a9      	mov	r9, r5
 8001ff4:	4664      	mov	r4, ip
 8001ff6:	2c38      	cmp	r4, #56	; 0x38
 8001ff8:	dc53      	bgt.n	80020a2 <__aeabi_dsub+0x4de>
 8001ffa:	4661      	mov	r1, ip
 8001ffc:	2c1f      	cmp	r4, #31
 8001ffe:	dd00      	ble.n	8002002 <__aeabi_dsub+0x43e>
 8002000:	e0cd      	b.n	800219e <__aeabi_dsub+0x5da>
 8002002:	2520      	movs	r5, #32
 8002004:	001e      	movs	r6, r3
 8002006:	1b2d      	subs	r5, r5, r4
 8002008:	464c      	mov	r4, r9
 800200a:	40ab      	lsls	r3, r5
 800200c:	40ac      	lsls	r4, r5
 800200e:	40ce      	lsrs	r6, r1
 8002010:	1e5d      	subs	r5, r3, #1
 8002012:	41ab      	sbcs	r3, r5
 8002014:	4334      	orrs	r4, r6
 8002016:	4323      	orrs	r3, r4
 8002018:	464c      	mov	r4, r9
 800201a:	40cc      	lsrs	r4, r1
 800201c:	1b3f      	subs	r7, r7, r4
 800201e:	e045      	b.n	80020ac <__aeabi_dsub+0x4e8>
 8002020:	464a      	mov	r2, r9
 8002022:	1a1c      	subs	r4, r3, r0
 8002024:	1bd1      	subs	r1, r2, r7
 8002026:	42a3      	cmp	r3, r4
 8002028:	4192      	sbcs	r2, r2
 800202a:	4252      	negs	r2, r2
 800202c:	4692      	mov	sl, r2
 800202e:	000a      	movs	r2, r1
 8002030:	4651      	mov	r1, sl
 8002032:	1a52      	subs	r2, r2, r1
 8002034:	4692      	mov	sl, r2
 8002036:	0212      	lsls	r2, r2, #8
 8002038:	d500      	bpl.n	800203c <__aeabi_dsub+0x478>
 800203a:	e083      	b.n	8002144 <__aeabi_dsub+0x580>
 800203c:	4653      	mov	r3, sl
 800203e:	4323      	orrs	r3, r4
 8002040:	d000      	beq.n	8002044 <__aeabi_dsub+0x480>
 8002042:	e621      	b.n	8001c88 <__aeabi_dsub+0xc4>
 8002044:	2200      	movs	r2, #0
 8002046:	2500      	movs	r5, #0
 8002048:	e753      	b.n	8001ef2 <__aeabi_dsub+0x32e>
 800204a:	181c      	adds	r4, r3, r0
 800204c:	429c      	cmp	r4, r3
 800204e:	419b      	sbcs	r3, r3
 8002050:	444f      	add	r7, r9
 8002052:	46ba      	mov	sl, r7
 8002054:	425b      	negs	r3, r3
 8002056:	449a      	add	sl, r3
 8002058:	4653      	mov	r3, sl
 800205a:	2601      	movs	r6, #1
 800205c:	021b      	lsls	r3, r3, #8
 800205e:	d400      	bmi.n	8002062 <__aeabi_dsub+0x49e>
 8002060:	e73a      	b.n	8001ed8 <__aeabi_dsub+0x314>
 8002062:	2602      	movs	r6, #2
 8002064:	4652      	mov	r2, sl
 8002066:	4b93      	ldr	r3, [pc, #588]	; (80022b4 <__aeabi_dsub+0x6f0>)
 8002068:	2101      	movs	r1, #1
 800206a:	401a      	ands	r2, r3
 800206c:	0013      	movs	r3, r2
 800206e:	4021      	ands	r1, r4
 8002070:	0862      	lsrs	r2, r4, #1
 8002072:	430a      	orrs	r2, r1
 8002074:	07dc      	lsls	r4, r3, #31
 8002076:	085b      	lsrs	r3, r3, #1
 8002078:	469a      	mov	sl, r3
 800207a:	4314      	orrs	r4, r2
 800207c:	e62c      	b.n	8001cd8 <__aeabi_dsub+0x114>
 800207e:	0039      	movs	r1, r7
 8002080:	3a20      	subs	r2, #32
 8002082:	40d1      	lsrs	r1, r2
 8002084:	4662      	mov	r2, ip
 8002086:	2a20      	cmp	r2, #32
 8002088:	d006      	beq.n	8002098 <__aeabi_dsub+0x4d4>
 800208a:	4664      	mov	r4, ip
 800208c:	2240      	movs	r2, #64	; 0x40
 800208e:	1b12      	subs	r2, r2, r4
 8002090:	003c      	movs	r4, r7
 8002092:	4094      	lsls	r4, r2
 8002094:	4304      	orrs	r4, r0
 8002096:	9401      	str	r4, [sp, #4]
 8002098:	9c01      	ldr	r4, [sp, #4]
 800209a:	1e62      	subs	r2, r4, #1
 800209c:	4194      	sbcs	r4, r2
 800209e:	430c      	orrs	r4, r1
 80020a0:	e5e3      	b.n	8001c6a <__aeabi_dsub+0xa6>
 80020a2:	4649      	mov	r1, r9
 80020a4:	4319      	orrs	r1, r3
 80020a6:	000b      	movs	r3, r1
 80020a8:	1e5c      	subs	r4, r3, #1
 80020aa:	41a3      	sbcs	r3, r4
 80020ac:	1ac4      	subs	r4, r0, r3
 80020ae:	42a0      	cmp	r0, r4
 80020b0:	419b      	sbcs	r3, r3
 80020b2:	425b      	negs	r3, r3
 80020b4:	1afb      	subs	r3, r7, r3
 80020b6:	469a      	mov	sl, r3
 80020b8:	465d      	mov	r5, fp
 80020ba:	0016      	movs	r6, r2
 80020bc:	e5dc      	b.n	8001c78 <__aeabi_dsub+0xb4>
 80020be:	4649      	mov	r1, r9
 80020c0:	4319      	orrs	r1, r3
 80020c2:	d100      	bne.n	80020c6 <__aeabi_dsub+0x502>
 80020c4:	e0ae      	b.n	8002224 <__aeabi_dsub+0x660>
 80020c6:	4661      	mov	r1, ip
 80020c8:	4664      	mov	r4, ip
 80020ca:	3901      	subs	r1, #1
 80020cc:	2c01      	cmp	r4, #1
 80020ce:	d100      	bne.n	80020d2 <__aeabi_dsub+0x50e>
 80020d0:	e0e0      	b.n	8002294 <__aeabi_dsub+0x6d0>
 80020d2:	4c77      	ldr	r4, [pc, #476]	; (80022b0 <__aeabi_dsub+0x6ec>)
 80020d4:	45a4      	cmp	ip, r4
 80020d6:	d056      	beq.n	8002186 <__aeabi_dsub+0x5c2>
 80020d8:	468c      	mov	ip, r1
 80020da:	e69a      	b.n	8001e12 <__aeabi_dsub+0x24e>
 80020dc:	4661      	mov	r1, ip
 80020de:	2220      	movs	r2, #32
 80020e0:	003c      	movs	r4, r7
 80020e2:	1a52      	subs	r2, r2, r1
 80020e4:	4094      	lsls	r4, r2
 80020e6:	0001      	movs	r1, r0
 80020e8:	4090      	lsls	r0, r2
 80020ea:	46a0      	mov	r8, r4
 80020ec:	4664      	mov	r4, ip
 80020ee:	1e42      	subs	r2, r0, #1
 80020f0:	4190      	sbcs	r0, r2
 80020f2:	4662      	mov	r2, ip
 80020f4:	40e1      	lsrs	r1, r4
 80020f6:	4644      	mov	r4, r8
 80020f8:	40d7      	lsrs	r7, r2
 80020fa:	430c      	orrs	r4, r1
 80020fc:	4304      	orrs	r4, r0
 80020fe:	44b9      	add	r9, r7
 8002100:	e701      	b.n	8001f06 <__aeabi_dsub+0x342>
 8002102:	496b      	ldr	r1, [pc, #428]	; (80022b0 <__aeabi_dsub+0x6ec>)
 8002104:	428a      	cmp	r2, r1
 8002106:	d100      	bne.n	800210a <__aeabi_dsub+0x546>
 8002108:	e70c      	b.n	8001f24 <__aeabi_dsub+0x360>
 800210a:	1818      	adds	r0, r3, r0
 800210c:	4298      	cmp	r0, r3
 800210e:	419b      	sbcs	r3, r3
 8002110:	444f      	add	r7, r9
 8002112:	425b      	negs	r3, r3
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	07dc      	lsls	r4, r3, #31
 8002118:	0840      	lsrs	r0, r0, #1
 800211a:	085b      	lsrs	r3, r3, #1
 800211c:	469a      	mov	sl, r3
 800211e:	0016      	movs	r6, r2
 8002120:	4304      	orrs	r4, r0
 8002122:	e6d9      	b.n	8001ed8 <__aeabi_dsub+0x314>
 8002124:	2a00      	cmp	r2, #0
 8002126:	d000      	beq.n	800212a <__aeabi_dsub+0x566>
 8002128:	e081      	b.n	800222e <__aeabi_dsub+0x66a>
 800212a:	003b      	movs	r3, r7
 800212c:	4303      	orrs	r3, r0
 800212e:	d11d      	bne.n	800216c <__aeabi_dsub+0x5a8>
 8002130:	2280      	movs	r2, #128	; 0x80
 8002132:	2500      	movs	r5, #0
 8002134:	0312      	lsls	r2, r2, #12
 8002136:	e70b      	b.n	8001f50 <__aeabi_dsub+0x38c>
 8002138:	08c0      	lsrs	r0, r0, #3
 800213a:	077b      	lsls	r3, r7, #29
 800213c:	465d      	mov	r5, fp
 800213e:	4303      	orrs	r3, r0
 8002140:	08fa      	lsrs	r2, r7, #3
 8002142:	e6d3      	b.n	8001eec <__aeabi_dsub+0x328>
 8002144:	1ac4      	subs	r4, r0, r3
 8002146:	42a0      	cmp	r0, r4
 8002148:	4180      	sbcs	r0, r0
 800214a:	464b      	mov	r3, r9
 800214c:	4240      	negs	r0, r0
 800214e:	1aff      	subs	r7, r7, r3
 8002150:	1a3b      	subs	r3, r7, r0
 8002152:	469a      	mov	sl, r3
 8002154:	465d      	mov	r5, fp
 8002156:	e597      	b.n	8001c88 <__aeabi_dsub+0xc4>
 8002158:	1a1c      	subs	r4, r3, r0
 800215a:	464a      	mov	r2, r9
 800215c:	42a3      	cmp	r3, r4
 800215e:	419b      	sbcs	r3, r3
 8002160:	1bd7      	subs	r7, r2, r7
 8002162:	425b      	negs	r3, r3
 8002164:	1afb      	subs	r3, r7, r3
 8002166:	469a      	mov	sl, r3
 8002168:	2601      	movs	r6, #1
 800216a:	e585      	b.n	8001c78 <__aeabi_dsub+0xb4>
 800216c:	08c0      	lsrs	r0, r0, #3
 800216e:	077b      	lsls	r3, r7, #29
 8002170:	465d      	mov	r5, fp
 8002172:	4303      	orrs	r3, r0
 8002174:	08fa      	lsrs	r2, r7, #3
 8002176:	e6e7      	b.n	8001f48 <__aeabi_dsub+0x384>
 8002178:	464a      	mov	r2, r9
 800217a:	08db      	lsrs	r3, r3, #3
 800217c:	0752      	lsls	r2, r2, #29
 800217e:	4313      	orrs	r3, r2
 8002180:	464a      	mov	r2, r9
 8002182:	08d2      	lsrs	r2, r2, #3
 8002184:	e6b5      	b.n	8001ef2 <__aeabi_dsub+0x32e>
 8002186:	08c0      	lsrs	r0, r0, #3
 8002188:	077b      	lsls	r3, r7, #29
 800218a:	4303      	orrs	r3, r0
 800218c:	08fa      	lsrs	r2, r7, #3
 800218e:	e6db      	b.n	8001f48 <__aeabi_dsub+0x384>
 8002190:	4649      	mov	r1, r9
 8002192:	4319      	orrs	r1, r3
 8002194:	000b      	movs	r3, r1
 8002196:	1e59      	subs	r1, r3, #1
 8002198:	418b      	sbcs	r3, r1
 800219a:	001c      	movs	r4, r3
 800219c:	e653      	b.n	8001e46 <__aeabi_dsub+0x282>
 800219e:	464d      	mov	r5, r9
 80021a0:	3c20      	subs	r4, #32
 80021a2:	40e5      	lsrs	r5, r4
 80021a4:	2920      	cmp	r1, #32
 80021a6:	d005      	beq.n	80021b4 <__aeabi_dsub+0x5f0>
 80021a8:	2440      	movs	r4, #64	; 0x40
 80021aa:	1a64      	subs	r4, r4, r1
 80021ac:	4649      	mov	r1, r9
 80021ae:	40a1      	lsls	r1, r4
 80021b0:	430b      	orrs	r3, r1
 80021b2:	4698      	mov	r8, r3
 80021b4:	4643      	mov	r3, r8
 80021b6:	1e5c      	subs	r4, r3, #1
 80021b8:	41a3      	sbcs	r3, r4
 80021ba:	432b      	orrs	r3, r5
 80021bc:	e776      	b.n	80020ac <__aeabi_dsub+0x4e8>
 80021be:	2a00      	cmp	r2, #0
 80021c0:	d0e1      	beq.n	8002186 <__aeabi_dsub+0x5c2>
 80021c2:	003a      	movs	r2, r7
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	4302      	orrs	r2, r0
 80021c8:	d100      	bne.n	80021cc <__aeabi_dsub+0x608>
 80021ca:	e6b8      	b.n	8001f3e <__aeabi_dsub+0x37a>
 80021cc:	464a      	mov	r2, r9
 80021ce:	0752      	lsls	r2, r2, #29
 80021d0:	2480      	movs	r4, #128	; 0x80
 80021d2:	4313      	orrs	r3, r2
 80021d4:	464a      	mov	r2, r9
 80021d6:	0324      	lsls	r4, r4, #12
 80021d8:	08d2      	lsrs	r2, r2, #3
 80021da:	4222      	tst	r2, r4
 80021dc:	d007      	beq.n	80021ee <__aeabi_dsub+0x62a>
 80021de:	08fe      	lsrs	r6, r7, #3
 80021e0:	4226      	tst	r6, r4
 80021e2:	d104      	bne.n	80021ee <__aeabi_dsub+0x62a>
 80021e4:	465d      	mov	r5, fp
 80021e6:	0032      	movs	r2, r6
 80021e8:	08c3      	lsrs	r3, r0, #3
 80021ea:	077f      	lsls	r7, r7, #29
 80021ec:	433b      	orrs	r3, r7
 80021ee:	0f59      	lsrs	r1, r3, #29
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	0749      	lsls	r1, r1, #29
 80021f4:	08db      	lsrs	r3, r3, #3
 80021f6:	430b      	orrs	r3, r1
 80021f8:	e6a6      	b.n	8001f48 <__aeabi_dsub+0x384>
 80021fa:	1ac4      	subs	r4, r0, r3
 80021fc:	42a0      	cmp	r0, r4
 80021fe:	4180      	sbcs	r0, r0
 8002200:	464b      	mov	r3, r9
 8002202:	4240      	negs	r0, r0
 8002204:	1aff      	subs	r7, r7, r3
 8002206:	1a3b      	subs	r3, r7, r0
 8002208:	469a      	mov	sl, r3
 800220a:	465d      	mov	r5, fp
 800220c:	2601      	movs	r6, #1
 800220e:	e533      	b.n	8001c78 <__aeabi_dsub+0xb4>
 8002210:	003b      	movs	r3, r7
 8002212:	4303      	orrs	r3, r0
 8002214:	d100      	bne.n	8002218 <__aeabi_dsub+0x654>
 8002216:	e715      	b.n	8002044 <__aeabi_dsub+0x480>
 8002218:	08c0      	lsrs	r0, r0, #3
 800221a:	077b      	lsls	r3, r7, #29
 800221c:	465d      	mov	r5, fp
 800221e:	4303      	orrs	r3, r0
 8002220:	08fa      	lsrs	r2, r7, #3
 8002222:	e666      	b.n	8001ef2 <__aeabi_dsub+0x32e>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	077b      	lsls	r3, r7, #29
 8002228:	4303      	orrs	r3, r0
 800222a:	08fa      	lsrs	r2, r7, #3
 800222c:	e65e      	b.n	8001eec <__aeabi_dsub+0x328>
 800222e:	003a      	movs	r2, r7
 8002230:	08db      	lsrs	r3, r3, #3
 8002232:	4302      	orrs	r2, r0
 8002234:	d100      	bne.n	8002238 <__aeabi_dsub+0x674>
 8002236:	e682      	b.n	8001f3e <__aeabi_dsub+0x37a>
 8002238:	464a      	mov	r2, r9
 800223a:	0752      	lsls	r2, r2, #29
 800223c:	2480      	movs	r4, #128	; 0x80
 800223e:	4313      	orrs	r3, r2
 8002240:	464a      	mov	r2, r9
 8002242:	0324      	lsls	r4, r4, #12
 8002244:	08d2      	lsrs	r2, r2, #3
 8002246:	4222      	tst	r2, r4
 8002248:	d007      	beq.n	800225a <__aeabi_dsub+0x696>
 800224a:	08fe      	lsrs	r6, r7, #3
 800224c:	4226      	tst	r6, r4
 800224e:	d104      	bne.n	800225a <__aeabi_dsub+0x696>
 8002250:	465d      	mov	r5, fp
 8002252:	0032      	movs	r2, r6
 8002254:	08c3      	lsrs	r3, r0, #3
 8002256:	077f      	lsls	r7, r7, #29
 8002258:	433b      	orrs	r3, r7
 800225a:	0f59      	lsrs	r1, r3, #29
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	08db      	lsrs	r3, r3, #3
 8002260:	0749      	lsls	r1, r1, #29
 8002262:	430b      	orrs	r3, r1
 8002264:	e670      	b.n	8001f48 <__aeabi_dsub+0x384>
 8002266:	08c0      	lsrs	r0, r0, #3
 8002268:	077b      	lsls	r3, r7, #29
 800226a:	4303      	orrs	r3, r0
 800226c:	08fa      	lsrs	r2, r7, #3
 800226e:	e640      	b.n	8001ef2 <__aeabi_dsub+0x32e>
 8002270:	464c      	mov	r4, r9
 8002272:	3920      	subs	r1, #32
 8002274:	40cc      	lsrs	r4, r1
 8002276:	4661      	mov	r1, ip
 8002278:	2920      	cmp	r1, #32
 800227a:	d006      	beq.n	800228a <__aeabi_dsub+0x6c6>
 800227c:	4666      	mov	r6, ip
 800227e:	2140      	movs	r1, #64	; 0x40
 8002280:	1b89      	subs	r1, r1, r6
 8002282:	464e      	mov	r6, r9
 8002284:	408e      	lsls	r6, r1
 8002286:	4333      	orrs	r3, r6
 8002288:	4698      	mov	r8, r3
 800228a:	4643      	mov	r3, r8
 800228c:	1e59      	subs	r1, r3, #1
 800228e:	418b      	sbcs	r3, r1
 8002290:	431c      	orrs	r4, r3
 8002292:	e5d8      	b.n	8001e46 <__aeabi_dsub+0x282>
 8002294:	181c      	adds	r4, r3, r0
 8002296:	4284      	cmp	r4, r0
 8002298:	4180      	sbcs	r0, r0
 800229a:	444f      	add	r7, r9
 800229c:	46ba      	mov	sl, r7
 800229e:	4240      	negs	r0, r0
 80022a0:	4482      	add	sl, r0
 80022a2:	e6d9      	b.n	8002058 <__aeabi_dsub+0x494>
 80022a4:	4653      	mov	r3, sl
 80022a6:	4323      	orrs	r3, r4
 80022a8:	d100      	bne.n	80022ac <__aeabi_dsub+0x6e8>
 80022aa:	e6cb      	b.n	8002044 <__aeabi_dsub+0x480>
 80022ac:	e614      	b.n	8001ed8 <__aeabi_dsub+0x314>
 80022ae:	46c0      	nop			; (mov r8, r8)
 80022b0:	000007ff 	.word	0x000007ff
 80022b4:	ff7fffff 	.word	0xff7fffff
 80022b8:	000007fe 	.word	0x000007fe
 80022bc:	2300      	movs	r3, #0
 80022be:	4a01      	ldr	r2, [pc, #4]	; (80022c4 <__aeabi_dsub+0x700>)
 80022c0:	001c      	movs	r4, r3
 80022c2:	e529      	b.n	8001d18 <__aeabi_dsub+0x154>
 80022c4:	000007ff 	.word	0x000007ff

080022c8 <__aeabi_dcmpun>:
 80022c8:	b570      	push	{r4, r5, r6, lr}
 80022ca:	0005      	movs	r5, r0
 80022cc:	480c      	ldr	r0, [pc, #48]	; (8002300 <__aeabi_dcmpun+0x38>)
 80022ce:	031c      	lsls	r4, r3, #12
 80022d0:	0016      	movs	r6, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	030a      	lsls	r2, r1, #12
 80022d6:	0049      	lsls	r1, r1, #1
 80022d8:	0b12      	lsrs	r2, r2, #12
 80022da:	0d49      	lsrs	r1, r1, #21
 80022dc:	0b24      	lsrs	r4, r4, #12
 80022de:	0d5b      	lsrs	r3, r3, #21
 80022e0:	4281      	cmp	r1, r0
 80022e2:	d008      	beq.n	80022f6 <__aeabi_dcmpun+0x2e>
 80022e4:	4a06      	ldr	r2, [pc, #24]	; (8002300 <__aeabi_dcmpun+0x38>)
 80022e6:	2000      	movs	r0, #0
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d103      	bne.n	80022f4 <__aeabi_dcmpun+0x2c>
 80022ec:	0020      	movs	r0, r4
 80022ee:	4330      	orrs	r0, r6
 80022f0:	1e43      	subs	r3, r0, #1
 80022f2:	4198      	sbcs	r0, r3
 80022f4:	bd70      	pop	{r4, r5, r6, pc}
 80022f6:	2001      	movs	r0, #1
 80022f8:	432a      	orrs	r2, r5
 80022fa:	d1fb      	bne.n	80022f4 <__aeabi_dcmpun+0x2c>
 80022fc:	e7f2      	b.n	80022e4 <__aeabi_dcmpun+0x1c>
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	000007ff 	.word	0x000007ff

08002304 <__aeabi_d2iz>:
 8002304:	000a      	movs	r2, r1
 8002306:	b530      	push	{r4, r5, lr}
 8002308:	4c13      	ldr	r4, [pc, #76]	; (8002358 <__aeabi_d2iz+0x54>)
 800230a:	0053      	lsls	r3, r2, #1
 800230c:	0309      	lsls	r1, r1, #12
 800230e:	0005      	movs	r5, r0
 8002310:	0b09      	lsrs	r1, r1, #12
 8002312:	2000      	movs	r0, #0
 8002314:	0d5b      	lsrs	r3, r3, #21
 8002316:	0fd2      	lsrs	r2, r2, #31
 8002318:	42a3      	cmp	r3, r4
 800231a:	dd04      	ble.n	8002326 <__aeabi_d2iz+0x22>
 800231c:	480f      	ldr	r0, [pc, #60]	; (800235c <__aeabi_d2iz+0x58>)
 800231e:	4283      	cmp	r3, r0
 8002320:	dd02      	ble.n	8002328 <__aeabi_d2iz+0x24>
 8002322:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <__aeabi_d2iz+0x5c>)
 8002324:	18d0      	adds	r0, r2, r3
 8002326:	bd30      	pop	{r4, r5, pc}
 8002328:	2080      	movs	r0, #128	; 0x80
 800232a:	0340      	lsls	r0, r0, #13
 800232c:	4301      	orrs	r1, r0
 800232e:	480d      	ldr	r0, [pc, #52]	; (8002364 <__aeabi_d2iz+0x60>)
 8002330:	1ac0      	subs	r0, r0, r3
 8002332:	281f      	cmp	r0, #31
 8002334:	dd08      	ble.n	8002348 <__aeabi_d2iz+0x44>
 8002336:	480c      	ldr	r0, [pc, #48]	; (8002368 <__aeabi_d2iz+0x64>)
 8002338:	1ac3      	subs	r3, r0, r3
 800233a:	40d9      	lsrs	r1, r3
 800233c:	000b      	movs	r3, r1
 800233e:	4258      	negs	r0, r3
 8002340:	2a00      	cmp	r2, #0
 8002342:	d1f0      	bne.n	8002326 <__aeabi_d2iz+0x22>
 8002344:	0018      	movs	r0, r3
 8002346:	e7ee      	b.n	8002326 <__aeabi_d2iz+0x22>
 8002348:	4c08      	ldr	r4, [pc, #32]	; (800236c <__aeabi_d2iz+0x68>)
 800234a:	40c5      	lsrs	r5, r0
 800234c:	46a4      	mov	ip, r4
 800234e:	4463      	add	r3, ip
 8002350:	4099      	lsls	r1, r3
 8002352:	000b      	movs	r3, r1
 8002354:	432b      	orrs	r3, r5
 8002356:	e7f2      	b.n	800233e <__aeabi_d2iz+0x3a>
 8002358:	000003fe 	.word	0x000003fe
 800235c:	0000041d 	.word	0x0000041d
 8002360:	7fffffff 	.word	0x7fffffff
 8002364:	00000433 	.word	0x00000433
 8002368:	00000413 	.word	0x00000413
 800236c:	fffffbed 	.word	0xfffffbed

08002370 <__aeabi_i2d>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	2800      	cmp	r0, #0
 8002374:	d016      	beq.n	80023a4 <__aeabi_i2d+0x34>
 8002376:	17c3      	asrs	r3, r0, #31
 8002378:	18c5      	adds	r5, r0, r3
 800237a:	405d      	eors	r5, r3
 800237c:	0fc4      	lsrs	r4, r0, #31
 800237e:	0028      	movs	r0, r5
 8002380:	f000 f84c 	bl	800241c <__clzsi2>
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <__aeabi_i2d+0x5c>)
 8002386:	1a1b      	subs	r3, r3, r0
 8002388:	280a      	cmp	r0, #10
 800238a:	dc16      	bgt.n	80023ba <__aeabi_i2d+0x4a>
 800238c:	0002      	movs	r2, r0
 800238e:	002e      	movs	r6, r5
 8002390:	3215      	adds	r2, #21
 8002392:	4096      	lsls	r6, r2
 8002394:	220b      	movs	r2, #11
 8002396:	1a12      	subs	r2, r2, r0
 8002398:	40d5      	lsrs	r5, r2
 800239a:	055b      	lsls	r3, r3, #21
 800239c:	032d      	lsls	r5, r5, #12
 800239e:	0b2d      	lsrs	r5, r5, #12
 80023a0:	0d5b      	lsrs	r3, r3, #21
 80023a2:	e003      	b.n	80023ac <__aeabi_i2d+0x3c>
 80023a4:	2400      	movs	r4, #0
 80023a6:	2300      	movs	r3, #0
 80023a8:	2500      	movs	r5, #0
 80023aa:	2600      	movs	r6, #0
 80023ac:	051b      	lsls	r3, r3, #20
 80023ae:	432b      	orrs	r3, r5
 80023b0:	07e4      	lsls	r4, r4, #31
 80023b2:	4323      	orrs	r3, r4
 80023b4:	0030      	movs	r0, r6
 80023b6:	0019      	movs	r1, r3
 80023b8:	bd70      	pop	{r4, r5, r6, pc}
 80023ba:	380b      	subs	r0, #11
 80023bc:	4085      	lsls	r5, r0
 80023be:	055b      	lsls	r3, r3, #21
 80023c0:	032d      	lsls	r5, r5, #12
 80023c2:	2600      	movs	r6, #0
 80023c4:	0b2d      	lsrs	r5, r5, #12
 80023c6:	0d5b      	lsrs	r3, r3, #21
 80023c8:	e7f0      	b.n	80023ac <__aeabi_i2d+0x3c>
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	0000041e 	.word	0x0000041e

080023d0 <__aeabi_ui2d>:
 80023d0:	b510      	push	{r4, lr}
 80023d2:	1e04      	subs	r4, r0, #0
 80023d4:	d010      	beq.n	80023f8 <__aeabi_ui2d+0x28>
 80023d6:	f000 f821 	bl	800241c <__clzsi2>
 80023da:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <__aeabi_ui2d+0x48>)
 80023dc:	1a1b      	subs	r3, r3, r0
 80023de:	280a      	cmp	r0, #10
 80023e0:	dc11      	bgt.n	8002406 <__aeabi_ui2d+0x36>
 80023e2:	220b      	movs	r2, #11
 80023e4:	0021      	movs	r1, r4
 80023e6:	1a12      	subs	r2, r2, r0
 80023e8:	40d1      	lsrs	r1, r2
 80023ea:	3015      	adds	r0, #21
 80023ec:	030a      	lsls	r2, r1, #12
 80023ee:	055b      	lsls	r3, r3, #21
 80023f0:	4084      	lsls	r4, r0
 80023f2:	0b12      	lsrs	r2, r2, #12
 80023f4:	0d5b      	lsrs	r3, r3, #21
 80023f6:	e001      	b.n	80023fc <__aeabi_ui2d+0x2c>
 80023f8:	2300      	movs	r3, #0
 80023fa:	2200      	movs	r2, #0
 80023fc:	051b      	lsls	r3, r3, #20
 80023fe:	4313      	orrs	r3, r2
 8002400:	0020      	movs	r0, r4
 8002402:	0019      	movs	r1, r3
 8002404:	bd10      	pop	{r4, pc}
 8002406:	0022      	movs	r2, r4
 8002408:	380b      	subs	r0, #11
 800240a:	4082      	lsls	r2, r0
 800240c:	055b      	lsls	r3, r3, #21
 800240e:	0312      	lsls	r2, r2, #12
 8002410:	2400      	movs	r4, #0
 8002412:	0b12      	lsrs	r2, r2, #12
 8002414:	0d5b      	lsrs	r3, r3, #21
 8002416:	e7f1      	b.n	80023fc <__aeabi_ui2d+0x2c>
 8002418:	0000041e 	.word	0x0000041e

0800241c <__clzsi2>:
 800241c:	211c      	movs	r1, #28
 800241e:	2301      	movs	r3, #1
 8002420:	041b      	lsls	r3, r3, #16
 8002422:	4298      	cmp	r0, r3
 8002424:	d301      	bcc.n	800242a <__clzsi2+0xe>
 8002426:	0c00      	lsrs	r0, r0, #16
 8002428:	3910      	subs	r1, #16
 800242a:	0a1b      	lsrs	r3, r3, #8
 800242c:	4298      	cmp	r0, r3
 800242e:	d301      	bcc.n	8002434 <__clzsi2+0x18>
 8002430:	0a00      	lsrs	r0, r0, #8
 8002432:	3908      	subs	r1, #8
 8002434:	091b      	lsrs	r3, r3, #4
 8002436:	4298      	cmp	r0, r3
 8002438:	d301      	bcc.n	800243e <__clzsi2+0x22>
 800243a:	0900      	lsrs	r0, r0, #4
 800243c:	3904      	subs	r1, #4
 800243e:	a202      	add	r2, pc, #8	; (adr r2, 8002448 <__clzsi2+0x2c>)
 8002440:	5c10      	ldrb	r0, [r2, r0]
 8002442:	1840      	adds	r0, r0, r1
 8002444:	4770      	bx	lr
 8002446:	46c0      	nop			; (mov r8, r8)
 8002448:	02020304 	.word	0x02020304
 800244c:	01010101 	.word	0x01010101
	...

08002458 <__clzdi2>:
 8002458:	b510      	push	{r4, lr}
 800245a:	2900      	cmp	r1, #0
 800245c:	d103      	bne.n	8002466 <__clzdi2+0xe>
 800245e:	f7ff ffdd 	bl	800241c <__clzsi2>
 8002462:	3020      	adds	r0, #32
 8002464:	e002      	b.n	800246c <__clzdi2+0x14>
 8002466:	0008      	movs	r0, r1
 8002468:	f7ff ffd8 	bl	800241c <__clzsi2>
 800246c:	bd10      	pop	{r4, pc}
 800246e:	46c0      	nop			; (mov r8, r8)

08002470 <modem_check_resp>:
/****************************** External Variables **************************************/
extern UART_HandleTypeDef huart1;
extern int Msg_cnt;
/****************************** Function Prototypes **************************************/
uint8_t modem_check_resp(const char *str,char *find_str)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
    if (strstr(str, find_str) != NULL)
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	0011      	movs	r1, r2
 8002480:	0018      	movs	r0, r3
 8002482:	f00b f8cc 	bl	800d61e <strstr>
 8002486:	1e03      	subs	r3, r0, #0
 8002488:	d001      	beq.n	800248e <modem_check_resp+0x1e>
    {
        return 1;
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <modem_check_resp+0x20>
    } else
    {
        return 0;
 800248e:	2300      	movs	r3, #0
    }
}
 8002490:	0018      	movs	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}

08002498 <modem_send_msg>:
void modem_send_msg(const char* msg)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)msg,strlen(msg), 1000);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	0018      	movs	r0, r3
 80024a4:	f7fd fe30 	bl	8000108 <strlen>
 80024a8:	0003      	movs	r3, r0
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	23fa      	movs	r3, #250	; 0xfa
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	4807      	ldr	r0, [pc, #28]	; (80024d0 <modem_send_msg+0x38>)
 80024b4:	f004 fff0 	bl	8007498 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", strlen("\r\n"), 1000);
 80024b8:	23fa      	movs	r3, #250	; 0xfa
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4905      	ldr	r1, [pc, #20]	; (80024d4 <modem_send_msg+0x3c>)
 80024be:	4804      	ldr	r0, [pc, #16]	; (80024d0 <modem_send_msg+0x38>)
 80024c0:	2202      	movs	r2, #2
 80024c2:	f004 ffe9 	bl	8007498 <HAL_UART_Transmit>
}
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b002      	add	sp, #8
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	200007e4 	.word	0x200007e4
 80024d4:	080100b0 	.word	0x080100b0

080024d8 <modem_initiate_cmd>:
void modem_initiate_cmd(uint8_t cmd)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b0b9      	sub	sp, #228	; 0xe4
 80024dc:	af04      	add	r7, sp, #16
 80024de:	0002      	movs	r2, r0
 80024e0:	1dfb      	adds	r3, r7, #7
 80024e2:	701a      	strb	r2, [r3, #0]
	switch(cmd)
 80024e4:	1dfb      	adds	r3, r7, #7
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b28      	cmp	r3, #40	; 0x28
 80024ea:	d900      	bls.n	80024ee <modem_initiate_cmd+0x16>
 80024ec:	e162      	b.n	80027b4 <modem_initiate_cmd+0x2dc>
 80024ee:	009a      	lsls	r2, r3, #2
 80024f0:	4bb3      	ldr	r3, [pc, #716]	; (80027c0 <modem_initiate_cmd+0x2e8>)
 80024f2:	18d3      	adds	r3, r2, r3
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	469f      	mov	pc, r3
	{
		case MODEM_AT_CHECK:
		{
			modem_send_msg("AT");
 80024f8:	4bb2      	ldr	r3, [pc, #712]	; (80027c4 <modem_initiate_cmd+0x2ec>)
 80024fa:	0018      	movs	r0, r3
 80024fc:	f7ff ffcc 	bl	8002498 <modem_send_msg>
			cmd_val=MODEM_AT_CHECK;
 8002500:	4bb1      	ldr	r3, [pc, #708]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
			break;
 8002506:	e156      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_GET_INF0:
		{
			cmd_val=MODEM_GET_INF0;
 8002508:	4baf      	ldr	r3, [pc, #700]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800250a:	2201      	movs	r2, #1
 800250c:	701a      	strb	r2, [r3, #0]
			modem_send_msg("ATI");
 800250e:	4baf      	ldr	r3, [pc, #700]	; (80027cc <modem_initiate_cmd+0x2f4>)
 8002510:	0018      	movs	r0, r3
 8002512:	f7ff ffc1 	bl	8002498 <modem_send_msg>
			break;
 8002516:	e14e      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_GET_MANF_ID:
		{
			cmd_val=MODEM_GET_MANF_ID;
 8002518:	4bab      	ldr	r3, [pc, #684]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800251a:	2204      	movs	r2, #4
 800251c:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+GMI");
 800251e:	4bac      	ldr	r3, [pc, #688]	; (80027d0 <modem_initiate_cmd+0x2f8>)
 8002520:	0018      	movs	r0, r3
 8002522:	f7ff ffb9 	bl	8002498 <modem_send_msg>
			break;
 8002526:	e146      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_DISABLE_ECHO:
		{
			modem_send_msg("ATE0");
 8002528:	4baa      	ldr	r3, [pc, #680]	; (80027d4 <modem_initiate_cmd+0x2fc>)
 800252a:	0018      	movs	r0, r3
 800252c:	f7ff ffb4 	bl	8002498 <modem_send_msg>
			break;
 8002530:	e141      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_ENABLE_ECHO:
		{
			modem_send_msg("ATE1");
 8002532:	4ba9      	ldr	r3, [pc, #676]	; (80027d8 <modem_initiate_cmd+0x300>)
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff ffaf 	bl	8002498 <modem_send_msg>
			break;
 800253a:	e13c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_GET_TA_MODEL_INFO:
		{
			cmd_val=MODEM_GET_TA_MODEL_INFO;
 800253c:	4ba2      	ldr	r3, [pc, #648]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800253e:	2205      	movs	r2, #5
 8002540:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+GMM");
 8002542:	4ba6      	ldr	r3, [pc, #664]	; (80027dc <modem_initiate_cmd+0x304>)
 8002544:	0018      	movs	r0, r3
 8002546:	f7ff ffa7 	bl	8002498 <modem_send_msg>
			break;
 800254a:	e134      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_CHECK_SIM_READY:
		{
			cmd_val=MODEM_CHECK_SIM_READY;
 800254c:	4b9e      	ldr	r3, [pc, #632]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800254e:	2206      	movs	r2, #6
 8002550:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CPIN?");
 8002552:	4ba3      	ldr	r3, [pc, #652]	; (80027e0 <modem_initiate_cmd+0x308>)
 8002554:	0018      	movs	r0, r3
 8002556:	f7ff ff9f 	bl	8002498 <modem_send_msg>
			break;
 800255a:	e12c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_SET_NETWORK_REG:
		{
			cmd_val=MODEM_SET_NETWORK_REG;
 800255c:	4b9a      	ldr	r3, [pc, #616]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800255e:	2209      	movs	r2, #9
 8002560:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CREG=1");
 8002562:	4ba0      	ldr	r3, [pc, #640]	; (80027e4 <modem_initiate_cmd+0x30c>)
 8002564:	0018      	movs	r0, r3
 8002566:	f7ff ff97 	bl	8002498 <modem_send_msg>
			break;
 800256a:	e124      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_CHECK_NETWORK_REG:
		{
			cmd_val=MODEM_CHECK_NETWORK_REG;
 800256c:	4b96      	ldr	r3, [pc, #600]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800256e:	2208      	movs	r2, #8
 8002570:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CREG?");
 8002572:	4b9d      	ldr	r3, [pc, #628]	; (80027e8 <modem_initiate_cmd+0x310>)
 8002574:	0018      	movs	r0, r3
 8002576:	f7ff ff8f 	bl	8002498 <modem_send_msg>
			break;
 800257a:	e11c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_ATTACH_GPRS:
		{
			cmd_val=MODEM_ATTACH_GPRS;
 800257c:	4b92      	ldr	r3, [pc, #584]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800257e:	220a      	movs	r2, #10
 8002580:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CGATT=1");
 8002582:	4b9a      	ldr	r3, [pc, #616]	; (80027ec <modem_initiate_cmd+0x314>)
 8002584:	0018      	movs	r0, r3
 8002586:	f7ff ff87 	bl	8002498 <modem_send_msg>
			break;
 800258a:	e114      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_DETACH_GPRS:
		{
			cmd_val=9;
 800258c:	4b8e      	ldr	r3, [pc, #568]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800258e:	2209      	movs	r2, #9
 8002590:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CGATT=0");
 8002592:	4b97      	ldr	r3, [pc, #604]	; (80027f0 <modem_initiate_cmd+0x318>)
 8002594:	0018      	movs	r0, r3
 8002596:	f7ff ff7f 	bl	8002498 <modem_send_msg>
			break;
 800259a:	e10c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_CHECK_CGATT:
		{
			cmd_val=10;
 800259c:	4b8a      	ldr	r3, [pc, #552]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800259e:	220a      	movs	r2, #10
 80025a0:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+CGATT=?");
 80025a2:	4b94      	ldr	r3, [pc, #592]	; (80027f4 <modem_initiate_cmd+0x31c>)
 80025a4:	0018      	movs	r0, r3
 80025a6:	f7ff ff77 	bl	8002498 <modem_send_msg>
			break;
 80025aa:	e104      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_SET_PDP:
		{
			cmd_val=MODEM_SET_PDP;
 80025ac:	4b86      	ldr	r3, [pc, #536]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80025ae:	220d      	movs	r2, #13
 80025b0:	701a      	strb	r2, [r3, #0]
			char cmd[64];
			sprintf(cmd, "AT+CGDCONT=1,\"IP\",\"%s\"", AIRTEL_APN);
 80025b2:	4a91      	ldr	r2, [pc, #580]	; (80027f8 <modem_initiate_cmd+0x320>)
 80025b4:	4991      	ldr	r1, [pc, #580]	; (80027fc <modem_initiate_cmd+0x324>)
 80025b6:	2408      	movs	r4, #8
 80025b8:	193b      	adds	r3, r7, r4
 80025ba:	0018      	movs	r0, r3
 80025bc:	f00a ff24 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 80025c0:	193b      	adds	r3, r7, r4
 80025c2:	0018      	movs	r0, r3
 80025c4:	f7ff ff68 	bl	8002498 <modem_send_msg>
			break;
 80025c8:	e0f5      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_ACTIVATE_PDP:
		{
			cmd_val=MODEM_ACTIVATE_PDP;
 80025ca:	4b7f      	ldr	r3, [pc, #508]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80025cc:	220e      	movs	r2, #14
 80025ce:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QIACT=1");
 80025d0:	4b8b      	ldr	r3, [pc, #556]	; (8002800 <modem_initiate_cmd+0x328>)
 80025d2:	0018      	movs	r0, r3
 80025d4:	f7ff ff60 	bl	8002498 <modem_send_msg>
			break;
 80025d8:	e0ed      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_RESET:
		{
			modem_send_msg("ATZ");
 80025da:	4b8a      	ldr	r3, [pc, #552]	; (8002804 <modem_initiate_cmd+0x32c>)
 80025dc:	0018      	movs	r0, r3
 80025de:	f7ff ff5b 	bl	8002498 <modem_send_msg>
			break;
 80025e2:	e0e8      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}

		/********************************** MQTT AT Commands *****************************/
		case MODEM_MQTT_VERSION_CFG:
		{
			cmd_val=MODEM_MQTT_VERSION_CFG;
 80025e4:	4b78      	ldr	r3, [pc, #480]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80025e6:	2210      	movs	r2, #16
 80025e8:	701a      	strb	r2, [r3, #0]
			char cmd[128];
			// --- Configure MQTT Version ---
			sprintf(cmd, "AT+QMTCFG=\"version\",%d,4", MQTT_CLIENT_IDX);  //// MQTT v3.1.1
 80025ea:	4987      	ldr	r1, [pc, #540]	; (8002808 <modem_initiate_cmd+0x330>)
 80025ec:	2408      	movs	r4, #8
 80025ee:	193b      	adds	r3, r7, r4
 80025f0:	2200      	movs	r2, #0
 80025f2:	0018      	movs	r0, r3
 80025f4:	f00a ff08 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 80025f8:	193b      	adds	r3, r7, r4
 80025fa:	0018      	movs	r0, r3
 80025fc:	f7ff ff4c 	bl	8002498 <modem_send_msg>
			break;
 8002600:	e0d9      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_MQTT_OPEN:
		{
			cmd_val=MODEM_MQTT_OPEN;
 8002602:	4b71      	ldr	r3, [pc, #452]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 8002604:	2211      	movs	r2, #17
 8002606:	701a      	strb	r2, [r3, #0]
			char cmd[128];
			// --- Open MQTT Connection ---
			sprintf(cmd, "AT+QMTOPEN=%d,\"%s\",%d", MQTT_CLIENT_IDX, MQTT_HOSTNAME, MQTT_PORT);
 8002608:	4b80      	ldr	r3, [pc, #512]	; (800280c <modem_initiate_cmd+0x334>)
 800260a:	4981      	ldr	r1, [pc, #516]	; (8002810 <modem_initiate_cmd+0x338>)
 800260c:	2408      	movs	r4, #8
 800260e:	1938      	adds	r0, r7, r4
 8002610:	4a80      	ldr	r2, [pc, #512]	; (8002814 <modem_initiate_cmd+0x33c>)
 8002612:	9200      	str	r2, [sp, #0]
 8002614:	2200      	movs	r2, #0
 8002616:	f00a fef7 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 800261a:	193b      	adds	r3, r7, r4
 800261c:	0018      	movs	r0, r3
 800261e:	f7ff ff3b 	bl	8002498 <modem_send_msg>
			break;
 8002622:	e0c8      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_MQTT_CONN:
		{
			cmd_val=MODEM_MQTT_CONN;
 8002624:	4b68      	ldr	r3, [pc, #416]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 8002626:	2213      	movs	r2, #19
 8002628:	701a      	strb	r2, [r3, #0]
			char cmd[200];
			// --- Connect MQTT Client ---
			sprintf(cmd, "AT+QMTCONN=%d,\"%s\",\"%s\",\"%s\"", MQTT_CLIENT_IDX, MQTT_CLIENT_ID,MQTT_USERNAME,MQTT_PASSWORD);
 800262a:	4a7b      	ldr	r2, [pc, #492]	; (8002818 <modem_initiate_cmd+0x340>)
 800262c:	497b      	ldr	r1, [pc, #492]	; (800281c <modem_initiate_cmd+0x344>)
 800262e:	2408      	movs	r4, #8
 8002630:	1938      	adds	r0, r7, r4
 8002632:	4b7b      	ldr	r3, [pc, #492]	; (8002820 <modem_initiate_cmd+0x348>)
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	4b7a      	ldr	r3, [pc, #488]	; (8002820 <modem_initiate_cmd+0x348>)
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	0013      	movs	r3, r2
 800263c:	2200      	movs	r2, #0
 800263e:	f00a fee3 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 8002642:	193b      	adds	r3, r7, r4
 8002644:	0018      	movs	r0, r3
 8002646:	f7ff ff27 	bl	8002498 <modem_send_msg>
			break;
 800264a:	e0b4      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_MQTT_SUBSCRIBE:
		{
			cmd_val=MODEM_MQTT_SUBSCRIBE;
 800264c:	4b5e      	ldr	r3, [pc, #376]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800264e:	2215      	movs	r2, #21
 8002650:	701a      	strb	r2, [r3, #0]
			char cmd[128];
			// --- Subscribe to Topic ---
			sprintf(cmd, "AT+QMTSUB=%d,1,\"%s\",%d", MQTT_CLIENT_IDX, MQTT_TOPIC_SUB, MQTT_QOS);
 8002652:	4b74      	ldr	r3, [pc, #464]	; (8002824 <modem_initiate_cmd+0x34c>)
 8002654:	4974      	ldr	r1, [pc, #464]	; (8002828 <modem_initiate_cmd+0x350>)
 8002656:	2408      	movs	r4, #8
 8002658:	1938      	adds	r0, r7, r4
 800265a:	2201      	movs	r2, #1
 800265c:	9200      	str	r2, [sp, #0]
 800265e:	2200      	movs	r2, #0
 8002660:	f00a fed2 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 8002664:	193b      	adds	r3, r7, r4
 8002666:	0018      	movs	r0, r3
 8002668:	f7ff ff16 	bl	8002498 <modem_send_msg>
			break;
 800266c:	e0a3      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_MQTT_PUBLISH:
		{
			cmd_val=MODEM_MQTT_PUBLISH;
 800266e:	4b56      	ldr	r3, [pc, #344]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 8002670:	2216      	movs	r2, #22
 8002672:	701a      	strb	r2, [r3, #0]
			char cmd[128];
			//sprintf(cmd, "AT+QMTPUB=%d,0,%d,\"%s\"", MQTT_CLIENT_IDX, MQTT_QOS, MQTT_TOPIC_PUB);
			sprintf(cmd, "AT+QMTPUBEX=%d,%d,%d,%d,\"%s\",%d",
 8002674:	4b6d      	ldr	r3, [pc, #436]	; (800282c <modem_initiate_cmd+0x354>)
 8002676:	0018      	movs	r0, r3
 8002678:	f7fd fd46 	bl	8000108 <strlen>
 800267c:	0003      	movs	r3, r0
 800267e:	496c      	ldr	r1, [pc, #432]	; (8002830 <modem_initiate_cmd+0x358>)
 8002680:	2408      	movs	r4, #8
 8002682:	1938      	adds	r0, r7, r4
 8002684:	9303      	str	r3, [sp, #12]
 8002686:	4b6b      	ldr	r3, [pc, #428]	; (8002834 <modem_initiate_cmd+0x35c>)
 8002688:	9302      	str	r3, [sp, #8]
 800268a:	2300      	movs	r3, #0
 800268c:	9301      	str	r3, [sp, #4]
 800268e:	2301      	movs	r3, #1
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	2301      	movs	r3, #1
 8002694:	2200      	movs	r2, #0
 8002696:	f00a feb7 	bl	800d408 <siprintf>
			        MQTT_MSG_ID,
			        MQTT_QOS,
			        MQTT_RETAIN_FLAG,
			        MQTT_TOPIC_PUB,
			        strlen(MQTT_PUB_Buff));
			modem_send_msg(cmd);
 800269a:	193b      	adds	r3, r7, r4
 800269c:	0018      	movs	r0, r3
 800269e:	f7ff fefb 	bl	8002498 <modem_send_msg>
			osDelay(100);
 80026a2:	2064      	movs	r0, #100	; 0x64
 80026a4:	f007 f82f 	bl	8009706 <osDelay>
			modem_send_msg(MQTT_PUB_Buff);
 80026a8:	4b60      	ldr	r3, [pc, #384]	; (800282c <modem_initiate_cmd+0x354>)
 80026aa:	0018      	movs	r0, r3
 80026ac:	f7ff fef4 	bl	8002498 <modem_send_msg>
			break;
 80026b0:	e081      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}

		/********************************** BLE AT Commands *****************************/
		case MODEM_TURN_ON_BLE:
		{
			cmd_val=MODEM_TURN_ON_BLE;
 80026b2:	4b45      	ldr	r3, [pc, #276]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80026b4:	2218      	movs	r2, #24
 80026b6:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTPWR=1");
 80026b8:	4b5f      	ldr	r3, [pc, #380]	; (8002838 <modem_initiate_cmd+0x360>)
 80026ba:	0018      	movs	r0, r3
 80026bc:	f7ff feec 	bl	8002498 <modem_send_msg>
			break;
 80026c0:	e079      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_TURN_OFF_BLE:
		{
			cmd_val=MODEM_TURN_OFF_BLE;
 80026c2:	4b41      	ldr	r3, [pc, #260]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80026c4:	2219      	movs	r2, #25
 80026c6:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTPWR=0");
 80026c8:	4b5c      	ldr	r3, [pc, #368]	; (800283c <modem_initiate_cmd+0x364>)
 80026ca:	0018      	movs	r0, r3
 80026cc:	f7ff fee4 	bl	8002498 <modem_send_msg>
			break;
 80026d0:	e071      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_SET_ADV_PARAM:
		{
			cmd_val=MODEM_BLE_SET_ADV_PARAM;
 80026d2:	4b3d      	ldr	r3, [pc, #244]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80026d4:	221b      	movs	r2, #27
 80026d6:	701a      	strb	r2, [r3, #0]
			//modem_send_msg("AT+QBTGATADV=1,60,120,0,0,7,0");
			char cmd[128];
			sprintf(cmd,"AT+QBTGATADV=1,%d,%d,0,0,7,0",MIN_INTERVAL,MAX_INTERVAL);
 80026d8:	4959      	ldr	r1, [pc, #356]	; (8002840 <modem_initiate_cmd+0x368>)
 80026da:	2408      	movs	r4, #8
 80026dc:	1938      	adds	r0, r7, r4
 80026de:	2378      	movs	r3, #120	; 0x78
 80026e0:	223c      	movs	r2, #60	; 0x3c
 80026e2:	f00a fe91 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 80026e6:	193b      	adds	r3, r7, r4
 80026e8:	0018      	movs	r0, r3
 80026ea:	f7ff fed5 	bl	8002498 <modem_send_msg>
			break;
 80026ee:	e062      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_SET_ADV_NAME:
		{
			cmd_val=MODEM_BLE_SET_ADV_NAME;
 80026f0:	4b35      	ldr	r3, [pc, #212]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 80026f2:	221c      	movs	r2, #28
 80026f4:	701a      	strb	r2, [r3, #0]
			char cmd[128];
			sprintf(cmd,"AT+QBTADVSTR=1,2,\"%s\"",DEFAULT_BLE_DEVICENAME);
 80026f6:	4a53      	ldr	r2, [pc, #332]	; (8002844 <modem_initiate_cmd+0x36c>)
 80026f8:	4953      	ldr	r1, [pc, #332]	; (8002848 <modem_initiate_cmd+0x370>)
 80026fa:	2408      	movs	r4, #8
 80026fc:	193b      	adds	r3, r7, r4
 80026fe:	0018      	movs	r0, r3
 8002700:	f00a fe82 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 8002704:	193b      	adds	r3, r7, r4
 8002706:	0018      	movs	r0, r3
 8002708:	f7ff fec6 	bl	8002498 <modem_send_msg>
			break;
 800270c:	e053      	b.n	80027b6 <modem_initiate_cmd+0x2de>
			break;
		}
		*/
		case MODEM_BLE_SET_PRIMARY_SVC:
		{
			cmd_val=MODEM_BLE_SET_PRIMARY_SVC;
 800270e:	4b2e      	ldr	r3, [pc, #184]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 8002710:	221d      	movs	r2, #29
 8002712:	701a      	strb	r2, [r3, #0]
			//send_at_command("AT+QBTGATSS=0,1,6144,1\r\n");
			//modem_send_msg("AT+QBTGATSS=0,1,44016,1");
			char cmd[128];
			sprintf(cmd,"AT+QBTGATSS=0,1,%d,1",GATTS_SERVICE_UUID);
 8002714:	4a4d      	ldr	r2, [pc, #308]	; (800284c <modem_initiate_cmd+0x374>)
 8002716:	494e      	ldr	r1, [pc, #312]	; (8002850 <modem_initiate_cmd+0x378>)
 8002718:	2408      	movs	r4, #8
 800271a:	193b      	adds	r3, r7, r4
 800271c:	0018      	movs	r0, r3
 800271e:	f00a fe73 	bl	800d408 <siprintf>
			modem_send_msg(cmd);
 8002722:	193b      	adds	r3, r7, r4
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff feb7 	bl	8002498 <modem_send_msg>
			break;
 800272a:	e044      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_ADD_SVC_CHAR:
		{
			cmd_val=MODEM_BLE_ADD_SVC_CHAR;
 800272c:	4b26      	ldr	r3, [pc, #152]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800272e:	221e      	movs	r2, #30
 8002730:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTGATSC=0,0,18,1,65268");  //18: Read and Notify
 8002732:	4b48      	ldr	r3, [pc, #288]	; (8002854 <modem_initiate_cmd+0x37c>)
 8002734:	0018      	movs	r0, r3
 8002736:	f7ff feaf 	bl	8002498 <modem_send_msg>
			break;
 800273a:	e03c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_CFG_CHAR_VALUE:
		{
			cmd_val=MODEM_BLE_CFG_CHAR_VALUE;
 800273c:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800273e:	221f      	movs	r2, #31
 8002740:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTGATSCV=0,0,3,1,65268,42,\"48656C6C6F\"");
 8002742:	4b45      	ldr	r3, [pc, #276]	; (8002858 <modem_initiate_cmd+0x380>)
 8002744:	0018      	movs	r0, r3
 8002746:	f7ff fea7 	bl	8002498 <modem_send_msg>
			//send_at_command("AT+QBTGATSCV=0,0,3,1,65268,42,\"BBFF\"\r\n");
			break;
 800274a:	e034      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_FINSISH_ADDING_SVC:
		{
			cmd_val=MODEM_BLE_FINSISH_ADDING_SVC;
 800274c:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800274e:	2220      	movs	r2, #32
 8002750:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTGATSSC=1,1");
 8002752:	4b42      	ldr	r3, [pc, #264]	; (800285c <modem_initiate_cmd+0x384>)
 8002754:	0018      	movs	r0, r3
 8002756:	f7ff fe9f 	bl	8002498 <modem_send_msg>
			break;
 800275a:	e02c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_START_ADV:
		{
			cmd_val=MODEM_BLE_START_ADV;
 800275c:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800275e:	2221      	movs	r2, #33	; 0x21
 8002760:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTADV=1");
 8002762:	4b3f      	ldr	r3, [pc, #252]	; (8002860 <modem_initiate_cmd+0x388>)
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff fe97 	bl	8002498 <modem_send_msg>
			break;
 800276a:	e024      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_STOP_ADV:
		{
			cmd_val=MODEM_BLE_STOP_ADV;
 800276c:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800276e:	2222      	movs	r2, #34	; 0x22
 8002770:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QBTADV=0");
 8002772:	4b3c      	ldr	r3, [pc, #240]	; (8002864 <modem_initiate_cmd+0x38c>)
 8002774:	0018      	movs	r0, r3
 8002776:	f7ff fe8f 	bl	8002498 <modem_send_msg>
			break;
 800277a:	e01c      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_SET_NAME:
		{
			modem_send_msg("AT+QBTNAME=0,\"Chara_EC200U\"");
 800277c:	4b3a      	ldr	r3, [pc, #232]	; (8002868 <modem_initiate_cmd+0x390>)
 800277e:	0018      	movs	r0, r3
 8002780:	f7ff fe8a 	bl	8002498 <modem_send_msg>
			break;
 8002784:	e017      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_BLE_GET_NAME:
		{
			modem_send_msg("AT+QBTNAME?");
 8002786:	4b39      	ldr	r3, [pc, #228]	; (800286c <modem_initiate_cmd+0x394>)
 8002788:	0018      	movs	r0, r3
 800278a:	f7ff fe85 	bl	8002498 <modem_send_msg>
			break;
 800278e:	e012      	b.n	80027b6 <modem_initiate_cmd+0x2de>

		/********************************** GPS/GNSS AT Commands *****************************/

		case MODEM_GPS_TURN_ON:
		{
			modem_send_msg("AT+QGPS=1");
 8002790:	4b37      	ldr	r3, [pc, #220]	; (8002870 <modem_initiate_cmd+0x398>)
 8002792:	0018      	movs	r0, r3
 8002794:	f7ff fe80 	bl	8002498 <modem_send_msg>
			break;
 8002798:	e00d      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_GPS_GET_CURR_LOCATION:
		{
			cmd_val=MODEM_GPS_GET_CURR_LOCATION;
 800279a:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <modem_initiate_cmd+0x2f0>)
 800279c:	2227      	movs	r2, #39	; 0x27
 800279e:	701a      	strb	r2, [r3, #0]
			modem_send_msg("AT+QGPSLOC=0");
 80027a0:	4b34      	ldr	r3, [pc, #208]	; (8002874 <modem_initiate_cmd+0x39c>)
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7ff fe78 	bl	8002498 <modem_send_msg>
			break;
 80027a8:	e005      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		case MODEM_GPS_TURN_OFF:
		{

			modem_send_msg("AT+QGPSEND");
 80027aa:	4b33      	ldr	r3, [pc, #204]	; (8002878 <modem_initiate_cmd+0x3a0>)
 80027ac:	0018      	movs	r0, r3
 80027ae:	f7ff fe73 	bl	8002498 <modem_send_msg>
			break;
 80027b2:	e000      	b.n	80027b6 <modem_initiate_cmd+0x2de>
		}
		default:
		{
			break;
 80027b4:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b035      	add	sp, #212	; 0xd4
 80027bc:	bd90      	pop	{r4, r7, pc}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	080107e8 	.word	0x080107e8
 80027c4:	080100b4 	.word	0x080100b4
 80027c8:	200002a6 	.word	0x200002a6
 80027cc:	080100b8 	.word	0x080100b8
 80027d0:	080100bc 	.word	0x080100bc
 80027d4:	080100c4 	.word	0x080100c4
 80027d8:	080100cc 	.word	0x080100cc
 80027dc:	080100d4 	.word	0x080100d4
 80027e0:	080100dc 	.word	0x080100dc
 80027e4:	080100e8 	.word	0x080100e8
 80027e8:	080100f4 	.word	0x080100f4
 80027ec:	08010100 	.word	0x08010100
 80027f0:	0801010c 	.word	0x0801010c
 80027f4:	08010118 	.word	0x08010118
 80027f8:	08010124 	.word	0x08010124
 80027fc:	08010134 	.word	0x08010134
 8002800:	0801014c 	.word	0x0801014c
 8002804:	08010158 	.word	0x08010158
 8002808:	0801015c 	.word	0x0801015c
 800280c:	08010178 	.word	0x08010178
 8002810:	0801018c 	.word	0x0801018c
 8002814:	0000075b 	.word	0x0000075b
 8002818:	080101a4 	.word	0x080101a4
 800281c:	080101b0 	.word	0x080101b0
 8002820:	080101d0 	.word	0x080101d0
 8002824:	080101e0 	.word	0x080101e0
 8002828:	080101fc 	.word	0x080101fc
 800282c:	200002a8 	.word	0x200002a8
 8002830:	08010214 	.word	0x08010214
 8002834:	08010234 	.word	0x08010234
 8002838:	0801024c 	.word	0x0801024c
 800283c:	08010258 	.word	0x08010258
 8002840:	08010264 	.word	0x08010264
 8002844:	08010284 	.word	0x08010284
 8002848:	0801028c 	.word	0x0801028c
 800284c:	0000abf0 	.word	0x0000abf0
 8002850:	080102a4 	.word	0x080102a4
 8002854:	080102bc 	.word	0x080102bc
 8002858:	080102d8 	.word	0x080102d8
 800285c:	08010304 	.word	0x08010304
 8002860:	08010318 	.word	0x08010318
 8002864:	08010324 	.word	0x08010324
 8002868:	08010330 	.word	0x08010330
 800286c:	0801034c 	.word	0x0801034c
 8002870:	08010358 	.word	0x08010358
 8002874:	08010364 	.word	0x08010364
 8002878:	08010374 	.word	0x08010374

0800287c <get_modem_info>:
void get_modem_info()
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	  modem_initiate_cmd(MODEM_GET_INF0);
 8002880:	2001      	movs	r0, #1
 8002882:	f7ff fe29 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 8002886:	2396      	movs	r3, #150	; 0x96
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	0018      	movs	r0, r3
 800288c:	f006 ff3b 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_GET_MANF_ID);
 8002890:	2004      	movs	r0, #4
 8002892:	f7ff fe21 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 8002896:	2396      	movs	r3, #150	; 0x96
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	0018      	movs	r0, r3
 800289c:	f006 ff33 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_GET_TA_MODEL_INFO);
 80028a0:	2005      	movs	r0, #5
 80028a2:	f7ff fe19 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 80028a6:	2396      	movs	r3, #150	; 0x96
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	0018      	movs	r0, r3
 80028ac:	f006 ff2b 	bl	8009706 <osDelay>
}
 80028b0:	46c0      	nop			; (mov r8, r8)
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <modem_set_sim_configurations>:
void modem_set_sim_configurations()
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	af00      	add	r7, sp, #0
	  modem_initiate_cmd(MODEM_CHECK_SIM_READY);
 80028ba:	2006      	movs	r0, #6
 80028bc:	f7ff fe0c 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 80028c0:	2396      	movs	r3, #150	; 0x96
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	0018      	movs	r0, r3
 80028c6:	f006 ff1e 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_SET_NETWORK_REG);
 80028ca:	2009      	movs	r0, #9
 80028cc:	f7ff fe04 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 80028d0:	2396      	movs	r3, #150	; 0x96
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	0018      	movs	r0, r3
 80028d6:	f006 ff16 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_SET_PDP);
 80028da:	200d      	movs	r0, #13
 80028dc:	f7ff fdfc 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 80028e0:	2396      	movs	r3, #150	; 0x96
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	0018      	movs	r0, r3
 80028e6:	f006 ff0e 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_ATTACH_GPRS);
 80028ea:	200a      	movs	r0, #10
 80028ec:	f7ff fdf4 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 80028f0:	2396      	movs	r3, #150	; 0x96
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	0018      	movs	r0, r3
 80028f6:	f006 ff06 	bl	8009706 <osDelay>

	  modem_initiate_cmd(MODEM_ACTIVATE_PDP);
 80028fa:	200e      	movs	r0, #14
 80028fc:	f7ff fdec 	bl	80024d8 <modem_initiate_cmd>
	  osDelay(300);
 8002900:	2396      	movs	r3, #150	; 0x96
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	0018      	movs	r0, r3
 8002906:	f006 fefe 	bl	8009706 <osDelay>

	  /*
	  modem_initiate_cmd(MODEM_CHECK_SIM_READY);
	  osDelay(300);
	  */
}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <modem_mqtt_init>:
{
	 modem_initiate_cmd(MODEM_RESET);
	 osDelay(300);
}
void modem_mqtt_init()
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	modem_initiate_cmd(MODEM_MQTT_VERSION_CFG);
 8002914:	2010      	movs	r0, #16
 8002916:	f7ff fddf 	bl	80024d8 <modem_initiate_cmd>
	osDelay(300);
 800291a:	2396      	movs	r3, #150	; 0x96
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	0018      	movs	r0, r3
 8002920:	f006 fef1 	bl	8009706 <osDelay>

	modem_initiate_cmd(MODEM_MQTT_OPEN);
 8002924:	2011      	movs	r0, #17
 8002926:	f7ff fdd7 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 800292a:	23fa      	movs	r3, #250	; 0xfa
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	0018      	movs	r0, r3
 8002930:	f006 fee9 	bl	8009706 <osDelay>

	modem_initiate_cmd(MODEM_MQTT_CONN);
 8002934:	2013      	movs	r0, #19
 8002936:	f7ff fdcf 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 800293a:	23fa      	movs	r3, #250	; 0xfa
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	0018      	movs	r0, r3
 8002940:	f006 fee1 	bl	8009706 <osDelay>

	modem_initiate_cmd(MODEM_MQTT_SUBSCRIBE);
 8002944:	2015      	movs	r0, #21
 8002946:	f7ff fdc7 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 800294a:	23fa      	movs	r3, #250	; 0xfa
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	0018      	movs	r0, r3
 8002950:	f006 fed9 	bl	8009706 <osDelay>

	/*
	modem_initiate_cmd(MODEM_MQTT_VERSION_CFG);
	osDelay(300);
	*/
}
 8002954:	46c0      	nop			; (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <modem_mqtt_publish>:
void modem_mqtt_publish()
{
 800295a:	b580      	push	{r7, lr}
 800295c:	af00      	add	r7, sp, #0
	format_json_message();
 800295e:	f000 f839 	bl	80029d4 <format_json_message>
//	osDelay(100);
	modem_initiate_cmd(MODEM_MQTT_PUBLISH);
 8002962:	2016      	movs	r0, #22
 8002964:	f7ff fdb8 	bl	80024d8 <modem_initiate_cmd>
	osDelay(300);
 8002968:	2396      	movs	r3, #150	; 0x96
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	0018      	movs	r0, r3
 800296e:	f006 feca 	bl	8009706 <osDelay>
}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <modem_mqtt_connect>:
void modem_mqtt_connect()
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b0b4      	sub	sp, #208	; 0xd0
 800297c:	af02      	add	r7, sp, #8
	char cmd[200];
	// --- Connect MQTT Client ---
	sprintf(cmd, "AT+QMTCONN=%d,\"%s\",\"%s\",\"%s\"", MQTT_CLIENT_IDX, modem_mqtt_conf_t.mqtt_client_id,
 800297e:	4a09      	ldr	r2, [pc, #36]	; (80029a4 <modem_mqtt_connect+0x2c>)
 8002980:	4909      	ldr	r1, [pc, #36]	; (80029a8 <modem_mqtt_connect+0x30>)
 8002982:	0038      	movs	r0, r7
 8002984:	4b09      	ldr	r3, [pc, #36]	; (80029ac <modem_mqtt_connect+0x34>)
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <modem_mqtt_connect+0x38>)
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	0013      	movs	r3, r2
 800298e:	2200      	movs	r2, #0
 8002990:	f00a fd3a 	bl	800d408 <siprintf>
							modem_mqtt_conf_t.mqtt_username,modem_mqtt_conf_t.mqtt_password);
	modem_send_msg(cmd);
 8002994:	003b      	movs	r3, r7
 8002996:	0018      	movs	r0, r3
 8002998:	f7ff fd7e 	bl	8002498 <modem_send_msg>
}
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b032      	add	sp, #200	; 0xc8
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000290 	.word	0x20000290
 80029a8:	080101b0 	.word	0x080101b0
 80029ac:	2000027c 	.word	0x2000027c
 80029b0:	20000268 	.word	0x20000268

080029b4 <modem_mqtt_disconnect>:
void modem_mqtt_disconnect()
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
	modem_send_msg("AT+QMTDISC=0");
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <modem_mqtt_disconnect+0x1c>)
 80029ba:	0018      	movs	r0, r3
 80029bc:	f7ff fd6c 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 80029c0:	23fa      	movs	r3, #250	; 0xfa
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	0018      	movs	r0, r3
 80029c6:	f006 fe9e 	bl	8009706 <osDelay>
}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	08010380 	.word	0x08010380

080029d4 <format_json_message>:
		}

	}
}
void format_json_message(void)
{
 80029d4:	b590      	push	{r4, r7, lr}
 80029d6:	b089      	sub	sp, #36	; 0x24
 80029d8:	af00      	add	r7, sp, #0
	char Lat_string[10],Long_string[10];
    cJSON *root = cJSON_CreateObject();
 80029da:	f002 fb1b 	bl	8005014 <cJSON_CreateObject>
 80029de:	0003      	movs	r3, r0
 80029e0:	61fb      	str	r3, [r7, #28]
    if (root == NULL)
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d104      	bne.n	80029f2 <format_json_message+0x1e>
    {
        print_msg("JSON object creation failed\r\n");
 80029e8:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <format_json_message+0xc4>)
 80029ea:	0018      	movs	r0, r3
 80029ec:	f000 fea0 	bl	8003730 <print_msg>
 80029f0:	e04e      	b.n	8002a90 <format_json_message+0xbc>
        return;
    }

    cJSON_AddNumberToObject(root, "Msg_Count", Msg_cnt);
 80029f2:	4b2a      	ldr	r3, [pc, #168]	; (8002a9c <format_json_message+0xc8>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7ff fcba 	bl	8002370 <__aeabi_i2d>
 80029fc:	0002      	movs	r2, r0
 80029fe:	000b      	movs	r3, r1
 8002a00:	4927      	ldr	r1, [pc, #156]	; (8002aa0 <format_json_message+0xcc>)
 8002a02:	69f8      	ldr	r0, [r7, #28]
 8002a04:	f002 fa4c 	bl	8004ea0 <cJSON_AddNumberToObject>
    if(GpsInfo_t.latitude)
 8002a08:	4b26      	ldr	r3, [pc, #152]	; (8002aa4 <format_json_message+0xd0>)
 8002a0a:	6918      	ldr	r0, [r3, #16]
 8002a0c:	6959      	ldr	r1, [r3, #20]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2300      	movs	r3, #0
 8002a12:	f7fd fd1b 	bl	800044c <__aeabi_dcmpeq>
 8002a16:	1e03      	subs	r3, r0, #0
 8002a18:	d11a      	bne.n	8002a50 <format_json_message+0x7c>
    {
    	//cJSON_AddNumberToObject(root, "Lat",GpsInfo_t.latitude);
    	//cJSON_AddNumberToObject(root, "Long",GpsInfo_t.longitude);
    	sprintf(Lat_string,"%.4f",GpsInfo_t.latitude);
 8002a1a:	4b22      	ldr	r3, [pc, #136]	; (8002aa4 <format_json_message+0xd0>)
 8002a1c:	691a      	ldr	r2, [r3, #16]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	4921      	ldr	r1, [pc, #132]	; (8002aa8 <format_json_message+0xd4>)
 8002a22:	240c      	movs	r4, #12
 8002a24:	1938      	adds	r0, r7, r4
 8002a26:	f00a fcef 	bl	800d408 <siprintf>
    	sprintf(Long_string,"%.4f",GpsInfo_t.longitude);
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	; (8002aa4 <format_json_message+0xd0>)
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	491d      	ldr	r1, [pc, #116]	; (8002aa8 <format_json_message+0xd4>)
 8002a32:	0038      	movs	r0, r7
 8002a34:	f00a fce8 	bl	800d408 <siprintf>
		cJSON_AddStringToObject(root,"Lat",Lat_string);
 8002a38:	193a      	adds	r2, r7, r4
 8002a3a:	491c      	ldr	r1, [pc, #112]	; (8002aac <format_json_message+0xd8>)
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f002 fa54 	bl	8004eec <cJSON_AddStringToObject>
		cJSON_AddStringToObject(root,"Long",Long_string);
 8002a44:	003a      	movs	r2, r7
 8002a46:	491a      	ldr	r1, [pc, #104]	; (8002ab0 <format_json_message+0xdc>)
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f002 fa4e 	bl	8004eec <cJSON_AddStringToObject>
    }
    char *json_str = cJSON_Print(root);
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f001 feea 	bl	800482c <cJSON_Print>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	61bb      	str	r3, [r7, #24]
    if (json_str != NULL)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00e      	beq.n	8002a80 <format_json_message+0xac>
    {
        strncpy(MQTT_PUB_Buff, json_str, MQTT_PUB_BUFF_LEN - 1);
 8002a62:	4a14      	ldr	r2, [pc, #80]	; (8002ab4 <format_json_message+0xe0>)
 8002a64:	69b9      	ldr	r1, [r7, #24]
 8002a66:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <format_json_message+0xe4>)
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f00a fd60 	bl	800d52e <strncpy>
        MQTT_PUB_Buff[MQTT_PUB_BUFF_LEN - 1] = '\0';
 8002a6e:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <format_json_message+0xe4>)
 8002a70:	4a10      	ldr	r2, [pc, #64]	; (8002ab4 <format_json_message+0xe0>)
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]

        /*
        print_msg("Formatted JSON:\r\n");
        print_msg(MQTT_PUB_Buff);
		*/
        free(json_str);
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f008 ffb9 	bl	800b9f0 <free>
 8002a7e:	e003      	b.n	8002a88 <format_json_message+0xb4>
    } else
    {
        print_msg("JSON formatting failed\r\n");
 8002a80:	4b0e      	ldr	r3, [pc, #56]	; (8002abc <format_json_message+0xe8>)
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 fe54 	bl	8003730 <print_msg>
    }

    cJSON_Delete(root);
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f001 f9f8 	bl	8003e80 <cJSON_Delete>
}
 8002a90:	46bd      	mov	sp, r7
 8002a92:	b009      	add	sp, #36	; 0x24
 8002a94:	bd90      	pop	{r4, r7, pc}
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	08010390 	.word	0x08010390
 8002a9c:	200009e4 	.word	0x200009e4
 8002aa0:	080103b0 	.word	0x080103b0
 8002aa4:	20000208 	.word	0x20000208
 8002aa8:	080103bc 	.word	0x080103bc
 8002aac:	080103c4 	.word	0x080103c4
 8002ab0:	080103c8 	.word	0x080103c8
 8002ab4:	000001ff 	.word	0x000001ff
 8002ab8:	200002a8 	.word	0x200002a8
 8002abc:	080103d0 	.word	0x080103d0

08002ac0 <convertDMMtoDecimal>:
// Convert NMEA DMM (Degrees and Decimal Minutes) to Decimal Degrees
double convertDMMtoDecimal(const char *dmmStr, char direction)
{
 8002ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ac2:	b08d      	sub	sp, #52	; 0x34
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	000a      	movs	r2, r1
 8002aca:	260b      	movs	r6, #11
 8002acc:	19bb      	adds	r3, r7, r6
 8002ace:	701a      	strb	r2, [r3, #0]
    double dmm = atof(dmmStr);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f008 ff76 	bl	800b9c4 <atof>
 8002ad8:	0002      	movs	r2, r0
 8002ada:	000b      	movs	r3, r1
 8002adc:	62ba      	str	r2, [r7, #40]	; 0x28
 8002ade:	62fb      	str	r3, [r7, #44]	; 0x2c
    int degrees = (int)(dmm / 100);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	4b25      	ldr	r3, [pc, #148]	; (8002b78 <convertDMMtoDecimal+0xb8>)
 8002ae4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ae6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ae8:	f7fe f9b0 	bl	8000e4c <__aeabi_ddiv>
 8002aec:	0002      	movs	r2, r0
 8002aee:	000b      	movs	r3, r1
 8002af0:	0010      	movs	r0, r2
 8002af2:	0019      	movs	r1, r3
 8002af4:	f7ff fc06 	bl	8002304 <__aeabi_d2iz>
 8002af8:	0003      	movs	r3, r0
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
    double minutes = dmm - (degrees * 100);
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	2264      	movs	r2, #100	; 0x64
 8002b00:	4353      	muls	r3, r2
 8002b02:	0018      	movs	r0, r3
 8002b04:	f7ff fc34 	bl	8002370 <__aeabi_i2d>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	000b      	movs	r3, r1
 8002b0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b10:	f7ff f858 	bl	8001bc4 <__aeabi_dsub>
 8002b14:	0002      	movs	r2, r0
 8002b16:	000b      	movs	r3, r1
 8002b18:	61ba      	str	r2, [r7, #24]
 8002b1a:	61fb      	str	r3, [r7, #28]
    double decimal = degrees + (minutes / 60.0);
 8002b1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b1e:	f7ff fc27 	bl	8002370 <__aeabi_i2d>
 8002b22:	6038      	str	r0, [r7, #0]
 8002b24:	6079      	str	r1, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <convertDMMtoDecimal+0xbc>)
 8002b2a:	69b8      	ldr	r0, [r7, #24]
 8002b2c:	69f9      	ldr	r1, [r7, #28]
 8002b2e:	f7fe f98d 	bl	8000e4c <__aeabi_ddiv>
 8002b32:	0002      	movs	r2, r0
 8002b34:	000b      	movs	r3, r1
 8002b36:	6838      	ldr	r0, [r7, #0]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	f7fd fe27 	bl	800078c <__aeabi_dadd>
 8002b3e:	0002      	movs	r2, r0
 8002b40:	000b      	movs	r3, r1
 8002b42:	613a      	str	r2, [r7, #16]
 8002b44:	617b      	str	r3, [r7, #20]
    return (direction == 'S' || direction == 'W') ? -decimal : decimal;
 8002b46:	19bb      	adds	r3, r7, r6
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2b53      	cmp	r3, #83	; 0x53
 8002b4c:	d003      	beq.n	8002b56 <convertDMMtoDecimal+0x96>
 8002b4e:	19bb      	adds	r3, r7, r6
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b57      	cmp	r3, #87	; 0x57
 8002b54:	d107      	bne.n	8002b66 <convertDMMtoDecimal+0xa6>
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	001c      	movs	r4, r3
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	2280      	movs	r2, #128	; 0x80
 8002b5e:	0612      	lsls	r2, r2, #24
 8002b60:	405a      	eors	r2, r3
 8002b62:	0015      	movs	r5, r2
 8002b64:	e001      	b.n	8002b6a <convertDMMtoDecimal+0xaa>
 8002b66:	693c      	ldr	r4, [r7, #16]
 8002b68:	697d      	ldr	r5, [r7, #20]
 8002b6a:	0022      	movs	r2, r4
 8002b6c:	002b      	movs	r3, r5
}
 8002b6e:	0010      	movs	r0, r2
 8002b70:	0019      	movs	r1, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b00d      	add	sp, #52	; 0x34
 8002b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b78:	40590000 	.word	0x40590000
 8002b7c:	404e0000 	.word	0x404e0000

08002b80 <modem_parse_gps_location>:
int modem_parse_gps_location(const char *response, GpsData *data)
{
 8002b80:	b590      	push	{r4, r7, lr}
 8002b82:	b0af      	sub	sp, #188	; 0xbc
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
    const char *start = strstr(response, "+QGPSLOC:");
 8002b8a:	4a99      	ldr	r2, [pc, #612]	; (8002df0 <modem_parse_gps_location+0x270>)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	0011      	movs	r1, r2
 8002b90:	0018      	movs	r0, r3
 8002b92:	f00a fd44 	bl	800d61e <strstr>
 8002b96:	0003      	movs	r3, r0
 8002b98:	22a8      	movs	r2, #168	; 0xa8
 8002b9a:	18b9      	adds	r1, r7, r2
 8002b9c:	600b      	str	r3, [r1, #0]
    if (!start) return -1;
 8002b9e:	18bb      	adds	r3, r7, r2
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <modem_parse_gps_location+0x2c>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	425b      	negs	r3, r3
 8002baa:	e11c      	b.n	8002de6 <modem_parse_gps_location+0x266>
    start += strlen("+QGPSLOC: ");
 8002bac:	22a8      	movs	r2, #168	; 0xa8
 8002bae:	18bb      	adds	r3, r7, r2
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330a      	adds	r3, #10
 8002bb4:	18b9      	adds	r1, r7, r2
 8002bb6:	600b      	str	r3, [r1, #0]

    char buffer[128];
    strncpy(buffer, start, sizeof(buffer) - 1);
 8002bb8:	18bb      	adds	r3, r7, r2
 8002bba:	6819      	ldr	r1, [r3, #0]
 8002bbc:	2428      	movs	r4, #40	; 0x28
 8002bbe:	193b      	adds	r3, r7, r4
 8002bc0:	227f      	movs	r2, #127	; 0x7f
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f00a fcb3 	bl	800d52e <strncpy>
    buffer[sizeof(buffer) - 1] = '\0';
 8002bc8:	0020      	movs	r0, r4
 8002bca:	183b      	adds	r3, r7, r0
 8002bcc:	227f      	movs	r2, #127	; 0x7f
 8002bce:	2100      	movs	r1, #0
 8002bd0:	5499      	strb	r1, [r3, r2]

    char *token = strtok(buffer, ",");
 8002bd2:	4a88      	ldr	r2, [pc, #544]	; (8002df4 <modem_parse_gps_location+0x274>)
 8002bd4:	183b      	adds	r3, r7, r0
 8002bd6:	0011      	movs	r1, r2
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f00a fcbd 	bl	800d558 <strtok>
 8002bde:	0003      	movs	r3, r0
 8002be0:	22b4      	movs	r2, #180	; 0xb4
 8002be2:	18ba      	adds	r2, r7, r2
 8002be4:	6013      	str	r3, [r2, #0]
    int field = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	22b0      	movs	r2, #176	; 0xb0
 8002bea:	18ba      	adds	r2, r7, r2
 8002bec:	6013      	str	r3, [r2, #0]
    char latStr[16], lonStr[16];
    char latDir = 'N', lonDir = 'E';
 8002bee:	23af      	movs	r3, #175	; 0xaf
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	224e      	movs	r2, #78	; 0x4e
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	23ae      	movs	r3, #174	; 0xae
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	2245      	movs	r2, #69	; 0x45
 8002bfc:	701a      	strb	r2, [r3, #0]

    while (token != NULL)
 8002bfe:	e0c7      	b.n	8002d90 <modem_parse_gps_location+0x210>
    {
        switch (field)
 8002c00:	22b0      	movs	r2, #176	; 0xb0
 8002c02:	18bb      	adds	r3, r7, r2
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b0a      	cmp	r3, #10
 8002c08:	d900      	bls.n	8002c0c <modem_parse_gps_location+0x8c>
 8002c0a:	e0b2      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
 8002c0c:	18bb      	adds	r3, r7, r2
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	009a      	lsls	r2, r3, #2
 8002c12:	4b79      	ldr	r3, [pc, #484]	; (8002df8 <modem_parse_gps_location+0x278>)
 8002c14:	18d3      	adds	r3, r2, r3
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	469f      	mov	pc, r3
        {
            case 0:
                strncpy(data->utc_time, token, sizeof(data->utc_time) - 1);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	22b4      	movs	r2, #180	; 0xb4
 8002c1e:	18ba      	adds	r2, r7, r2
 8002c20:	6811      	ldr	r1, [r2, #0]
 8002c22:	220a      	movs	r2, #10
 8002c24:	0018      	movs	r0, r3
 8002c26:	f00a fc82 	bl	800d52e <strncpy>
                data->utc_time[sizeof(data->utc_time) - 1] = '\0';
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	729a      	strb	r2, [r3, #10]
                break;
 8002c30:	e09f      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 1:
                strncpy(latStr, token, sizeof(latStr) - 1);
 8002c32:	23b4      	movs	r3, #180	; 0xb4
 8002c34:	18fb      	adds	r3, r7, r3
 8002c36:	6819      	ldr	r1, [r3, #0]
 8002c38:	2418      	movs	r4, #24
 8002c3a:	193b      	adds	r3, r7, r4
 8002c3c:	220f      	movs	r2, #15
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f00a fc75 	bl	800d52e <strncpy>
                latStr[sizeof(latStr) - 1] = '\0';
 8002c44:	193b      	adds	r3, r7, r4
 8002c46:	2200      	movs	r2, #0
 8002c48:	73da      	strb	r2, [r3, #15]
                latDir = latStr[strlen(latStr) - 1];
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f7fd fa5b 	bl	8000108 <strlen>
 8002c52:	0003      	movs	r3, r0
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	23af      	movs	r3, #175	; 0xaf
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	1939      	adds	r1, r7, r4
 8002c5c:	5c8a      	ldrb	r2, [r1, r2]
 8002c5e:	701a      	strb	r2, [r3, #0]
                latStr[strlen(latStr) - 1] = '\0';
 8002c60:	193b      	adds	r3, r7, r4
 8002c62:	0018      	movs	r0, r3
 8002c64:	f7fd fa50 	bl	8000108 <strlen>
 8002c68:	0003      	movs	r3, r0
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	193a      	adds	r2, r7, r4
 8002c6e:	2100      	movs	r1, #0
 8002c70:	54d1      	strb	r1, [r2, r3]
                break;
 8002c72:	e07e      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 2:
                strncpy(lonStr, token, sizeof(lonStr) - 1);
 8002c74:	23b4      	movs	r3, #180	; 0xb4
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	6819      	ldr	r1, [r3, #0]
 8002c7a:	2408      	movs	r4, #8
 8002c7c:	193b      	adds	r3, r7, r4
 8002c7e:	220f      	movs	r2, #15
 8002c80:	0018      	movs	r0, r3
 8002c82:	f00a fc54 	bl	800d52e <strncpy>
                lonStr[sizeof(lonStr) - 1] = '\0';
 8002c86:	193b      	adds	r3, r7, r4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	73da      	strb	r2, [r3, #15]
                lonDir = lonStr[strlen(lonStr) - 1];
 8002c8c:	193b      	adds	r3, r7, r4
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f7fd fa3a 	bl	8000108 <strlen>
 8002c94:	0003      	movs	r3, r0
 8002c96:	1e5a      	subs	r2, r3, #1
 8002c98:	23ae      	movs	r3, #174	; 0xae
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	1939      	adds	r1, r7, r4
 8002c9e:	5c8a      	ldrb	r2, [r1, r2]
 8002ca0:	701a      	strb	r2, [r3, #0]
                lonStr[strlen(lonStr) - 1] = '\0';
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7fd fa2f 	bl	8000108 <strlen>
 8002caa:	0003      	movs	r3, r0
 8002cac:	3b01      	subs	r3, #1
 8002cae:	193a      	adds	r2, r7, r4
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	54d1      	strb	r1, [r2, r3]
                break;
 8002cb4:	e05d      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 3:
                data->hdop = atof(token);
 8002cb6:	23b4      	movs	r3, #180	; 0xb4
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f008 fe81 	bl	800b9c4 <atof>
 8002cc2:	0002      	movs	r2, r0
 8002cc4:	000b      	movs	r3, r1
 8002cc6:	6839      	ldr	r1, [r7, #0]
 8002cc8:	620a      	str	r2, [r1, #32]
 8002cca:	624b      	str	r3, [r1, #36]	; 0x24
                break;
 8002ccc:	e051      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 4:
                data->altitude = atof(token);
 8002cce:	23b4      	movs	r3, #180	; 0xb4
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f008 fe75 	bl	800b9c4 <atof>
 8002cda:	0002      	movs	r2, r0
 8002cdc:	000b      	movs	r3, r1
 8002cde:	6839      	ldr	r1, [r7, #0]
 8002ce0:	628a      	str	r2, [r1, #40]	; 0x28
 8002ce2:	62cb      	str	r3, [r1, #44]	; 0x2c
                break;
 8002ce4:	e045      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 5:
                data->fix = atoi(token);
 8002ce6:	23b4      	movs	r3, #180	; 0xb4
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f008 fe6e 	bl	800b9ce <atoi>
 8002cf2:	0002      	movs	r2, r0
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	631a      	str	r2, [r3, #48]	; 0x30
                break;
 8002cf8:	e03b      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 6:
                data->cog = atof(token);
 8002cfa:	23b4      	movs	r3, #180	; 0xb4
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	0018      	movs	r0, r3
 8002d02:	f008 fe5f 	bl	800b9c4 <atof>
 8002d06:	0002      	movs	r2, r0
 8002d08:	000b      	movs	r3, r1
 8002d0a:	6839      	ldr	r1, [r7, #0]
 8002d0c:	638a      	str	r2, [r1, #56]	; 0x38
 8002d0e:	63cb      	str	r3, [r1, #60]	; 0x3c
                break;
 8002d10:	e02f      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 7:
                data->spkm = atof(token);
 8002d12:	23b4      	movs	r3, #180	; 0xb4
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f008 fe53 	bl	800b9c4 <atof>
 8002d1e:	0002      	movs	r2, r0
 8002d20:	000b      	movs	r3, r1
 8002d22:	6839      	ldr	r1, [r7, #0]
 8002d24:	640a      	str	r2, [r1, #64]	; 0x40
 8002d26:	644b      	str	r3, [r1, #68]	; 0x44
                break;
 8002d28:	e023      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 8:
                data->spkn = atof(token);
 8002d2a:	23b4      	movs	r3, #180	; 0xb4
 8002d2c:	18fb      	adds	r3, r7, r3
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	0018      	movs	r0, r3
 8002d32:	f008 fe47 	bl	800b9c4 <atof>
 8002d36:	0002      	movs	r2, r0
 8002d38:	000b      	movs	r3, r1
 8002d3a:	6839      	ldr	r1, [r7, #0]
 8002d3c:	648a      	str	r2, [r1, #72]	; 0x48
 8002d3e:	64cb      	str	r3, [r1, #76]	; 0x4c
                break;
 8002d40:	e017      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 9:
                strncpy(data->date, token, sizeof(data->date) - 1);
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	3350      	adds	r3, #80	; 0x50
 8002d46:	22b4      	movs	r2, #180	; 0xb4
 8002d48:	18ba      	adds	r2, r7, r2
 8002d4a:	6811      	ldr	r1, [r2, #0]
 8002d4c:	2206      	movs	r2, #6
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f00a fbed 	bl	800d52e <strncpy>
                data->date[sizeof(data->date) - 1] = '\0';
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	2256      	movs	r2, #86	; 0x56
 8002d58:	2100      	movs	r1, #0
 8002d5a:	5499      	strb	r1, [r3, r2]
                break;
 8002d5c:	e009      	b.n	8002d72 <modem_parse_gps_location+0x1f2>
            case 10:
                data->nsat = atoi(token);
 8002d5e:	23b4      	movs	r3, #180	; 0xb4
 8002d60:	18fb      	adds	r3, r7, r3
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	0018      	movs	r0, r3
 8002d66:	f008 fe32 	bl	800b9ce <atoi>
 8002d6a:	0002      	movs	r2, r0
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	659a      	str	r2, [r3, #88]	; 0x58
                break;
 8002d70:	46c0      	nop			; (mov r8, r8)
        }

        token = strtok(NULL, ",");
 8002d72:	4b20      	ldr	r3, [pc, #128]	; (8002df4 <modem_parse_gps_location+0x274>)
 8002d74:	0019      	movs	r1, r3
 8002d76:	2000      	movs	r0, #0
 8002d78:	f00a fbee 	bl	800d558 <strtok>
 8002d7c:	0003      	movs	r3, r0
 8002d7e:	22b4      	movs	r2, #180	; 0xb4
 8002d80:	18ba      	adds	r2, r7, r2
 8002d82:	6013      	str	r3, [r2, #0]
        field++;
 8002d84:	22b0      	movs	r2, #176	; 0xb0
 8002d86:	18bb      	adds	r3, r7, r2
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	18ba      	adds	r2, r7, r2
 8002d8e:	6013      	str	r3, [r2, #0]
    while (token != NULL)
 8002d90:	23b4      	movs	r3, #180	; 0xb4
 8002d92:	18fb      	adds	r3, r7, r3
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d000      	beq.n	8002d9c <modem_parse_gps_location+0x21c>
 8002d9a:	e731      	b.n	8002c00 <modem_parse_gps_location+0x80>
    }

    if (field < 11) return -2;
 8002d9c:	23b0      	movs	r3, #176	; 0xb0
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b0a      	cmp	r3, #10
 8002da4:	dc02      	bgt.n	8002dac <modem_parse_gps_location+0x22c>
 8002da6:	2302      	movs	r3, #2
 8002da8:	425b      	negs	r3, r3
 8002daa:	e01c      	b.n	8002de6 <modem_parse_gps_location+0x266>

    data->latitude = convertDMMtoDecimal(latStr, latDir);
 8002dac:	23af      	movs	r3, #175	; 0xaf
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	2318      	movs	r3, #24
 8002db4:	18fb      	adds	r3, r7, r3
 8002db6:	0011      	movs	r1, r2
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7ff fe81 	bl	8002ac0 <convertDMMtoDecimal>
 8002dbe:	0002      	movs	r2, r0
 8002dc0:	000b      	movs	r3, r1
 8002dc2:	6839      	ldr	r1, [r7, #0]
 8002dc4:	610a      	str	r2, [r1, #16]
 8002dc6:	614b      	str	r3, [r1, #20]
    data->longitude = convertDMMtoDecimal(lonStr, lonDir);
 8002dc8:	23ae      	movs	r3, #174	; 0xae
 8002dca:	18fb      	adds	r3, r7, r3
 8002dcc:	781a      	ldrb	r2, [r3, #0]
 8002dce:	2308      	movs	r3, #8
 8002dd0:	18fb      	adds	r3, r7, r3
 8002dd2:	0011      	movs	r1, r2
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7ff fe73 	bl	8002ac0 <convertDMMtoDecimal>
 8002dda:	0002      	movs	r2, r0
 8002ddc:	000b      	movs	r3, r1
 8002dde:	6839      	ldr	r1, [r7, #0]
 8002de0:	618a      	str	r2, [r1, #24]
 8002de2:	61cb      	str	r3, [r1, #28]

    return 0;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b02f      	add	sp, #188	; 0xbc
 8002dec:	bd90      	pop	{r4, r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	080103ec 	.word	0x080103ec
 8002df4:	080103f8 	.word	0x080103f8
 8002df8:	0801088c 	.word	0x0801088c

08002dfc <Modem_BLE_Start>:
Gatt_param_t Modem_GATT_Param[MAX_CHAR_IN_SVC];
char Ble_write_data_ascii[50];
uint8_t client_write=0,clear_buff=0;
/***************************************** Function Prototypes ******************************************/
void Modem_BLE_Start()
{
 8002dfc:	b590      	push	{r4, r7, lr}
 8002dfe:	b087      	sub	sp, #28
 8002e00:	af00      	add	r7, sp, #0
	osThreadDef(ModemBLETask, Modem_BLE_Task, osPriorityNormal, 0, 256);
 8002e02:	1d3b      	adds	r3, r7, #4
 8002e04:	4a08      	ldr	r2, [pc, #32]	; (8002e28 <Modem_BLE_Start+0x2c>)
 8002e06:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002e08:	c313      	stmia	r3!, {r0, r1, r4}
 8002e0a:	ca03      	ldmia	r2!, {r0, r1}
 8002e0c:	c303      	stmia	r3!, {r0, r1}
	ModemBLE_TaskHandle = osThreadCreate(osThread(ModemBLETask), NULL);
 8002e0e:	1d3b      	adds	r3, r7, #4
 8002e10:	2100      	movs	r1, #0
 8002e12:	0018      	movs	r0, r3
 8002e14:	f006 fc4f 	bl	80096b6 <osThreadCreate>
 8002e18:	0002      	movs	r2, r0
 8002e1a:	4b04      	ldr	r3, [pc, #16]	; (8002e2c <Modem_BLE_Start+0x30>)
 8002e1c:	601a      	str	r2, [r3, #0]
}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b007      	add	sp, #28
 8002e24:	bd90      	pop	{r4, r7, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	0801040c 	.word	0x0801040c
 8002e2c:	20000914 	.word	0x20000914

08002e30 <Modem_BLE_Task>:

void Modem_BLE_Task(void const * argument)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
	HAL_UARTEx_ReceiveToIdle_IT(&huart1,(uint8_t*)EC200u_Rx_Buff, sizeof(EC200u_Rx_Buff));
 8002e38:	4939      	ldr	r1, [pc, #228]	; (8002f20 <Modem_BLE_Task+0xf0>)
 8002e3a:	4b3a      	ldr	r3, [pc, #232]	; (8002f24 <Modem_BLE_Task+0xf4>)
 8002e3c:	22c8      	movs	r2, #200	; 0xc8
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f006 fb56 	bl	80094f0 <HAL_UARTEx_ReceiveToIdle_IT>
	modem_ble_init();
 8002e44:	f000 f880 	bl	8002f48 <modem_ble_init>
	while(1)
	{
//		if(Ble_info_t.conn_state==1)
		{
			if(client_write)
 8002e48:	4b37      	ldr	r3, [pc, #220]	; (8002f28 <Modem_BLE_Task+0xf8>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d052      	beq.n	8002ef6 <Modem_BLE_Task+0xc6>
			{

				switch(BLE_Write_data.cid)
 8002e50:	4b36      	ldr	r3, [pc, #216]	; (8002f2c <Modem_BLE_Task+0xfc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d038      	beq.n	8002eca <Modem_BLE_Task+0x9a>
 8002e58:	dc49      	bgt.n	8002eee <Modem_BLE_Task+0xbe>
 8002e5a:	2b03      	cmp	r3, #3
 8002e5c:	d025      	beq.n	8002eaa <Modem_BLE_Task+0x7a>
 8002e5e:	dc46      	bgt.n	8002eee <Modem_BLE_Task+0xbe>
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d002      	beq.n	8002e6a <Modem_BLE_Task+0x3a>
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d010      	beq.n	8002e8a <Modem_BLE_Task+0x5a>
						mqtt_flag.change_on_mqtt_port=1;   //TODO :Need to compare previous data and set the flag
						break;
					}
					default:
					{
						break;
 8002e68:	e041      	b.n	8002eee <Modem_BLE_Task+0xbe>
						strcpy(modem_mqtt_conf_t.mqtt_username,Ble_write_data_ascii);
 8002e6a:	4a31      	ldr	r2, [pc, #196]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002e6c:	4b31      	ldr	r3, [pc, #196]	; (8002f34 <Modem_BLE_Task+0x104>)
 8002e6e:	0011      	movs	r1, r2
 8002e70:	0018      	movs	r0, r3
 8002e72:	f00a fc7c 	bl	800d76e <strcpy>
						memset(Ble_write_data_ascii,0,sizeof(Ble_write_data_ascii));
 8002e76:	4b2e      	ldr	r3, [pc, #184]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002e78:	2232      	movs	r2, #50	; 0x32
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f00a fb2f 	bl	800d4e0 <memset>
						mqtt_flag.change_on_mqtt_username=1;  //TODO :Need to compare previous data and set the flag
 8002e82:	4b2d      	ldr	r3, [pc, #180]	; (8002f38 <Modem_BLE_Task+0x108>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
						break;
 8002e88:	e032      	b.n	8002ef0 <Modem_BLE_Task+0xc0>
						strcpy(modem_mqtt_conf_t.mqtt_password,Ble_write_data_ascii);
 8002e8a:	4a29      	ldr	r2, [pc, #164]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002e8c:	4b2b      	ldr	r3, [pc, #172]	; (8002f3c <Modem_BLE_Task+0x10c>)
 8002e8e:	0011      	movs	r1, r2
 8002e90:	0018      	movs	r0, r3
 8002e92:	f00a fc6c 	bl	800d76e <strcpy>
						memset(Ble_write_data_ascii,0,sizeof(Ble_write_data_ascii));
 8002e96:	4b26      	ldr	r3, [pc, #152]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002e98:	2232      	movs	r2, #50	; 0x32
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f00a fb1f 	bl	800d4e0 <memset>
						mqtt_flag.change_on_mqtt_password=1;  //TODO :Need to compare previous data and set the flag
 8002ea2:	4b25      	ldr	r3, [pc, #148]	; (8002f38 <Modem_BLE_Task+0x108>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	705a      	strb	r2, [r3, #1]
						break;
 8002ea8:	e022      	b.n	8002ef0 <Modem_BLE_Task+0xc0>
						strcpy(modem_mqtt_conf_t.mqtt_client_id,Ble_write_data_ascii);
 8002eaa:	4a21      	ldr	r2, [pc, #132]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002eac:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <Modem_BLE_Task+0x110>)
 8002eae:	0011      	movs	r1, r2
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	f00a fc5c 	bl	800d76e <strcpy>
						memset(Ble_write_data_ascii,0,sizeof(Ble_write_data_ascii));
 8002eb6:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002eb8:	2232      	movs	r2, #50	; 0x32
 8002eba:	2100      	movs	r1, #0
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f00a fb0f 	bl	800d4e0 <memset>
						mqtt_flag.change_on_mqtt_clientid=1;   //TODO :Need to compare previous data and set the flag
 8002ec2:	4b1d      	ldr	r3, [pc, #116]	; (8002f38 <Modem_BLE_Task+0x108>)
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	709a      	strb	r2, [r3, #2]
						break;
 8002ec8:	e012      	b.n	8002ef0 <Modem_BLE_Task+0xc0>
						modem_mqtt_conf_t.mqtt_port=atoi(Ble_write_data_ascii);
 8002eca:	4b19      	ldr	r3, [pc, #100]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f008 fd7e 	bl	800b9ce <atoi>
 8002ed2:	0003      	movs	r3, r0
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	4b17      	ldr	r3, [pc, #92]	; (8002f34 <Modem_BLE_Task+0x104>)
 8002ed8:	879a      	strh	r2, [r3, #60]	; 0x3c
						memset(Ble_write_data_ascii,0,sizeof(Ble_write_data_ascii));
 8002eda:	4b15      	ldr	r3, [pc, #84]	; (8002f30 <Modem_BLE_Task+0x100>)
 8002edc:	2232      	movs	r2, #50	; 0x32
 8002ede:	2100      	movs	r1, #0
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f00a fafd 	bl	800d4e0 <memset>
						mqtt_flag.change_on_mqtt_port=1;   //TODO :Need to compare previous data and set the flag
 8002ee6:	4b14      	ldr	r3, [pc, #80]	; (8002f38 <Modem_BLE_Task+0x108>)
 8002ee8:	2201      	movs	r2, #1
 8002eea:	70da      	strb	r2, [r3, #3]
						break;
 8002eec:	e000      	b.n	8002ef0 <Modem_BLE_Task+0xc0>
						break;
 8002eee:	46c0      	nop			; (mov r8, r8)
					}
				}
				client_write=0;
 8002ef0:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <Modem_BLE_Task+0xf8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
			}
		}
		if(clear_buff)
 8002ef6:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <Modem_BLE_Task+0x114>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00b      	beq.n	8002f16 <Modem_BLE_Task+0xe6>
		{
			osDelay(100);
 8002efe:	2064      	movs	r0, #100	; 0x64
 8002f00:	f006 fc01 	bl	8009706 <osDelay>
			memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <Modem_BLE_Task+0xf0>)
 8002f06:	22c8      	movs	r2, #200	; 0xc8
 8002f08:	2100      	movs	r1, #0
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f00a fae8 	bl	800d4e0 <memset>
			clear_buff=0;
 8002f10:	4b0c      	ldr	r3, [pc, #48]	; (8002f44 <Modem_BLE_Task+0x114>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
		}
		osDelay(10);
 8002f16:	200a      	movs	r0, #10
 8002f18:	f006 fbf5 	bl	8009706 <osDelay>
			if(client_write)
 8002f1c:	e794      	b.n	8002e48 <Modem_BLE_Task+0x18>
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	2000091c 	.word	0x2000091c
 8002f24:	200007e4 	.word	0x200007e4
 8002f28:	20000742 	.word	0x20000742
 8002f2c:	20000798 	.word	0x20000798
 8002f30:	20000710 	.word	0x20000710
 8002f34:	20000268 	.word	0x20000268
 8002f38:	200004d0 	.word	0x200004d0
 8002f3c:	2000027c 	.word	0x2000027c
 8002f40:	20000290 	.word	0x20000290
 8002f44:	20000743 	.word	0x20000743

08002f48 <modem_ble_init>:
	}
}
void modem_ble_init()
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
	/*
	modem_initiate_cmd(MODEM_BLE_SET_NAME);
	vTaskDelay(2000 / portTICK_PERIOD_MS);
	*/

	modem_initiate_cmd(MODEM_TURN_ON_BLE);
 8002f4c:	2018      	movs	r0, #24
 8002f4e:	f7ff fac3 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 8002f52:	23fa      	movs	r3, #250	; 0xfa
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	0018      	movs	r0, r3
 8002f58:	f006 fbd5 	bl	8009706 <osDelay>


	modem_initiate_cmd(MODEM_BLE_SET_ADV_PARAM);
 8002f5c:	201b      	movs	r0, #27
 8002f5e:	f7ff fabb 	bl	80024d8 <modem_initiate_cmd>
	osDelay(1000);
 8002f62:	23fa      	movs	r3, #250	; 0xfa
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	0018      	movs	r0, r3
 8002f68:	f006 fbcd 	bl	8009706 <osDelay>
	osDelay(2000);

	modem_initiate_cmd(MODEM_BLE_SET_SCAN_RESP_DATA);
	osDelay(2000);
	*/
	modem_initiate_cmd(MODEM_BLE_SET_ADV_NAME);
 8002f6c:	201c      	movs	r0, #28
 8002f6e:	f7ff fab3 	bl	80024d8 <modem_initiate_cmd>
	osDelay(1000);
 8002f72:	23fa      	movs	r3, #250	; 0xfa
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	0018      	movs	r0, r3
 8002f78:	f006 fbc5 	bl	8009706 <osDelay>

	modem_initiate_cmd(MODEM_BLE_SET_PRIMARY_SVC);
 8002f7c:	201d      	movs	r0, #29
 8002f7e:	f7ff faab 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 8002f82:	23fa      	movs	r3, #250	; 0xfa
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	0018      	movs	r0, r3
 8002f88:	f006 fbbd 	bl	8009706 <osDelay>
	osDelay(2000);

	modem_initiate_cmd(MODEM_BLE_CFG_CHAR_VALUE);
	osDelay(2000);
	*/
	modem_create_gatt_svc_characteristics();
 8002f8c:	f000 f814 	bl	8002fb8 <modem_create_gatt_svc_characteristics>

	modem_initiate_cmd(MODEM_BLE_FINSISH_ADDING_SVC);
 8002f90:	2020      	movs	r0, #32
 8002f92:	f7ff faa1 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 8002f96:	23fa      	movs	r3, #250	; 0xfa
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f006 fbb3 	bl	8009706 <osDelay>

	modem_initiate_cmd(MODEM_BLE_START_ADV);
 8002fa0:	2021      	movs	r0, #33	; 0x21
 8002fa2:	f7ff fa99 	bl	80024d8 <modem_initiate_cmd>
	osDelay(2000);
 8002fa6:	23fa      	movs	r3, #250	; 0xfa
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	0018      	movs	r0, r3
 8002fac:	f006 fbab 	bl	8009706 <osDelay>
	*/




}
 8002fb0:	46c0      	nop			; (mov r8, r8)
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <modem_create_gatt_svc_characteristics>:
    }

    return 0; // Success
}
void modem_create_gatt_svc_characteristics()
{
 8002fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fba:	46c6      	mov	lr, r8
 8002fbc:	b500      	push	{lr}
 8002fbe:	b0b8      	sub	sp, #224	; 0xe0
 8002fc0:	af06      	add	r7, sp, #24
	char cmd[200];

	/* GATT CHAR 0xFEF4 */
	Modem_GATT_Param[0].svc_uuid=SVC_UUID_ABF0;
 8002fc2:	4bef      	ldr	r3, [pc, #956]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	801a      	strh	r2, [r3, #0]
	Modem_GATT_Param[0].charaId =__BLE_TELEMETRY_CHAR_ID;
 8002fc8:	4bed      	ldr	r3, [pc, #948]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	709a      	strb	r2, [r3, #2]
	Modem_GATT_Param[0].svc_property= 18;  //Read and Notify
 8002fce:	4bec      	ldr	r3, [pc, #944]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fd0:	2212      	movs	r2, #18
 8002fd2:	809a      	strh	r2, [r3, #4]
	Modem_GATT_Param[0].uuid_type=1;     //16-bit UUID
 8002fd4:	4bea      	ldr	r3, [pc, #936]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	719a      	strb	r2, [r3, #6]
	Modem_GATT_Param[0].uuid_16 =UUID16_CAN_DATA;
 8002fda:	4be9      	ldr	r3, [pc, #932]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fdc:	4ae9      	ldr	r2, [pc, #932]	; (8003384 <modem_create_gatt_svc_characteristics+0x3cc>)
 8002fde:	811a      	strh	r2, [r3, #8]
	Modem_GATT_Param[0].val_len=42;
 8002fe0:	4be7      	ldr	r3, [pc, #924]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002fe2:	222a      	movs	r2, #42	; 0x2a
 8002fe4:	819a      	strh	r2, [r3, #12]
	strcpy(Modem_GATT_Param[0].char_value,"48656C6C6F"); // Send Hello
 8002fe6:	4ae8      	ldr	r2, [pc, #928]	; (8003388 <modem_create_gatt_svc_characteristics+0x3d0>)
 8002fe8:	4be8      	ldr	r3, [pc, #928]	; (800338c <modem_create_gatt_svc_characteristics+0x3d4>)
 8002fea:	0010      	movs	r0, r2
 8002fec:	0019      	movs	r1, r3
 8002fee:	230b      	movs	r3, #11
 8002ff0:	001a      	movs	r2, r3
 8002ff2:	f00a fbcf 	bl	800d794 <memcpy>
	Modem_GATT_Param[0].char_permission=1;  // Read Only
 8002ff6:	4be2      	ldr	r3, [pc, #904]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	815a      	strh	r2, [r3, #10]

	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,
 8002ffc:	4be0      	ldr	r3, [pc, #896]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	001d      	movs	r5, r3
 8003002:	4bdf      	ldr	r3, [pc, #892]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003004:	789b      	ldrb	r3, [r3, #2]
 8003006:	001e      	movs	r6, r3
			Modem_GATT_Param[0].svc_property,Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16);
 8003008:	4bdd      	ldr	r3, [pc, #884]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800300a:	889b      	ldrh	r3, [r3, #4]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,
 800300c:	001a      	movs	r2, r3
			Modem_GATT_Param[0].svc_property,Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16);
 800300e:	4bdc      	ldr	r3, [pc, #880]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003010:	799b      	ldrb	r3, [r3, #6]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,
 8003012:	001c      	movs	r4, r3
			Modem_GATT_Param[0].svc_property,Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16);
 8003014:	4bda      	ldr	r3, [pc, #872]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003016:	891b      	ldrh	r3, [r3, #8]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,
 8003018:	49dd      	ldr	r1, [pc, #884]	; (8003390 <modem_create_gatt_svc_characteristics+0x3d8>)
 800301a:	0038      	movs	r0, r7
 800301c:	9302      	str	r3, [sp, #8]
 800301e:	9401      	str	r4, [sp, #4]
 8003020:	9200      	str	r2, [sp, #0]
 8003022:	0033      	movs	r3, r6
 8003024:	002a      	movs	r2, r5
 8003026:	f00a f9ef 	bl	800d408 <siprintf>
	modem_send_msg(cmd);
 800302a:	003b      	movs	r3, r7
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff fa33 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003032:	23fa      	movs	r3, #250	; 0xfa
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	0018      	movs	r0, r3
 8003038:	f006 fb65 	bl	8009706 <osDelay>

	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,Modem_GATT_Param[0].char_permission,
 800303c:	4bd0      	ldr	r3, [pc, #832]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	469c      	mov	ip, r3
 8003042:	4bcf      	ldr	r3, [pc, #828]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003044:	789b      	ldrb	r3, [r3, #2]
 8003046:	4698      	mov	r8, r3
 8003048:	4bcd      	ldr	r3, [pc, #820]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800304a:	895b      	ldrh	r3, [r3, #10]
 800304c:	001a      	movs	r2, r3
			Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16,Modem_GATT_Param[0].val_len,Modem_GATT_Param[0].char_value);
 800304e:	4bcc      	ldr	r3, [pc, #816]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003050:	799b      	ldrb	r3, [r3, #6]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,Modem_GATT_Param[0].char_permission,
 8003052:	001c      	movs	r4, r3
			Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16,Modem_GATT_Param[0].val_len,Modem_GATT_Param[0].char_value);
 8003054:	4bca      	ldr	r3, [pc, #808]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003056:	891b      	ldrh	r3, [r3, #8]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,Modem_GATT_Param[0].char_permission,
 8003058:	001d      	movs	r5, r3
			Modem_GATT_Param[0].uuid_type,Modem_GATT_Param[0].uuid_16,Modem_GATT_Param[0].val_len,Modem_GATT_Param[0].char_value);
 800305a:	4bc9      	ldr	r3, [pc, #804]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800305c:	899b      	ldrh	r3, [r3, #12]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[0].svc_uuid,Modem_GATT_Param[0].charaId,Modem_GATT_Param[0].char_permission,
 800305e:	001e      	movs	r6, r3
 8003060:	49cc      	ldr	r1, [pc, #816]	; (8003394 <modem_create_gatt_svc_characteristics+0x3dc>)
 8003062:	0038      	movs	r0, r7
 8003064:	4bc8      	ldr	r3, [pc, #800]	; (8003388 <modem_create_gatt_svc_characteristics+0x3d0>)
 8003066:	9304      	str	r3, [sp, #16]
 8003068:	9603      	str	r6, [sp, #12]
 800306a:	9502      	str	r5, [sp, #8]
 800306c:	9401      	str	r4, [sp, #4]
 800306e:	9200      	str	r2, [sp, #0]
 8003070:	4643      	mov	r3, r8
 8003072:	4662      	mov	r2, ip
 8003074:	f00a f9c8 	bl	800d408 <siprintf>

	modem_send_msg(cmd);
 8003078:	003b      	movs	r3, r7
 800307a:	0018      	movs	r0, r3
 800307c:	f7ff fa0c 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003080:	23fa      	movs	r3, #250	; 0xfa
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	0018      	movs	r0, r3
 8003086:	f006 fb3e 	bl	8009706 <osDelay>

	/* GATT CHAR 0xB111 Configure MQTT Username */
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid=SVC_UUID_ABF0;
 800308a:	4bbd      	ldr	r3, [pc, #756]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800308c:	2272      	movs	r2, #114	; 0x72
 800308e:	2100      	movs	r1, #0
 8003090:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId =__MQTT_USERNAME_CHAR_ID;
 8003092:	4bbb      	ldr	r3, [pc, #748]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003094:	2274      	movs	r2, #116	; 0x74
 8003096:	2101      	movs	r1, #1
 8003098:	5499      	strb	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_property= 4;  //Write
 800309a:	4bb9      	ldr	r3, [pc, #740]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800309c:	2276      	movs	r2, #118	; 0x76
 800309e:	2104      	movs	r1, #4
 80030a0:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type=1;     //16-bit UUID
 80030a2:	4bb7      	ldr	r3, [pc, #732]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030a4:	2278      	movs	r2, #120	; 0x78
 80030a6:	2101      	movs	r1, #1
 80030a8:	5499      	strb	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16 =UU1D16_MQTT_USERNAME;
 80030aa:	4bb5      	ldr	r3, [pc, #724]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030ac:	227a      	movs	r2, #122	; 0x7a
 80030ae:	49ba      	ldr	r1, [pc, #744]	; (8003398 <modem_create_gatt_svc_characteristics+0x3e0>)
 80030b0:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].val_len=20;
 80030b2:	4bb3      	ldr	r3, [pc, #716]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030b4:	227e      	movs	r2, #126	; 0x7e
 80030b6:	2114      	movs	r1, #20
 80030b8:	5299      	strh	r1, [r3, r2]
	strcpy(Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_value,"48656C6C6F"); // Send NULL
 80030ba:	4bb8      	ldr	r3, [pc, #736]	; (800339c <modem_create_gatt_svc_characteristics+0x3e4>)
 80030bc:	4ab3      	ldr	r2, [pc, #716]	; (800338c <modem_create_gatt_svc_characteristics+0x3d4>)
 80030be:	ca03      	ldmia	r2!, {r0, r1}
 80030c0:	c303      	stmia	r3!, {r0, r1}
 80030c2:	8811      	ldrh	r1, [r2, #0]
 80030c4:	8019      	strh	r1, [r3, #0]
 80030c6:	7892      	ldrb	r2, [r2, #2]
 80030c8:	709a      	strb	r2, [r3, #2]
	Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_permission=2;  // write Only
 80030ca:	4bad      	ldr	r3, [pc, #692]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030cc:	227c      	movs	r2, #124	; 0x7c
 80030ce:	2102      	movs	r1, #2
 80030d0:	5299      	strh	r1, [r3, r2]

	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,
 80030d2:	4bab      	ldr	r3, [pc, #684]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030d4:	2272      	movs	r2, #114	; 0x72
 80030d6:	5a9b      	ldrh	r3, [r3, r2]
 80030d8:	001e      	movs	r6, r3
 80030da:	4ba9      	ldr	r3, [pc, #676]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030dc:	2274      	movs	r2, #116	; 0x74
 80030de:	5c9b      	ldrb	r3, [r3, r2]
 80030e0:	469c      	mov	ip, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16);
 80030e2:	4ba7      	ldr	r3, [pc, #668]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030e4:	2276      	movs	r2, #118	; 0x76
 80030e6:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,
 80030e8:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16);
 80030ea:	4ba5      	ldr	r3, [pc, #660]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030ec:	2278      	movs	r2, #120	; 0x78
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,
 80030f0:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16);
 80030f2:	4ba3      	ldr	r3, [pc, #652]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80030f4:	227a      	movs	r2, #122	; 0x7a
 80030f6:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,
 80030f8:	49a5      	ldr	r1, [pc, #660]	; (8003390 <modem_create_gatt_svc_characteristics+0x3d8>)
 80030fa:	0038      	movs	r0, r7
 80030fc:	9302      	str	r3, [sp, #8]
 80030fe:	9501      	str	r5, [sp, #4]
 8003100:	9400      	str	r4, [sp, #0]
 8003102:	4663      	mov	r3, ip
 8003104:	0032      	movs	r2, r6
 8003106:	f00a f97f 	bl	800d408 <siprintf>
	modem_send_msg(cmd);
 800310a:	003b      	movs	r3, r7
 800310c:	0018      	movs	r0, r3
 800310e:	f7ff f9c3 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003112:	23fa      	movs	r3, #250	; 0xfa
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	0018      	movs	r0, r3
 8003118:	f006 faf5 	bl	8009706 <osDelay>

	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_permission,
 800311c:	4b98      	ldr	r3, [pc, #608]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800311e:	2272      	movs	r2, #114	; 0x72
 8003120:	5a9b      	ldrh	r3, [r3, r2]
 8003122:	469c      	mov	ip, r3
 8003124:	4b96      	ldr	r3, [pc, #600]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003126:	2274      	movs	r2, #116	; 0x74
 8003128:	5c9b      	ldrb	r3, [r3, r2]
 800312a:	4698      	mov	r8, r3
 800312c:	4b94      	ldr	r3, [pc, #592]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800312e:	227c      	movs	r2, #124	; 0x7c
 8003130:	5a9b      	ldrh	r3, [r3, r2]
 8003132:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_value);
 8003134:	4b92      	ldr	r3, [pc, #584]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003136:	2278      	movs	r2, #120	; 0x78
 8003138:	5c9b      	ldrb	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_permission,
 800313a:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_value);
 800313c:	4b90      	ldr	r3, [pc, #576]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800313e:	227a      	movs	r2, #122	; 0x7a
 8003140:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_permission,
 8003142:	001e      	movs	r6, r3
			Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_value);
 8003144:	4b8e      	ldr	r3, [pc, #568]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003146:	227e      	movs	r2, #126	; 0x7e
 8003148:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_USERNAME_CHAR_ID].char_permission,
 800314a:	001a      	movs	r2, r3
 800314c:	4991      	ldr	r1, [pc, #580]	; (8003394 <modem_create_gatt_svc_characteristics+0x3dc>)
 800314e:	0038      	movs	r0, r7
 8003150:	4b92      	ldr	r3, [pc, #584]	; (800339c <modem_create_gatt_svc_characteristics+0x3e4>)
 8003152:	9304      	str	r3, [sp, #16]
 8003154:	9203      	str	r2, [sp, #12]
 8003156:	9602      	str	r6, [sp, #8]
 8003158:	9501      	str	r5, [sp, #4]
 800315a:	9400      	str	r4, [sp, #0]
 800315c:	4643      	mov	r3, r8
 800315e:	4662      	mov	r2, ip
 8003160:	f00a f952 	bl	800d408 <siprintf>

	modem_send_msg(cmd);
 8003164:	003b      	movs	r3, r7
 8003166:	0018      	movs	r0, r3
 8003168:	f7ff f996 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 800316c:	23fa      	movs	r3, #250	; 0xfa
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	0018      	movs	r0, r3
 8003172:	f006 fac8 	bl	8009706 <osDelay>

	/* GATT CHAR 0xB112--> Configure MQTT Password */
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid=SVC_UUID_ABF0;
 8003176:	4b82      	ldr	r3, [pc, #520]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003178:	22e4      	movs	r2, #228	; 0xe4
 800317a:	2100      	movs	r1, #0
 800317c:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId =__MQTT_PASSWORD_CHAR_ID;
 800317e:	4b80      	ldr	r3, [pc, #512]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003180:	22e6      	movs	r2, #230	; 0xe6
 8003182:	2102      	movs	r1, #2
 8003184:	5499      	strb	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_property= 4;  //Write
 8003186:	4b7e      	ldr	r3, [pc, #504]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003188:	22e8      	movs	r2, #232	; 0xe8
 800318a:	2104      	movs	r1, #4
 800318c:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type=1;     //16-bit UUID
 800318e:	4b7c      	ldr	r3, [pc, #496]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003190:	22ea      	movs	r2, #234	; 0xea
 8003192:	2101      	movs	r1, #1
 8003194:	5499      	strb	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16 =UUID16_MQTT_PASSWORD;
 8003196:	4b7a      	ldr	r3, [pc, #488]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003198:	22ec      	movs	r2, #236	; 0xec
 800319a:	4981      	ldr	r1, [pc, #516]	; (80033a0 <modem_create_gatt_svc_characteristics+0x3e8>)
 800319c:	5299      	strh	r1, [r3, r2]
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].val_len=20;
 800319e:	4b78      	ldr	r3, [pc, #480]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031a0:	22f0      	movs	r2, #240	; 0xf0
 80031a2:	2114      	movs	r1, #20
 80031a4:	5299      	strh	r1, [r3, r2]
	strcpy(Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_value,"48656C6C6F"); // Send NULL
 80031a6:	4a7f      	ldr	r2, [pc, #508]	; (80033a4 <modem_create_gatt_svc_characteristics+0x3ec>)
 80031a8:	4b78      	ldr	r3, [pc, #480]	; (800338c <modem_create_gatt_svc_characteristics+0x3d4>)
 80031aa:	0010      	movs	r0, r2
 80031ac:	0019      	movs	r1, r3
 80031ae:	230b      	movs	r3, #11
 80031b0:	001a      	movs	r2, r3
 80031b2:	f00a faef 	bl	800d794 <memcpy>
	Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_permission=2;  // write Only
 80031b6:	4b72      	ldr	r3, [pc, #456]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031b8:	22ee      	movs	r2, #238	; 0xee
 80031ba:	2102      	movs	r1, #2
 80031bc:	5299      	strh	r1, [r3, r2]

	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,
 80031be:	4b70      	ldr	r3, [pc, #448]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031c0:	22e4      	movs	r2, #228	; 0xe4
 80031c2:	5a9b      	ldrh	r3, [r3, r2]
 80031c4:	001e      	movs	r6, r3
 80031c6:	4b6e      	ldr	r3, [pc, #440]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031c8:	22e6      	movs	r2, #230	; 0xe6
 80031ca:	5c9b      	ldrb	r3, [r3, r2]
 80031cc:	469c      	mov	ip, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16);
 80031ce:	4b6c      	ldr	r3, [pc, #432]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031d0:	22e8      	movs	r2, #232	; 0xe8
 80031d2:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,
 80031d4:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16);
 80031d6:	4b6a      	ldr	r3, [pc, #424]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031d8:	22ea      	movs	r2, #234	; 0xea
 80031da:	5c9b      	ldrb	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,
 80031dc:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16);
 80031de:	4b68      	ldr	r3, [pc, #416]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80031e0:	22ec      	movs	r2, #236	; 0xec
 80031e2:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,
 80031e4:	496a      	ldr	r1, [pc, #424]	; (8003390 <modem_create_gatt_svc_characteristics+0x3d8>)
 80031e6:	0038      	movs	r0, r7
 80031e8:	9302      	str	r3, [sp, #8]
 80031ea:	9501      	str	r5, [sp, #4]
 80031ec:	9400      	str	r4, [sp, #0]
 80031ee:	4663      	mov	r3, ip
 80031f0:	0032      	movs	r2, r6
 80031f2:	f00a f909 	bl	800d408 <siprintf>
	modem_send_msg(cmd);
 80031f6:	003b      	movs	r3, r7
 80031f8:	0018      	movs	r0, r3
 80031fa:	f7ff f94d 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 80031fe:	23fa      	movs	r3, #250	; 0xfa
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	0018      	movs	r0, r3
 8003204:	f006 fa7f 	bl	8009706 <osDelay>

	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_permission,
 8003208:	4b5d      	ldr	r3, [pc, #372]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800320a:	22e4      	movs	r2, #228	; 0xe4
 800320c:	5a9b      	ldrh	r3, [r3, r2]
 800320e:	469c      	mov	ip, r3
 8003210:	4b5b      	ldr	r3, [pc, #364]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003212:	22e6      	movs	r2, #230	; 0xe6
 8003214:	5c9b      	ldrb	r3, [r3, r2]
 8003216:	4698      	mov	r8, r3
 8003218:	4b59      	ldr	r3, [pc, #356]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800321a:	22ee      	movs	r2, #238	; 0xee
 800321c:	5a9b      	ldrh	r3, [r3, r2]
 800321e:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_value);
 8003220:	4b57      	ldr	r3, [pc, #348]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003222:	22ea      	movs	r2, #234	; 0xea
 8003224:	5c9b      	ldrb	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_permission,
 8003226:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_value);
 8003228:	4b55      	ldr	r3, [pc, #340]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800322a:	22ec      	movs	r2, #236	; 0xec
 800322c:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_permission,
 800322e:	001e      	movs	r6, r3
			Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_value);
 8003230:	4b53      	ldr	r3, [pc, #332]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003232:	22f0      	movs	r2, #240	; 0xf0
 8003234:	5a9b      	ldrh	r3, [r3, r2]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PASSWORD_CHAR_ID].char_permission,
 8003236:	001a      	movs	r2, r3
 8003238:	4956      	ldr	r1, [pc, #344]	; (8003394 <modem_create_gatt_svc_characteristics+0x3dc>)
 800323a:	0038      	movs	r0, r7
 800323c:	4b59      	ldr	r3, [pc, #356]	; (80033a4 <modem_create_gatt_svc_characteristics+0x3ec>)
 800323e:	9304      	str	r3, [sp, #16]
 8003240:	9203      	str	r2, [sp, #12]
 8003242:	9602      	str	r6, [sp, #8]
 8003244:	9501      	str	r5, [sp, #4]
 8003246:	9400      	str	r4, [sp, #0]
 8003248:	4643      	mov	r3, r8
 800324a:	4662      	mov	r2, ip
 800324c:	f00a f8dc 	bl	800d408 <siprintf>

	modem_send_msg(cmd);
 8003250:	003b      	movs	r3, r7
 8003252:	0018      	movs	r0, r3
 8003254:	f7ff f920 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003258:	23fa      	movs	r3, #250	; 0xfa
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	0018      	movs	r0, r3
 800325e:	f006 fa52 	bl	8009706 <osDelay>

	/* GATT CHAR 0xB113--> Configure MQTT ClientID */
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid=SVC_UUID_ABF0;
 8003262:	4a47      	ldr	r2, [pc, #284]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003264:	23ab      	movs	r3, #171	; 0xab
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	2100      	movs	r1, #0
 800326a:	52d1      	strh	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId =__MQTT_CLIENT_CHAR_ID;
 800326c:	4a44      	ldr	r2, [pc, #272]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800326e:	23ac      	movs	r3, #172	; 0xac
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	2103      	movs	r1, #3
 8003274:	54d1      	strb	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_property= 4;  //Write
 8003276:	4a42      	ldr	r2, [pc, #264]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003278:	23ad      	movs	r3, #173	; 0xad
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	2104      	movs	r1, #4
 800327e:	52d1      	strh	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type=1;     //16-bit UUID
 8003280:	4a3f      	ldr	r2, [pc, #252]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003282:	23ae      	movs	r3, #174	; 0xae
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2101      	movs	r1, #1
 8003288:	54d1      	strb	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16 =UUID16_MQTT_CLIENT_ID;
 800328a:	4a3d      	ldr	r2, [pc, #244]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800328c:	23af      	movs	r3, #175	; 0xaf
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	4945      	ldr	r1, [pc, #276]	; (80033a8 <modem_create_gatt_svc_characteristics+0x3f0>)
 8003292:	52d1      	strh	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].val_len=20;
 8003294:	4a3a      	ldr	r2, [pc, #232]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003296:	23b1      	movs	r3, #177	; 0xb1
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	2114      	movs	r1, #20
 800329c:	52d1      	strh	r1, [r2, r3]
	strcpy(Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_value,"48656C6C6F"); // Send NULL
 800329e:	4b43      	ldr	r3, [pc, #268]	; (80033ac <modem_create_gatt_svc_characteristics+0x3f4>)
 80032a0:	4a3a      	ldr	r2, [pc, #232]	; (800338c <modem_create_gatt_svc_characteristics+0x3d4>)
 80032a2:	ca03      	ldmia	r2!, {r0, r1}
 80032a4:	c303      	stmia	r3!, {r0, r1}
 80032a6:	8811      	ldrh	r1, [r2, #0]
 80032a8:	8019      	strh	r1, [r3, #0]
 80032aa:	7892      	ldrb	r2, [r2, #2]
 80032ac:	709a      	strb	r2, [r3, #2]
	Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_permission=2;  // write Only
 80032ae:	4a34      	ldr	r2, [pc, #208]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032b0:	23b0      	movs	r3, #176	; 0xb0
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2102      	movs	r1, #2
 80032b6:	52d1      	strh	r1, [r2, r3]

	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,
 80032b8:	4a31      	ldr	r2, [pc, #196]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032ba:	23ab      	movs	r3, #171	; 0xab
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	5ad3      	ldrh	r3, [r2, r3]
 80032c0:	001e      	movs	r6, r3
 80032c2:	4a2f      	ldr	r2, [pc, #188]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032c4:	23ac      	movs	r3, #172	; 0xac
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	5cd3      	ldrb	r3, [r2, r3]
 80032ca:	469c      	mov	ip, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16);
 80032cc:	4a2c      	ldr	r2, [pc, #176]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032ce:	23ad      	movs	r3, #173	; 0xad
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,
 80032d4:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16);
 80032d6:	4a2a      	ldr	r2, [pc, #168]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032d8:	23ae      	movs	r3, #174	; 0xae
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	5cd3      	ldrb	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,
 80032de:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16);
 80032e0:	4a27      	ldr	r2, [pc, #156]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 80032e2:	23af      	movs	r3, #175	; 0xaf
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,
 80032e8:	4929      	ldr	r1, [pc, #164]	; (8003390 <modem_create_gatt_svc_characteristics+0x3d8>)
 80032ea:	0038      	movs	r0, r7
 80032ec:	9302      	str	r3, [sp, #8]
 80032ee:	9501      	str	r5, [sp, #4]
 80032f0:	9400      	str	r4, [sp, #0]
 80032f2:	4663      	mov	r3, ip
 80032f4:	0032      	movs	r2, r6
 80032f6:	f00a f887 	bl	800d408 <siprintf>
	modem_send_msg(cmd);
 80032fa:	003b      	movs	r3, r7
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff f8cb 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003302:	23fa      	movs	r3, #250	; 0xfa
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	0018      	movs	r0, r3
 8003308:	f006 f9fd 	bl	8009706 <osDelay>

	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_permission,
 800330c:	4a1c      	ldr	r2, [pc, #112]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800330e:	23ab      	movs	r3, #171	; 0xab
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	5ad3      	ldrh	r3, [r2, r3]
 8003314:	469c      	mov	ip, r3
 8003316:	4a1a      	ldr	r2, [pc, #104]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003318:	23ac      	movs	r3, #172	; 0xac
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	5cd3      	ldrb	r3, [r2, r3]
 800331e:	4698      	mov	r8, r3
 8003320:	4a17      	ldr	r2, [pc, #92]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003322:	23b0      	movs	r3, #176	; 0xb0
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	5ad3      	ldrh	r3, [r2, r3]
 8003328:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_value);
 800332a:	4a15      	ldr	r2, [pc, #84]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 800332c:	23ae      	movs	r3, #174	; 0xae
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	5cd3      	ldrb	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_permission,
 8003332:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_value);
 8003334:	4a12      	ldr	r2, [pc, #72]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003336:	23af      	movs	r3, #175	; 0xaf
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_permission,
 800333c:	001e      	movs	r6, r3
			Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_value);
 800333e:	4a10      	ldr	r2, [pc, #64]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003340:	23b1      	movs	r3, #177	; 0xb1
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_CLIENT_CHAR_ID].char_permission,
 8003346:	001a      	movs	r2, r3
 8003348:	4912      	ldr	r1, [pc, #72]	; (8003394 <modem_create_gatt_svc_characteristics+0x3dc>)
 800334a:	0038      	movs	r0, r7
 800334c:	4b17      	ldr	r3, [pc, #92]	; (80033ac <modem_create_gatt_svc_characteristics+0x3f4>)
 800334e:	9304      	str	r3, [sp, #16]
 8003350:	9203      	str	r2, [sp, #12]
 8003352:	9602      	str	r6, [sp, #8]
 8003354:	9501      	str	r5, [sp, #4]
 8003356:	9400      	str	r4, [sp, #0]
 8003358:	4643      	mov	r3, r8
 800335a:	4662      	mov	r2, ip
 800335c:	f00a f854 	bl	800d408 <siprintf>

	modem_send_msg(cmd);
 8003360:	003b      	movs	r3, r7
 8003362:	0018      	movs	r0, r3
 8003364:	f7ff f898 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003368:	23fa      	movs	r3, #250	; 0xfa
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	0018      	movs	r0, r3
 800336e:	f006 f9ca 	bl	8009706 <osDelay>

	/* GATT CHAR 0xB114--> Configure MQTT Port 1883 0r 8883 */
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid=SVC_UUID_ABF0;
 8003372:	4a03      	ldr	r2, [pc, #12]	; (8003380 <modem_create_gatt_svc_characteristics+0x3c8>)
 8003374:	23e4      	movs	r3, #228	; 0xe4
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	2100      	movs	r1, #0
 800337a:	52d1      	strh	r1, [r2, r3]
 800337c:	e018      	b.n	80033b0 <modem_create_gatt_svc_characteristics+0x3f8>
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	200004d4 	.word	0x200004d4
 8003384:	fffffef4 	.word	0xfffffef4
 8003388:	200004e2 	.word	0x200004e2
 800338c:	08010448 	.word	0x08010448
 8003390:	08010454 	.word	0x08010454
 8003394:	08010470 	.word	0x08010470
 8003398:	ffffb111 	.word	0xffffb111
 800339c:	20000554 	.word	0x20000554
 80033a0:	ffffb112 	.word	0xffffb112
 80033a4:	200005c6 	.word	0x200005c6
 80033a8:	ffffb113 	.word	0xffffb113
 80033ac:	20000638 	.word	0x20000638
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId =__MQTT_PORT_CHAR_ID;
 80033b0:	4a44      	ldr	r2, [pc, #272]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033b2:	23e5      	movs	r3, #229	; 0xe5
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	2104      	movs	r1, #4
 80033b8:	54d1      	strb	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_property= 4;  //Write
 80033ba:	4a42      	ldr	r2, [pc, #264]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033bc:	23e6      	movs	r3, #230	; 0xe6
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	2104      	movs	r1, #4
 80033c2:	52d1      	strh	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type=1;     //16-bit UUID
 80033c4:	4a3f      	ldr	r2, [pc, #252]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033c6:	23e7      	movs	r3, #231	; 0xe7
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	2101      	movs	r1, #1
 80033cc:	54d1      	strb	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16 =UUID16_MQTT_PORT;
 80033ce:	4a3d      	ldr	r2, [pc, #244]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033d0:	23e8      	movs	r3, #232	; 0xe8
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	493c      	ldr	r1, [pc, #240]	; (80034c8 <modem_create_gatt_svc_characteristics+0x510>)
 80033d6:	52d1      	strh	r1, [r2, r3]
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].val_len=10;
 80033d8:	4a3a      	ldr	r2, [pc, #232]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033da:	23ea      	movs	r3, #234	; 0xea
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	210a      	movs	r1, #10
 80033e0:	52d1      	strh	r1, [r2, r3]
	strcpy(Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_value,"48656C6C6F"); // Send NULL
 80033e2:	4a3a      	ldr	r2, [pc, #232]	; (80034cc <modem_create_gatt_svc_characteristics+0x514>)
 80033e4:	4b3a      	ldr	r3, [pc, #232]	; (80034d0 <modem_create_gatt_svc_characteristics+0x518>)
 80033e6:	0010      	movs	r0, r2
 80033e8:	0019      	movs	r1, r3
 80033ea:	230b      	movs	r3, #11
 80033ec:	001a      	movs	r2, r3
 80033ee:	f00a f9d1 	bl	800d794 <memcpy>
	Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_permission=2;  // write Only
 80033f2:	4a34      	ldr	r2, [pc, #208]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033f4:	23e9      	movs	r3, #233	; 0xe9
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	2102      	movs	r1, #2
 80033fa:	52d1      	strh	r1, [r2, r3]

	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,
 80033fc:	4a31      	ldr	r2, [pc, #196]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 80033fe:	23e4      	movs	r3, #228	; 0xe4
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	5ad3      	ldrh	r3, [r2, r3]
 8003404:	001e      	movs	r6, r3
 8003406:	4a2f      	ldr	r2, [pc, #188]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003408:	23e5      	movs	r3, #229	; 0xe5
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	5cd3      	ldrb	r3, [r2, r3]
 800340e:	469c      	mov	ip, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16);
 8003410:	4a2c      	ldr	r2, [pc, #176]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003412:	23e6      	movs	r3, #230	; 0xe6
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,
 8003418:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16);
 800341a:	4a2a      	ldr	r2, [pc, #168]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 800341c:	23e7      	movs	r3, #231	; 0xe7
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	5cd3      	ldrb	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,
 8003422:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_property,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16);
 8003424:	4a27      	ldr	r2, [pc, #156]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003426:	23e8      	movs	r3, #232	; 0xe8
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSC=%d,%d,%d,%d,%d",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,
 800342c:	4929      	ldr	r1, [pc, #164]	; (80034d4 <modem_create_gatt_svc_characteristics+0x51c>)
 800342e:	0038      	movs	r0, r7
 8003430:	9302      	str	r3, [sp, #8]
 8003432:	9501      	str	r5, [sp, #4]
 8003434:	9400      	str	r4, [sp, #0]
 8003436:	4663      	mov	r3, ip
 8003438:	0032      	movs	r2, r6
 800343a:	f009 ffe5 	bl	800d408 <siprintf>
	modem_send_msg(cmd);
 800343e:	003b      	movs	r3, r7
 8003440:	0018      	movs	r0, r3
 8003442:	f7ff f829 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 8003446:	23fa      	movs	r3, #250	; 0xfa
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	0018      	movs	r0, r3
 800344c:	f006 f95b 	bl	8009706 <osDelay>

	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_permission,
 8003450:	4a1c      	ldr	r2, [pc, #112]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003452:	23e4      	movs	r3, #228	; 0xe4
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	5ad3      	ldrh	r3, [r2, r3]
 8003458:	469c      	mov	ip, r3
 800345a:	4a1a      	ldr	r2, [pc, #104]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 800345c:	23e5      	movs	r3, #229	; 0xe5
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	5cd3      	ldrb	r3, [r2, r3]
 8003462:	4698      	mov	r8, r3
 8003464:	4a17      	ldr	r2, [pc, #92]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003466:	23e9      	movs	r3, #233	; 0xe9
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	5ad3      	ldrh	r3, [r2, r3]
 800346c:	001c      	movs	r4, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_value);
 800346e:	4a15      	ldr	r2, [pc, #84]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003470:	23e7      	movs	r3, #231	; 0xe7
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	5cd3      	ldrb	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_permission,
 8003476:	001d      	movs	r5, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_value);
 8003478:	4a12      	ldr	r2, [pc, #72]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 800347a:	23e8      	movs	r3, #232	; 0xe8
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_permission,
 8003480:	001e      	movs	r6, r3
			Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_type,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].uuid_16,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].val_len,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_value);
 8003482:	4a10      	ldr	r2, [pc, #64]	; (80034c4 <modem_create_gatt_svc_characteristics+0x50c>)
 8003484:	23ea      	movs	r3, #234	; 0xea
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	5ad3      	ldrh	r3, [r2, r3]
	sprintf(cmd,"AT+QBTGATSCV=%d,%d,%d,%d,%d,%d,\"%s\"",Modem_GATT_Param[__MQTT_PORT_CHAR_ID].svc_uuid,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].charaId,Modem_GATT_Param[__MQTT_PORT_CHAR_ID].char_permission,
 800348a:	001a      	movs	r2, r3
 800348c:	4912      	ldr	r1, [pc, #72]	; (80034d8 <modem_create_gatt_svc_characteristics+0x520>)
 800348e:	0038      	movs	r0, r7
 8003490:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <modem_create_gatt_svc_characteristics+0x514>)
 8003492:	9304      	str	r3, [sp, #16]
 8003494:	9203      	str	r2, [sp, #12]
 8003496:	9602      	str	r6, [sp, #8]
 8003498:	9501      	str	r5, [sp, #4]
 800349a:	9400      	str	r4, [sp, #0]
 800349c:	4643      	mov	r3, r8
 800349e:	4662      	mov	r2, ip
 80034a0:	f009 ffb2 	bl	800d408 <siprintf>

	modem_send_msg(cmd);
 80034a4:	003b      	movs	r3, r7
 80034a6:	0018      	movs	r0, r3
 80034a8:	f7fe fff6 	bl	8002498 <modem_send_msg>
	osDelay(1000);
 80034ac:	23fa      	movs	r3, #250	; 0xfa
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	0018      	movs	r0, r3
 80034b2:	f006 f928 	bl	8009706 <osDelay>


}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b032      	add	sp, #200	; 0xc8
 80034bc:	bc80      	pop	{r7}
 80034be:	46b8      	mov	r8, r7
 80034c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	200004d4 	.word	0x200004d4
 80034c8:	ffffb114 	.word	0xffffb114
 80034cc:	200006aa 	.word	0x200006aa
 80034d0:	08010448 	.word	0x08010448
 80034d4:	08010454 	.word	0x08010454
 80034d8:	08010470 	.word	0x08010470

080034dc <modem_parse_ble_write_data>:
bool modem_parse_ble_write_data(char *input, BLEWriteData *outData)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]

	client_write=1;
 80034e6:	4b5a      	ldr	r3, [pc, #360]	; (8003650 <modem_parse_ble_write_data+0x174>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]
    const char *marker = "+QBTLEVALDATA:";
 80034ec:	4b59      	ldr	r3, [pc, #356]	; (8003654 <modem_parse_ble_write_data+0x178>)
 80034ee:	613b      	str	r3, [r7, #16]
    char *start = strstr(input, marker);
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	0011      	movs	r1, r2
 80034f6:	0018      	movs	r0, r3
 80034f8:	f00a f891 	bl	800d61e <strstr>
 80034fc:	0003      	movs	r3, r0
 80034fe:	617b      	str	r3, [r7, #20]
    if (!start) return false;
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <modem_parse_ble_write_data+0x2e>
 8003506:	2300      	movs	r3, #0
 8003508:	e09d      	b.n	8003646 <modem_parse_ble_write_data+0x16a>

    start += strlen(marker); // move past "+QBTLEVALDATA:"
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	0018      	movs	r0, r3
 800350e:	f7fc fdfb 	bl	8000108 <strlen>
 8003512:	0002      	movs	r2, r0
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	189b      	adds	r3, r3, r2
 8003518:	617b      	str	r3, [r7, #20]

    // Trim leading whitespace
    while (*start == ' ' || *start == '\r' || *start == '\n') start++;
 800351a:	e002      	b.n	8003522 <modem_parse_ble_write_data+0x46>
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	3301      	adds	r3, #1
 8003520:	617b      	str	r3, [r7, #20]
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	2b20      	cmp	r3, #32
 8003528:	d0f8      	beq.n	800351c <modem_parse_ble_write_data+0x40>
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2b0d      	cmp	r3, #13
 8003530:	d0f4      	beq.n	800351c <modem_parse_ble_write_data+0x40>
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b0a      	cmp	r3, #10
 8003538:	d0f0      	beq.n	800351c <modem_parse_ble_write_data+0x40>

    // Step-by-step manual parsing
    // Format: <cid>,"<address>",<value_length>,"<value>"

    // 1. Get <cid>
    char *token = strtok(start, ",");
 800353a:	4a47      	ldr	r2, [pc, #284]	; (8003658 <modem_parse_ble_write_data+0x17c>)
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	0011      	movs	r1, r2
 8003540:	0018      	movs	r0, r3
 8003542:	f00a f809 	bl	800d558 <strtok>
 8003546:	0003      	movs	r3, r0
 8003548:	60fb      	str	r3, [r7, #12]
    if (!token) return false;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <modem_parse_ble_write_data+0x78>
 8003550:	2300      	movs	r3, #0
 8003552:	e078      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    outData->cid = atoi(token);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	0018      	movs	r0, r3
 8003558:	f008 fa39 	bl	800b9ce <atoi>
 800355c:	0002      	movs	r2, r0
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	601a      	str	r2, [r3, #0]

    // 2. Get "<address>"
    token = strtok(NULL, ",");
 8003562:	4b3d      	ldr	r3, [pc, #244]	; (8003658 <modem_parse_ble_write_data+0x17c>)
 8003564:	0019      	movs	r1, r3
 8003566:	2000      	movs	r0, #0
 8003568:	f009 fff6 	bl	800d558 <strtok>
 800356c:	0003      	movs	r3, r0
 800356e:	60fb      	str	r3, [r7, #12]
    if (!token || token[0] != '\"') return false;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <modem_parse_ble_write_data+0xa2>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b22      	cmp	r3, #34	; 0x22
 800357c:	d001      	beq.n	8003582 <modem_parse_ble_write_data+0xa6>
 800357e:	2300      	movs	r3, #0
 8003580:	e061      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    token++;  // skip opening quote
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3301      	adds	r3, #1
 8003586:	60fb      	str	r3, [r7, #12]
    char *quote = strchr(token, '\"');
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2122      	movs	r1, #34	; 0x22
 800358c:	0018      	movs	r0, r3
 800358e:	f009 ffaf 	bl	800d4f0 <strchr>
 8003592:	0003      	movs	r3, r0
 8003594:	60bb      	str	r3, [r7, #8]
    if (!quote) return false;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d101      	bne.n	80035a0 <modem_parse_ble_write_data+0xc4>
 800359c:	2300      	movs	r3, #0
 800359e:	e052      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    *quote = '\0';
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
    strncpy(outData->address, token, sizeof(outData->address));
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	3304      	adds	r3, #4
 80035aa:	68f9      	ldr	r1, [r7, #12]
 80035ac:	220d      	movs	r2, #13
 80035ae:	0018      	movs	r0, r3
 80035b0:	f009 ffbd 	bl	800d52e <strncpy>

    // 3. Get <value_length>
    token = strtok(NULL, ",");
 80035b4:	4b28      	ldr	r3, [pc, #160]	; (8003658 <modem_parse_ble_write_data+0x17c>)
 80035b6:	0019      	movs	r1, r3
 80035b8:	2000      	movs	r0, #0
 80035ba:	f009 ffcd 	bl	800d558 <strtok>
 80035be:	0003      	movs	r3, r0
 80035c0:	60fb      	str	r3, [r7, #12]
    if (!token) return false;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <modem_parse_ble_write_data+0xf0>
 80035c8:	2300      	movs	r3, #0
 80035ca:	e03c      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    outData->value_length = atoi(token);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	0018      	movs	r0, r3
 80035d0:	f008 f9fd 	bl	800b9ce <atoi>
 80035d4:	0002      	movs	r2, r0
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	615a      	str	r2, [r3, #20]

    // 4. Get "<value>"
    token = strtok(NULL, "\r\n"); // ends at CR or LF
 80035da:	4b20      	ldr	r3, [pc, #128]	; (800365c <modem_parse_ble_write_data+0x180>)
 80035dc:	0019      	movs	r1, r3
 80035de:	2000      	movs	r0, #0
 80035e0:	f009 ffba 	bl	800d558 <strtok>
 80035e4:	0003      	movs	r3, r0
 80035e6:	60fb      	str	r3, [r7, #12]
    if (!token || token[0] != '\"') return false;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <modem_parse_ble_write_data+0x11a>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b22      	cmp	r3, #34	; 0x22
 80035f4:	d001      	beq.n	80035fa <modem_parse_ble_write_data+0x11e>
 80035f6:	2300      	movs	r3, #0
 80035f8:	e025      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    token++; // skip opening quote
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	3301      	adds	r3, #1
 80035fe:	60fb      	str	r3, [r7, #12]
    quote = strchr(token, '\"');
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2122      	movs	r1, #34	; 0x22
 8003604:	0018      	movs	r0, r3
 8003606:	f009 ff73 	bl	800d4f0 <strchr>
 800360a:	0003      	movs	r3, r0
 800360c:	60bb      	str	r3, [r7, #8]
    if (!quote) return false;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <modem_parse_ble_write_data+0x13c>
 8003614:	2300      	movs	r3, #0
 8003616:	e016      	b.n	8003646 <modem_parse_ble_write_data+0x16a>
    *quote = '\0';
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2200      	movs	r2, #0
 800361c:	701a      	strb	r2, [r3, #0]
    strncpy(outData->value, token, sizeof(outData->value));
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	3318      	adds	r3, #24
 8003622:	68f9      	ldr	r1, [r7, #12]
 8003624:	2232      	movs	r2, #50	; 0x32
 8003626:	0018      	movs	r0, r3
 8003628:	f009 ff81 	bl	800d52e <strncpy>
    hex_to_ascii(BLE_Write_data.value, Ble_write_data_ascii);
 800362c:	4a0c      	ldr	r2, [pc, #48]	; (8003660 <modem_parse_ble_write_data+0x184>)
 800362e:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <modem_parse_ble_write_data+0x188>)
 8003630:	0011      	movs	r1, r2
 8003632:	0018      	movs	r0, r3
 8003634:	f000 f81a 	bl	800366c <hex_to_ascii>
    memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
 8003638:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <modem_parse_ble_write_data+0x18c>)
 800363a:	22c8      	movs	r2, #200	; 0xc8
 800363c:	2100      	movs	r1, #0
 800363e:	0018      	movs	r0, r3
 8003640:	f009 ff4e 	bl	800d4e0 <memset>
    return true;
 8003644:	2301      	movs	r3, #1
}
 8003646:	0018      	movs	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	b006      	add	sp, #24
 800364c:	bd80      	pop	{r7, pc}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	20000742 	.word	0x20000742
 8003654:	08010494 	.word	0x08010494
 8003658:	080104a4 	.word	0x080104a4
 800365c:	080104a8 	.word	0x080104a8
 8003660:	20000710 	.word	0x20000710
 8003664:	200007b0 	.word	0x200007b0
 8003668:	2000091c 	.word	0x2000091c

0800366c <hex_to_ascii>:
bool hex_to_ascii(const char *hex_str, char *out) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
    size_t len = strlen(hex_str);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	0018      	movs	r0, r3
 800367a:	f7fc fd45 	bl	8000108 <strlen>
 800367e:	0003      	movs	r3, r0
 8003680:	613b      	str	r3, [r7, #16]
    if (len % 2 != 0) return false;  // Must be even length
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	2201      	movs	r2, #1
 8003686:	4013      	ands	r3, r2
 8003688:	d001      	beq.n	800368e <hex_to_ascii+0x22>
 800368a:	2300      	movs	r3, #0
 800368c:	e049      	b.n	8003722 <hex_to_ascii+0xb6>

    for (size_t i = 0; i < len; i += 2) {
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	e03b      	b.n	800370c <hex_to_ascii+0xa0>
        if (!isxdigit((unsigned char)hex_str[i]) || !isxdigit((unsigned char)hex_str[i + 1])) {
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	18d3      	adds	r3, r2, r3
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	4b23      	ldr	r3, [pc, #140]	; (800372c <hex_to_ascii+0xc0>)
 80036a0:	18d3      	adds	r3, r2, r3
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	001a      	movs	r2, r3
 80036a6:	2344      	movs	r3, #68	; 0x44
 80036a8:	4013      	ands	r3, r2
 80036aa:	d00c      	beq.n	80036c6 <hex_to_ascii+0x5a>
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	3301      	adds	r3, #1
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	18d3      	adds	r3, r2, r3
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	1c5a      	adds	r2, r3, #1
 80036b8:	4b1c      	ldr	r3, [pc, #112]	; (800372c <hex_to_ascii+0xc0>)
 80036ba:	18d3      	adds	r3, r2, r3
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	001a      	movs	r2, r3
 80036c0:	2344      	movs	r3, #68	; 0x44
 80036c2:	4013      	ands	r3, r2
 80036c4:	d101      	bne.n	80036ca <hex_to_ascii+0x5e>
            return false;  // Not valid hex digits
 80036c6:	2300      	movs	r3, #0
 80036c8:	e02b      	b.n	8003722 <hex_to_ascii+0xb6>
        }

        char byte_str[3] = { hex_str[i], hex_str[i + 1], '\0' };
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	18d3      	adds	r3, r2, r3
 80036d0:	781a      	ldrb	r2, [r3, #0]
 80036d2:	210c      	movs	r1, #12
 80036d4:	187b      	adds	r3, r7, r1
 80036d6:	701a      	strb	r2, [r3, #0]
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	3301      	adds	r3, #1
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	18d3      	adds	r3, r2, r3
 80036e0:	781a      	ldrb	r2, [r3, #0]
 80036e2:	187b      	adds	r3, r7, r1
 80036e4:	705a      	strb	r2, [r3, #1]
 80036e6:	187b      	adds	r3, r7, r1
 80036e8:	2200      	movs	r2, #0
 80036ea:	709a      	strb	r2, [r3, #2]
        out[i / 2] = (char)strtol(byte_str, NULL, 16);
 80036ec:	187b      	adds	r3, r7, r1
 80036ee:	2210      	movs	r2, #16
 80036f0:	2100      	movs	r1, #0
 80036f2:	0018      	movs	r0, r3
 80036f4:	f009 f92a 	bl	800c94c <strtol>
 80036f8:	0001      	movs	r1, r0
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	085b      	lsrs	r3, r3, #1
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	18d3      	adds	r3, r2, r3
 8003702:	b2ca      	uxtb	r2, r1
 8003704:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < len; i += 2) {
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	3302      	adds	r3, #2
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	429a      	cmp	r2, r3
 8003712:	d3bf      	bcc.n	8003694 <hex_to_ascii+0x28>
    }

    out[len / 2] = '\0';  // Null-terminate output
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	085b      	lsrs	r3, r3, #1
 8003718:	683a      	ldr	r2, [r7, #0]
 800371a:	18d3      	adds	r3, r2, r3
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]
    return true;
 8003720:	2301      	movs	r3, #1
}
 8003722:	0018      	movs	r0, r3
 8003724:	46bd      	mov	sp, r7
 8003726:	b006      	add	sp, #24
 8003728:	bd80      	pop	{r7, pc}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	08010b50 	.word	0x08010b50

08003730 <print_msg>:
extern GpsData GpsInfo_t;
extern BleState Ble_info_t;
/****************************** Function Prototypes **************************************/

void print_msg(const char *msg)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg), 1000);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	0018      	movs	r0, r3
 800373c:	f7fc fce4 	bl	8000108 <strlen>
 8003740:	0003      	movs	r3, r0
 8003742:	b29a      	uxth	r2, r3
 8003744:	23fa      	movs	r3, #250	; 0xfa
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4803      	ldr	r0, [pc, #12]	; (8003758 <print_msg+0x28>)
 800374c:	f003 fea4 	bl	8007498 <HAL_UART_Transmit>
}
 8003750:	46c0      	nop			; (mov r8, r8)
 8003752:	46bd      	mov	sp, r7
 8003754:	b002      	add	sp, #8
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20000878 	.word	0x20000878

0800375c <Modem_Rx_Process_start>:

void Modem_Rx_Process_start()
{
 800375c:	b590      	push	{r4, r7, lr}
 800375e:	b087      	sub	sp, #28
 8003760:	af00      	add	r7, sp, #0
	osThreadDef(ModemRxTask, ModemRx_Process, osPriorityNormal, 0, 256);
 8003762:	1d3b      	adds	r3, r7, #4
 8003764:	4a08      	ldr	r2, [pc, #32]	; (8003788 <Modem_Rx_Process_start+0x2c>)
 8003766:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003768:	c313      	stmia	r3!, {r0, r1, r4}
 800376a:	ca03      	ldmia	r2!, {r0, r1}
 800376c:	c303      	stmia	r3!, {r0, r1}
	ModemRx_TaskHandle = osThreadCreate(osThread(ModemRxTask), NULL);
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	2100      	movs	r1, #0
 8003772:	0018      	movs	r0, r3
 8003774:	f005 ff9f 	bl	80096b6 <osThreadCreate>
 8003778:	0002      	movs	r2, r0
 800377a:	4b04      	ldr	r3, [pc, #16]	; (800378c <Modem_Rx_Process_start+0x30>)
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	46bd      	mov	sp, r7
 8003782:	b007      	add	sp, #28
 8003784:	bd90      	pop	{r4, r7, pc}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	080104b8 	.word	0x080104b8
 800378c:	20000910 	.word	0x20000910

08003790 <ModemRx_Process>:
void ModemRx_Process(void const * argument)
{
 8003790:	b590      	push	{r4, r7, lr}
 8003792:	b08b      	sub	sp, #44	; 0x2c
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
//	osDelay(2000);
	uint32_t ulNotifiedValue;
	for(;;)
	{
        // Wait for notification from ISR
		ulNotifiedValue=ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003798:	2301      	movs	r3, #1
 800379a:	425b      	negs	r3, r3
 800379c:	0019      	movs	r1, r3
 800379e:	2001      	movs	r0, #1
 80037a0:	f007 f9e8 	bl	800ab74 <ulTaskNotifyTake>
 80037a4:	0003      	movs	r3, r0
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
		if(ulNotifiedValue>0)
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d100      	bne.n	80037b0 <ModemRx_Process+0x20>
 80037ae:	e23e      	b.n	8003c2e <ModemRx_Process+0x49e>
		{
			print_msg((const char*)EC200u_Rx_Buff);
 80037b0:	4bb9      	ldr	r3, [pc, #740]	; (8003a98 <ModemRx_Process+0x308>)
 80037b2:	0018      	movs	r0, r3
 80037b4:	f7ff ffbc 	bl	8003730 <print_msg>
			//print_msg("Rx Task Running\r\n");
			switch(cmd_val)
 80037b8:	4bb8      	ldr	r3, [pc, #736]	; (8003a9c <ModemRx_Process+0x30c>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b27      	cmp	r3, #39	; 0x27
 80037be:	d900      	bls.n	80037c2 <ModemRx_Process+0x32>
 80037c0:	e1d8      	b.n	8003b74 <ModemRx_Process+0x3e4>
 80037c2:	009a      	lsls	r2, r3, #2
 80037c4:	4bb6      	ldr	r3, [pc, #728]	; (8003aa0 <ModemRx_Process+0x310>)
 80037c6:	18d3      	adds	r3, r2, r3
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	469f      	mov	pc, r3
			{
				case MODEM_AT_CHECK:
				{
					osDelay(100);
 80037cc:	2064      	movs	r0, #100	; 0x64
 80037ce:	f005 ff9a 	bl	8009706 <osDelay>
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 80037d2:	4ab4      	ldr	r2, [pc, #720]	; (8003aa4 <ModemRx_Process+0x314>)
 80037d4:	4bb0      	ldr	r3, [pc, #704]	; (8003a98 <ModemRx_Process+0x308>)
 80037d6:	0011      	movs	r1, r2
 80037d8:	0018      	movs	r0, r3
 80037da:	f7fe fe49 	bl	8002470 <modem_check_resp>
 80037de:	1e03      	subs	r3, r0, #0
 80037e0:	d100      	bne.n	80037e4 <ModemRx_Process+0x54>
 80037e2:	e21b      	b.n	8003c1c <ModemRx_Process+0x48c>
					{
						Modem_AT_check=1;
 80037e4:	4bb0      	ldr	r3, [pc, #704]	; (8003aa8 <ModemRx_Process+0x318>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	701a      	strb	r2, [r3, #0]
						cmd_val=0;
 80037ea:	4bac      	ldr	r3, [pc, #688]	; (8003a9c <ModemRx_Process+0x30c>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	701a      	strb	r2, [r3, #0]
					}
					break;
 80037f0:	e214      	b.n	8003c1c <ModemRx_Process+0x48c>
				}
				case MODEM_GET_INF0:
				{
					osDelay(100);
 80037f2:	2064      	movs	r0, #100	; 0x64
 80037f4:	f005 ff87 	bl	8009706 <osDelay>
					const char* buffer_ptr = (const char*)EC200u_Rx_Buff;
 80037f8:	4ba7      	ldr	r3, [pc, #668]	; (8003a98 <ModemRx_Process+0x308>)
 80037fa:	623b      	str	r3, [r7, #32]
					modem_parse_string(&buffer_ptr, modem_info_t.modem_prd_id_info, sizeof(modem_info_t.modem_prd_id_info));
 80037fc:	49ab      	ldr	r1, [pc, #684]	; (8003aac <ModemRx_Process+0x31c>)
 80037fe:	2320      	movs	r3, #32
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	2214      	movs	r2, #20
 8003804:	0018      	movs	r0, r3
 8003806:	f000 fa35 	bl	8003c74 <modem_parse_string>
					//strcpy(modem_info_t.modem_prd_id_info,(char*)EC200u_Rx_Buff);
					cmd_val=0;
 800380a:	4ba4      	ldr	r3, [pc, #656]	; (8003a9c <ModemRx_Process+0x30c>)
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
					break;
 8003810:	e20d      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_GET_MANF_ID:
				{
					osDelay(100);
 8003812:	2064      	movs	r0, #100	; 0x64
 8003814:	f005 ff77 	bl	8009706 <osDelay>
					const char* buffer_ptr = (const char*)EC200u_Rx_Buff;
 8003818:	4b9f      	ldr	r3, [pc, #636]	; (8003a98 <ModemRx_Process+0x308>)
 800381a:	61fb      	str	r3, [r7, #28]
					modem_parse_string(&buffer_ptr, modem_info_t.modem_manf_id, sizeof(modem_info_t.modem_manf_id));
 800381c:	49a4      	ldr	r1, [pc, #656]	; (8003ab0 <ModemRx_Process+0x320>)
 800381e:	231c      	movs	r3, #28
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	2219      	movs	r2, #25
 8003824:	0018      	movs	r0, r3
 8003826:	f000 fa25 	bl	8003c74 <modem_parse_string>
					cmd_val=0;
 800382a:	4b9c      	ldr	r3, [pc, #624]	; (8003a9c <ModemRx_Process+0x30c>)
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
					break;
 8003830:	e1fd      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_GET_TA_MODEL_INFO:
				{
					osDelay(100);
 8003832:	2064      	movs	r0, #100	; 0x64
 8003834:	f005 ff67 	bl	8009706 <osDelay>
					const char* buffer_ptr = (const char*)EC200u_Rx_Buff;
 8003838:	4b97      	ldr	r3, [pc, #604]	; (8003a98 <ModemRx_Process+0x308>)
 800383a:	61bb      	str	r3, [r7, #24]
					modem_parse_string(&buffer_ptr, modem_info_t.modem_TA_model_info, sizeof(modem_info_t.modem_TA_model_info));
 800383c:	499d      	ldr	r1, [pc, #628]	; (8003ab4 <ModemRx_Process+0x324>)
 800383e:	2318      	movs	r3, #24
 8003840:	18fb      	adds	r3, r7, r3
 8003842:	2219      	movs	r2, #25
 8003844:	0018      	movs	r0, r3
 8003846:	f000 fa15 	bl	8003c74 <modem_parse_string>
					cmd_val=0;
 800384a:	4b94      	ldr	r3, [pc, #592]	; (8003a9c <ModemRx_Process+0x30c>)
 800384c:	2200      	movs	r2, #0
 800384e:	701a      	strb	r2, [r3, #0]
					memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
 8003850:	4b91      	ldr	r3, [pc, #580]	; (8003a98 <ModemRx_Process+0x308>)
 8003852:	22c8      	movs	r2, #200	; 0xc8
 8003854:	2100      	movs	r1, #0
 8003856:	0018      	movs	r0, r3
 8003858:	f009 fe42 	bl	800d4e0 <memset>
					break;
 800385c:	e1e7      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_CHECK_SIM_READY:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"READY"))
 800385e:	4a96      	ldr	r2, [pc, #600]	; (8003ab8 <ModemRx_Process+0x328>)
 8003860:	4b8d      	ldr	r3, [pc, #564]	; (8003a98 <ModemRx_Process+0x308>)
 8003862:	0011      	movs	r1, r2
 8003864:	0018      	movs	r0, r3
 8003866:	f7fe fe03 	bl	8002470 <modem_check_resp>
 800386a:	1e03      	subs	r3, r0, #0
 800386c:	d00b      	beq.n	8003886 <ModemRx_Process+0xf6>
					{
						cmd_val=0;
 800386e:	4b8b      	ldr	r3, [pc, #556]	; (8003a9c <ModemRx_Process+0x30c>)
 8003870:	2200      	movs	r2, #0
 8003872:	701a      	strb	r2, [r3, #0]
						modem_info_t.simcard_info.sim_status=1;
 8003874:	4b8d      	ldr	r3, [pc, #564]	; (8003aac <ModemRx_Process+0x31c>)
 8003876:	2246      	movs	r2, #70	; 0x46
 8003878:	2101      	movs	r1, #1
 800387a:	5499      	strb	r1, [r3, r2]
						print_msg("Sim Card Detected\r\n");
 800387c:	4b8f      	ldr	r3, [pc, #572]	; (8003abc <ModemRx_Process+0x32c>)
 800387e:	0018      	movs	r0, r3
 8003880:	f7ff ff56 	bl	8003730 <print_msg>
					else
					{
						modem_info_t.simcard_info.sim_status=255;
						print_msg("Sim Card Not Detected\r\n");
					}
					break;
 8003884:	e1d3      	b.n	8003c2e <ModemRx_Process+0x49e>
						modem_info_t.simcard_info.sim_status=255;
 8003886:	4b89      	ldr	r3, [pc, #548]	; (8003aac <ModemRx_Process+0x31c>)
 8003888:	2246      	movs	r2, #70	; 0x46
 800388a:	21ff      	movs	r1, #255	; 0xff
 800388c:	5499      	strb	r1, [r3, r2]
						print_msg("Sim Card Not Detected\r\n");
 800388e:	4b8c      	ldr	r3, [pc, #560]	; (8003ac0 <ModemRx_Process+0x330>)
 8003890:	0018      	movs	r0, r3
 8003892:	f7ff ff4d 	bl	8003730 <print_msg>
					break;
 8003896:	e1ca      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_CHECK_NETWORK_REG:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 8003898:	4a82      	ldr	r2, [pc, #520]	; (8003aa4 <ModemRx_Process+0x314>)
 800389a:	4b7f      	ldr	r3, [pc, #508]	; (8003a98 <ModemRx_Process+0x308>)
 800389c:	0011      	movs	r1, r2
 800389e:	0018      	movs	r0, r3
 80038a0:	f7fe fde6 	bl	8002470 <modem_check_resp>
 80038a4:	1e03      	subs	r3, r0, #0
 80038a6:	d00b      	beq.n	80038c0 <ModemRx_Process+0x130>
					{
						cmd_val=0;
 80038a8:	4b7c      	ldr	r3, [pc, #496]	; (8003a9c <ModemRx_Process+0x30c>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	701a      	strb	r2, [r3, #0]
						modem_info_t.simcard_info.sim_reg_status=1;
 80038ae:	4b7f      	ldr	r3, [pc, #508]	; (8003aac <ModemRx_Process+0x31c>)
 80038b0:	2247      	movs	r2, #71	; 0x47
 80038b2:	2101      	movs	r1, #1
 80038b4:	5499      	strb	r1, [r3, r2]
						print_msg("Sim Card Registered\r\n");
 80038b6:	4b83      	ldr	r3, [pc, #524]	; (8003ac4 <ModemRx_Process+0x334>)
 80038b8:	0018      	movs	r0, r3
 80038ba:	f7ff ff39 	bl	8003730 <print_msg>
					else
					{
						modem_info_t.simcard_info.sim_reg_status=255;
						print_msg("Sim Card Registration Failed\r\n");
					}
					break;
 80038be:	e1b6      	b.n	8003c2e <ModemRx_Process+0x49e>
						modem_info_t.simcard_info.sim_reg_status=255;
 80038c0:	4b7a      	ldr	r3, [pc, #488]	; (8003aac <ModemRx_Process+0x31c>)
 80038c2:	2247      	movs	r2, #71	; 0x47
 80038c4:	21ff      	movs	r1, #255	; 0xff
 80038c6:	5499      	strb	r1, [r3, r2]
						print_msg("Sim Card Registration Failed\r\n");
 80038c8:	4b7f      	ldr	r3, [pc, #508]	; (8003ac8 <ModemRx_Process+0x338>)
 80038ca:	0018      	movs	r0, r3
 80038cc:	f7ff ff30 	bl	8003730 <print_msg>
					break;
 80038d0:	e1ad      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_ATTACH_GPRS:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 80038d2:	4a74      	ldr	r2, [pc, #464]	; (8003aa4 <ModemRx_Process+0x314>)
 80038d4:	4b70      	ldr	r3, [pc, #448]	; (8003a98 <ModemRx_Process+0x308>)
 80038d6:	0011      	movs	r1, r2
 80038d8:	0018      	movs	r0, r3
 80038da:	f7fe fdc9 	bl	8002470 <modem_check_resp>
 80038de:	1e03      	subs	r3, r0, #0
 80038e0:	d00b      	beq.n	80038fa <ModemRx_Process+0x16a>
					{
						cmd_val=0;
 80038e2:	4b6e      	ldr	r3, [pc, #440]	; (8003a9c <ModemRx_Process+0x30c>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	701a      	strb	r2, [r3, #0]
						modem_info_t.simcard_info.gprs_attachment=1;
 80038e8:	4b70      	ldr	r3, [pc, #448]	; (8003aac <ModemRx_Process+0x31c>)
 80038ea:	2249      	movs	r2, #73	; 0x49
 80038ec:	2101      	movs	r1, #1
 80038ee:	5499      	strb	r1, [r3, r2]
						print_msg("GPRS attachment sucessfull\r\n");
 80038f0:	4b76      	ldr	r3, [pc, #472]	; (8003acc <ModemRx_Process+0x33c>)
 80038f2:	0018      	movs	r0, r3
 80038f4:	f7ff ff1c 	bl	8003730 <print_msg>
					else
					{
						modem_info_t.simcard_info.gprs_attachment=255;
						print_msg("GPRS attachment Failed\r\n");
					}
					break;
 80038f8:	e199      	b.n	8003c2e <ModemRx_Process+0x49e>
						modem_info_t.simcard_info.gprs_attachment=255;
 80038fa:	4b6c      	ldr	r3, [pc, #432]	; (8003aac <ModemRx_Process+0x31c>)
 80038fc:	2249      	movs	r2, #73	; 0x49
 80038fe:	21ff      	movs	r1, #255	; 0xff
 8003900:	5499      	strb	r1, [r3, r2]
						print_msg("GPRS attachment Failed\r\n");
 8003902:	4b73      	ldr	r3, [pc, #460]	; (8003ad0 <ModemRx_Process+0x340>)
 8003904:	0018      	movs	r0, r3
 8003906:	f7ff ff13 	bl	8003730 <print_msg>
					break;
 800390a:	e190      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_SET_PDP:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 800390c:	4a65      	ldr	r2, [pc, #404]	; (8003aa4 <ModemRx_Process+0x314>)
 800390e:	4b62      	ldr	r3, [pc, #392]	; (8003a98 <ModemRx_Process+0x308>)
 8003910:	0011      	movs	r1, r2
 8003912:	0018      	movs	r0, r3
 8003914:	f7fe fdac 	bl	8002470 <modem_check_resp>
 8003918:	1e03      	subs	r3, r0, #0
 800391a:	d00b      	beq.n	8003934 <ModemRx_Process+0x1a4>
					{
						cmd_val=0;
 800391c:	4b5f      	ldr	r3, [pc, #380]	; (8003a9c <ModemRx_Process+0x30c>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
						modem_info_t.simcard_info.pdp_status=1;
 8003922:	4b62      	ldr	r3, [pc, #392]	; (8003aac <ModemRx_Process+0x31c>)
 8003924:	2248      	movs	r2, #72	; 0x48
 8003926:	2101      	movs	r1, #1
 8003928:	5499      	strb	r1, [r3, r2]
						print_msg("PDP is set\r\n");
 800392a:	4b6a      	ldr	r3, [pc, #424]	; (8003ad4 <ModemRx_Process+0x344>)
 800392c:	0018      	movs	r0, r3
 800392e:	f7ff feff 	bl	8003730 <print_msg>
					else
					{
						modem_info_t.simcard_info.pdp_status=255;
						print_msg("PDP is Failed\r\n");
					}
					break;
 8003932:	e17c      	b.n	8003c2e <ModemRx_Process+0x49e>
						modem_info_t.simcard_info.pdp_status=255;
 8003934:	4b5d      	ldr	r3, [pc, #372]	; (8003aac <ModemRx_Process+0x31c>)
 8003936:	2248      	movs	r2, #72	; 0x48
 8003938:	21ff      	movs	r1, #255	; 0xff
 800393a:	5499      	strb	r1, [r3, r2]
						print_msg("PDP is Failed\r\n");
 800393c:	4b66      	ldr	r3, [pc, #408]	; (8003ad8 <ModemRx_Process+0x348>)
 800393e:	0018      	movs	r0, r3
 8003940:	f7ff fef6 	bl	8003730 <print_msg>
					break;
 8003944:	e173      	b.n	8003c2e <ModemRx_Process+0x49e>
				}
				case MODEM_ACTIVATE_PDP:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 8003946:	4a57      	ldr	r2, [pc, #348]	; (8003aa4 <ModemRx_Process+0x314>)
 8003948:	4b53      	ldr	r3, [pc, #332]	; (8003a98 <ModemRx_Process+0x308>)
 800394a:	0011      	movs	r1, r2
 800394c:	0018      	movs	r0, r3
 800394e:	f7fe fd8f 	bl	8002470 <modem_check_resp>
 8003952:	1e03      	subs	r3, r0, #0
 8003954:	d00b      	beq.n	800396e <ModemRx_Process+0x1de>
					{
						cmd_val=0;
 8003956:	4b51      	ldr	r3, [pc, #324]	; (8003a9c <ModemRx_Process+0x30c>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
						modem_info_t.simcard_info.pdp_active_status=1;
 800395c:	4b53      	ldr	r3, [pc, #332]	; (8003aac <ModemRx_Process+0x31c>)
 800395e:	224a      	movs	r2, #74	; 0x4a
 8003960:	2101      	movs	r1, #1
 8003962:	5499      	strb	r1, [r3, r2]
						print_msg("PDP is active\r\n");
 8003964:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <ModemRx_Process+0x34c>)
 8003966:	0018      	movs	r0, r3
 8003968:	f7ff fee2 	bl	8003730 <print_msg>
 800396c:	e007      	b.n	800397e <ModemRx_Process+0x1ee>
					}
					else
					{
						modem_info_t.simcard_info.pdp_active_status=255;
 800396e:	4b4f      	ldr	r3, [pc, #316]	; (8003aac <ModemRx_Process+0x31c>)
 8003970:	224a      	movs	r2, #74	; 0x4a
 8003972:	21ff      	movs	r1, #255	; 0xff
 8003974:	5499      	strb	r1, [r3, r2]
						print_msg("PDP is activation Failed\r\n");
 8003976:	4b5a      	ldr	r3, [pc, #360]	; (8003ae0 <ModemRx_Process+0x350>)
 8003978:	0018      	movs	r0, r3
 800397a:	f7ff fed9 	bl	8003730 <print_msg>
					}
				}
				case MODEM_MQTT_VERSION_CFG:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK"))
 800397e:	4a49      	ldr	r2, [pc, #292]	; (8003aa4 <ModemRx_Process+0x314>)
 8003980:	4b45      	ldr	r3, [pc, #276]	; (8003a98 <ModemRx_Process+0x308>)
 8003982:	0011      	movs	r1, r2
 8003984:	0018      	movs	r0, r3
 8003986:	f7fe fd73 	bl	8002470 <modem_check_resp>
 800398a:	1e03      	subs	r3, r0, #0
 800398c:	d100      	bne.n	8003990 <ModemRx_Process+0x200>
 800398e:	e147      	b.n	8003c20 <ModemRx_Process+0x490>
					{
						cmd_val=0;
 8003990:	4b42      	ldr	r3, [pc, #264]	; (8003a9c <ModemRx_Process+0x30c>)
 8003992:	2200      	movs	r2, #0
 8003994:	701a      	strb	r2, [r3, #0]
						print_msg("MQTT Configutations Done\r\n");
 8003996:	4b53      	ldr	r3, [pc, #332]	; (8003ae4 <ModemRx_Process+0x354>)
 8003998:	0018      	movs	r0, r3
 800399a:	f7ff fec9 	bl	8003730 <print_msg>
					}
					break;
 800399e:	e13f      	b.n	8003c20 <ModemRx_Process+0x490>
				}
				case MODEM_MQTT_OPEN:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QMTOPEN"))
 80039a0:	4a51      	ldr	r2, [pc, #324]	; (8003ae8 <ModemRx_Process+0x358>)
 80039a2:	4b3d      	ldr	r3, [pc, #244]	; (8003a98 <ModemRx_Process+0x308>)
 80039a4:	0011      	movs	r1, r2
 80039a6:	0018      	movs	r0, r3
 80039a8:	f7fe fd62 	bl	8002470 <modem_check_resp>
 80039ac:	1e03      	subs	r3, r0, #0
 80039ae:	d018      	beq.n	80039e2 <ModemRx_Process+0x252>
					{
						cmd_val=0;
 80039b0:	4b3a      	ldr	r3, [pc, #232]	; (8003a9c <ModemRx_Process+0x30c>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	701a      	strb	r2, [r3, #0]
						const char* p = (const char*)EC200u_Rx_Buff;
 80039b6:	4b38      	ldr	r3, [pc, #224]	; (8003a98 <ModemRx_Process+0x308>)
 80039b8:	617b      	str	r3, [r7, #20]
						modem_info_t.mqtt_info_t.mqtt_client_idx = modem_parse_number(&p);
 80039ba:	2414      	movs	r4, #20
 80039bc:	193b      	adds	r3, r7, r4
 80039be:	0018      	movs	r0, r3
 80039c0:	f000 f9c6 	bl	8003d50 <modem_parse_number>
 80039c4:	0003      	movs	r3, r0
 80039c6:	b2d9      	uxtb	r1, r3
 80039c8:	4b38      	ldr	r3, [pc, #224]	; (8003aac <ModemRx_Process+0x31c>)
 80039ca:	224c      	movs	r2, #76	; 0x4c
 80039cc:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_open_stat  = modem_parse_number(&p);
 80039ce:	193b      	adds	r3, r7, r4
 80039d0:	0018      	movs	r0, r3
 80039d2:	f000 f9bd 	bl	8003d50 <modem_parse_number>
 80039d6:	0003      	movs	r3, r0
 80039d8:	b2d9      	uxtb	r1, r3
 80039da:	4b34      	ldr	r3, [pc, #208]	; (8003aac <ModemRx_Process+0x31c>)
 80039dc:	224b      	movs	r2, #75	; 0x4b
 80039de:	5499      	strb	r1, [r3, r2]
					{
						print_msg("Failed to open MQTT network for a client\r\n");
						modem_info_t.mqtt_info_t.mqtt_client_idx=255;
						modem_info_t.mqtt_info_t.mqtt_open_stat=255;
					}
					break;
 80039e0:	e120      	b.n	8003c24 <ModemRx_Process+0x494>
					else if(modem_check_resp((const char*)EC200u_Rx_Buff, "ERROR"))
 80039e2:	4a42      	ldr	r2, [pc, #264]	; (8003aec <ModemRx_Process+0x35c>)
 80039e4:	4b2c      	ldr	r3, [pc, #176]	; (8003a98 <ModemRx_Process+0x308>)
 80039e6:	0011      	movs	r1, r2
 80039e8:	0018      	movs	r0, r3
 80039ea:	f7fe fd41 	bl	8002470 <modem_check_resp>
 80039ee:	1e03      	subs	r3, r0, #0
 80039f0:	d100      	bne.n	80039f4 <ModemRx_Process+0x264>
 80039f2:	e117      	b.n	8003c24 <ModemRx_Process+0x494>
						print_msg("Failed to open MQTT network for a client\r\n");
 80039f4:	4b3e      	ldr	r3, [pc, #248]	; (8003af0 <ModemRx_Process+0x360>)
 80039f6:	0018      	movs	r0, r3
 80039f8:	f7ff fe9a 	bl	8003730 <print_msg>
						modem_info_t.mqtt_info_t.mqtt_client_idx=255;
 80039fc:	4b2b      	ldr	r3, [pc, #172]	; (8003aac <ModemRx_Process+0x31c>)
 80039fe:	224c      	movs	r2, #76	; 0x4c
 8003a00:	21ff      	movs	r1, #255	; 0xff
 8003a02:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_open_stat=255;
 8003a04:	4b29      	ldr	r3, [pc, #164]	; (8003aac <ModemRx_Process+0x31c>)
 8003a06:	224b      	movs	r2, #75	; 0x4b
 8003a08:	21ff      	movs	r1, #255	; 0xff
 8003a0a:	5499      	strb	r1, [r3, r2]
					break;
 8003a0c:	e10a      	b.n	8003c24 <ModemRx_Process+0x494>
				}
				case MODEM_MQTT_CONN:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QMTCONN"))
 8003a0e:	4a39      	ldr	r2, [pc, #228]	; (8003af4 <ModemRx_Process+0x364>)
 8003a10:	4b21      	ldr	r3, [pc, #132]	; (8003a98 <ModemRx_Process+0x308>)
 8003a12:	0011      	movs	r1, r2
 8003a14:	0018      	movs	r0, r3
 8003a16:	f7fe fd2b 	bl	8002470 <modem_check_resp>
 8003a1a:	1e03      	subs	r3, r0, #0
 8003a1c:	d021      	beq.n	8003a62 <ModemRx_Process+0x2d2>
					{
						cmd_val=0;
 8003a1e:	4b1f      	ldr	r3, [pc, #124]	; (8003a9c <ModemRx_Process+0x30c>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
						const char* p = (const char*)EC200u_Rx_Buff;
 8003a24:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <ModemRx_Process+0x308>)
 8003a26:	613b      	str	r3, [r7, #16]
						modem_info_t.mqtt_info_t.mqtt_client_idx = modem_parse_number(&p);
 8003a28:	2410      	movs	r4, #16
 8003a2a:	193b      	adds	r3, r7, r4
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f000 f98f 	bl	8003d50 <modem_parse_number>
 8003a32:	0003      	movs	r3, r0
 8003a34:	b2d9      	uxtb	r1, r3
 8003a36:	4b1d      	ldr	r3, [pc, #116]	; (8003aac <ModemRx_Process+0x31c>)
 8003a38:	224c      	movs	r2, #76	; 0x4c
 8003a3a:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_conn_stat  = modem_parse_number(&p);
 8003a3c:	193b      	adds	r3, r7, r4
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 f986 	bl	8003d50 <modem_parse_number>
 8003a44:	0003      	movs	r3, r0
 8003a46:	b2d9      	uxtb	r1, r3
 8003a48:	4b18      	ldr	r3, [pc, #96]	; (8003aac <ModemRx_Process+0x31c>)
 8003a4a:	224d      	movs	r2, #77	; 0x4d
 8003a4c:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_conn_ret_code  = modem_parse_number(&p);
 8003a4e:	193b      	adds	r3, r7, r4
 8003a50:	0018      	movs	r0, r3
 8003a52:	f000 f97d 	bl	8003d50 <modem_parse_number>
 8003a56:	0003      	movs	r3, r0
 8003a58:	b2d9      	uxtb	r1, r3
 8003a5a:	4b14      	ldr	r3, [pc, #80]	; (8003aac <ModemRx_Process+0x31c>)
 8003a5c:	224e      	movs	r2, #78	; 0x4e
 8003a5e:	5499      	strb	r1, [r3, r2]
						print_msg("Failed to connect to a MQTT client\r\n");
						modem_info_t.mqtt_info_t.mqtt_client_idx=255;
						modem_info_t.mqtt_info_t.mqtt_conn_stat=255;
						modem_info_t.mqtt_info_t.mqtt_conn_ret_code=255;
					}
					break;
 8003a60:	e0e2      	b.n	8003c28 <ModemRx_Process+0x498>
					else if(modem_check_resp((const char*)EC200u_Rx_Buff, "ERROR"))
 8003a62:	4a22      	ldr	r2, [pc, #136]	; (8003aec <ModemRx_Process+0x35c>)
 8003a64:	4b0c      	ldr	r3, [pc, #48]	; (8003a98 <ModemRx_Process+0x308>)
 8003a66:	0011      	movs	r1, r2
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f7fe fd01 	bl	8002470 <modem_check_resp>
 8003a6e:	1e03      	subs	r3, r0, #0
 8003a70:	d100      	bne.n	8003a74 <ModemRx_Process+0x2e4>
 8003a72:	e0d9      	b.n	8003c28 <ModemRx_Process+0x498>
						print_msg("Failed to connect to a MQTT client\r\n");
 8003a74:	4b20      	ldr	r3, [pc, #128]	; (8003af8 <ModemRx_Process+0x368>)
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7ff fe5a 	bl	8003730 <print_msg>
						modem_info_t.mqtt_info_t.mqtt_client_idx=255;
 8003a7c:	4b0b      	ldr	r3, [pc, #44]	; (8003aac <ModemRx_Process+0x31c>)
 8003a7e:	224c      	movs	r2, #76	; 0x4c
 8003a80:	21ff      	movs	r1, #255	; 0xff
 8003a82:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_conn_stat=255;
 8003a84:	4b09      	ldr	r3, [pc, #36]	; (8003aac <ModemRx_Process+0x31c>)
 8003a86:	224d      	movs	r2, #77	; 0x4d
 8003a88:	21ff      	movs	r1, #255	; 0xff
 8003a8a:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_conn_ret_code=255;
 8003a8c:	4b07      	ldr	r3, [pc, #28]	; (8003aac <ModemRx_Process+0x31c>)
 8003a8e:	224e      	movs	r2, #78	; 0x4e
 8003a90:	21ff      	movs	r1, #255	; 0xff
 8003a92:	5499      	strb	r1, [r3, r2]
					break;
 8003a94:	e0c8      	b.n	8003c28 <ModemRx_Process+0x498>
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	2000091c 	.word	0x2000091c
 8003a9c:	200002a6 	.word	0x200002a6
 8003aa0:	080108b8 	.word	0x080108b8
 8003aa4:	080104cc 	.word	0x080104cc
 8003aa8:	20000795 	.word	0x20000795
 8003aac:	20000744 	.word	0x20000744
 8003ab0:	20000758 	.word	0x20000758
 8003ab4:	20000771 	.word	0x20000771
 8003ab8:	080104d0 	.word	0x080104d0
 8003abc:	080104d8 	.word	0x080104d8
 8003ac0:	080104ec 	.word	0x080104ec
 8003ac4:	08010504 	.word	0x08010504
 8003ac8:	0801051c 	.word	0x0801051c
 8003acc:	0801053c 	.word	0x0801053c
 8003ad0:	0801055c 	.word	0x0801055c
 8003ad4:	08010578 	.word	0x08010578
 8003ad8:	08010588 	.word	0x08010588
 8003adc:	08010598 	.word	0x08010598
 8003ae0:	080105a8 	.word	0x080105a8
 8003ae4:	080105c4 	.word	0x080105c4
 8003ae8:	080105e0 	.word	0x080105e0
 8003aec:	080105ec 	.word	0x080105ec
 8003af0:	080105f4 	.word	0x080105f4
 8003af4:	08010620 	.word	0x08010620
 8003af8:	0801062c 	.word	0x0801062c
				}
				case MODEM_MQTT_SUBSCRIBE:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "ERROR"))
 8003afc:	4a4e      	ldr	r2, [pc, #312]	; (8003c38 <ModemRx_Process+0x4a8>)
 8003afe:	4b4f      	ldr	r3, [pc, #316]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b00:	0011      	movs	r1, r2
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7fe fcb4 	bl	8002470 <modem_check_resp>
 8003b08:	1e03      	subs	r3, r0, #0
 8003b0a:	d007      	beq.n	8003b1c <ModemRx_Process+0x38c>
					{
						modem_info_t.mqtt_info_t.mqtt_subs_stat=255;
 8003b0c:	4b4c      	ldr	r3, [pc, #304]	; (8003c40 <ModemRx_Process+0x4b0>)
 8003b0e:	224f      	movs	r2, #79	; 0x4f
 8003b10:	21ff      	movs	r1, #255	; 0xff
 8003b12:	5499      	strb	r1, [r3, r2]
						print_msg("Failed To subscribe to a topic\r\n");
 8003b14:	4b4b      	ldr	r3, [pc, #300]	; (8003c44 <ModemRx_Process+0x4b4>)
 8003b16:	0018      	movs	r0, r3
 8003b18:	f7ff fe0a 	bl	8003730 <print_msg>
					}
				}
				case MODEM_GPS_GET_CURR_LOCATION:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QGPSLOC:"))
 8003b1c:	4a4a      	ldr	r2, [pc, #296]	; (8003c48 <ModemRx_Process+0x4b8>)
 8003b1e:	4b47      	ldr	r3, [pc, #284]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b20:	0011      	movs	r1, r2
 8003b22:	0018      	movs	r0, r3
 8003b24:	f7fe fca4 	bl	8002470 <modem_check_resp>
 8003b28:	1e03      	subs	r3, r0, #0
 8003b2a:	d005      	beq.n	8003b38 <ModemRx_Process+0x3a8>
					{
						modem_parse_gps_location((const char*)EC200u_Rx_Buff, &GpsInfo_t);
 8003b2c:	4a47      	ldr	r2, [pc, #284]	; (8003c4c <ModemRx_Process+0x4bc>)
 8003b2e:	4b43      	ldr	r3, [pc, #268]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b30:	0011      	movs	r1, r2
 8003b32:	0018      	movs	r0, r3
 8003b34:	f7ff f824 	bl	8002b80 <modem_parse_gps_location>
					}
				}
				// ========== Parse BLE responses
				case MODEM_TURN_ON_BLE:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK")) // Need to handle +CME ERROR:4 (already turned on)
 8003b38:	4a45      	ldr	r2, [pc, #276]	; (8003c50 <ModemRx_Process+0x4c0>)
 8003b3a:	4b40      	ldr	r3, [pc, #256]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b3c:	0011      	movs	r1, r2
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f7fe fc96 	bl	8002470 <modem_check_resp>
 8003b44:	1e03      	subs	r3, r0, #0
 8003b46:	d006      	beq.n	8003b56 <ModemRx_Process+0x3c6>
					{
						cmd_val=0;
 8003b48:	4b42      	ldr	r3, [pc, #264]	; (8003c54 <ModemRx_Process+0x4c4>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
						Ble_info_t.power=1;
 8003b4e:	4b42      	ldr	r3, [pc, #264]	; (8003c58 <ModemRx_Process+0x4c8>)
 8003b50:	2224      	movs	r2, #36	; 0x24
 8003b52:	2101      	movs	r1, #1
 8003b54:	5499      	strb	r1, [r3, r2]
					}
				}
				case MODEM_TURN_OFF_BLE:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff,"OK")) // Need to handle +CME ERROR:4 (already turned off)
 8003b56:	4a3e      	ldr	r2, [pc, #248]	; (8003c50 <ModemRx_Process+0x4c0>)
 8003b58:	4b38      	ldr	r3, [pc, #224]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b5a:	0011      	movs	r1, r2
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f7fe fc87 	bl	8002470 <modem_check_resp>
 8003b62:	1e03      	subs	r3, r0, #0
 8003b64:	d006      	beq.n	8003b74 <ModemRx_Process+0x3e4>
					{
						cmd_val=0;
 8003b66:	4b3b      	ldr	r3, [pc, #236]	; (8003c54 <ModemRx_Process+0x4c4>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	701a      	strb	r2, [r3, #0]
						Ble_info_t.power=0;
 8003b6c:	4b3a      	ldr	r3, [pc, #232]	; (8003c58 <ModemRx_Process+0x4c8>)
 8003b6e:	2224      	movs	r2, #36	; 0x24
 8003b70:	2100      	movs	r1, #0
 8003b72:	5499      	strb	r1, [r3, r2]
					}
				}
				default:
				{
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QMTSTAT"))
 8003b74:	4a39      	ldr	r2, [pc, #228]	; (8003c5c <ModemRx_Process+0x4cc>)
 8003b76:	4b31      	ldr	r3, [pc, #196]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b78:	0011      	movs	r1, r2
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f7fe fc78 	bl	8002470 <modem_check_resp>
 8003b80:	1e03      	subs	r3, r0, #0
 8003b82:	d014      	beq.n	8003bae <ModemRx_Process+0x41e>
					{
						const char* p = (const char*)EC200u_Rx_Buff;
 8003b84:	4b2d      	ldr	r3, [pc, #180]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003b86:	60fb      	str	r3, [r7, #12]
						modem_info_t.mqtt_info_t.mqtt_client_idx = modem_parse_number(&p);
 8003b88:	240c      	movs	r4, #12
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f000 f8df 	bl	8003d50 <modem_parse_number>
 8003b92:	0003      	movs	r3, r0
 8003b94:	b2d9      	uxtb	r1, r3
 8003b96:	4b2a      	ldr	r3, [pc, #168]	; (8003c40 <ModemRx_Process+0x4b0>)
 8003b98:	224c      	movs	r2, #76	; 0x4c
 8003b9a:	5499      	strb	r1, [r3, r2]
						modem_info_t.mqtt_info_t.mqtt_urc_error=modem_parse_number(&p);
 8003b9c:	193b      	adds	r3, r7, r4
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f000 f8d6 	bl	8003d50 <modem_parse_number>
 8003ba4:	0003      	movs	r3, r0
 8003ba6:	b2d9      	uxtb	r1, r3
 8003ba8:	4b25      	ldr	r3, [pc, #148]	; (8003c40 <ModemRx_Process+0x4b0>)
 8003baa:	2250      	movs	r2, #80	; 0x50
 8003bac:	5499      	strb	r1, [r3, r2]
						    }
						}

					}
					*/
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QBTGATSCON"))
 8003bae:	4a2c      	ldr	r2, [pc, #176]	; (8003c60 <ModemRx_Process+0x4d0>)
 8003bb0:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003bb2:	0011      	movs	r1, r2
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f7fe fc5b 	bl	8002470 <modem_check_resp>
 8003bba:	1e03      	subs	r3, r0, #0
 8003bbc:	d00b      	beq.n	8003bd6 <ModemRx_Process+0x446>
					{
						Ble_info_t.conn_state=1;
 8003bbe:	4b26      	ldr	r3, [pc, #152]	; (8003c58 <ModemRx_Process+0x4c8>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	61da      	str	r2, [r3, #28]
						clear_buff=1;
 8003bc4:	4b27      	ldr	r3, [pc, #156]	; (8003c64 <ModemRx_Process+0x4d4>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	701a      	strb	r2, [r3, #0]
						memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
 8003bca:	4b1c      	ldr	r3, [pc, #112]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003bcc:	22c8      	movs	r2, #200	; 0xc8
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f009 fc85 	bl	800d4e0 <memset>
					}
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QBTGATSDCON"))
 8003bd6:	4a24      	ldr	r2, [pc, #144]	; (8003c68 <ModemRx_Process+0x4d8>)
 8003bd8:	4b18      	ldr	r3, [pc, #96]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003bda:	0011      	movs	r1, r2
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f7fe fc47 	bl	8002470 <modem_check_resp>
 8003be2:	1e03      	subs	r3, r0, #0
 8003be4:	d00b      	beq.n	8003bfe <ModemRx_Process+0x46e>
					{
						clear_buff=1;
 8003be6:	4b1f      	ldr	r3, [pc, #124]	; (8003c64 <ModemRx_Process+0x4d4>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
						Ble_info_t.conn_state=0;
 8003bec:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <ModemRx_Process+0x4c8>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	61da      	str	r2, [r3, #28]
						memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
 8003bf2:	4b12      	ldr	r3, [pc, #72]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003bf4:	22c8      	movs	r2, #200	; 0xc8
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f009 fc71 	bl	800d4e0 <memset>
					}
					if(modem_check_resp((const char*)EC200u_Rx_Buff, "+QBTLEVALDATA:"))
 8003bfe:	4a1b      	ldr	r2, [pc, #108]	; (8003c6c <ModemRx_Process+0x4dc>)
 8003c00:	4b0e      	ldr	r3, [pc, #56]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003c02:	0011      	movs	r1, r2
 8003c04:	0018      	movs	r0, r3
 8003c06:	f7fe fc33 	bl	8002470 <modem_check_resp>
 8003c0a:	1e03      	subs	r3, r0, #0
 8003c0c:	d00e      	beq.n	8003c2c <ModemRx_Process+0x49c>
					{
						modem_parse_ble_write_data((char *)EC200u_Rx_Buff, &BLE_Write_data);
 8003c0e:	4a18      	ldr	r2, [pc, #96]	; (8003c70 <ModemRx_Process+0x4e0>)
 8003c10:	4b0a      	ldr	r3, [pc, #40]	; (8003c3c <ModemRx_Process+0x4ac>)
 8003c12:	0011      	movs	r1, r2
 8003c14:	0018      	movs	r0, r3
 8003c16:	f7ff fc61 	bl	80034dc <modem_parse_ble_write_data>
					}
					break;
 8003c1a:	e007      	b.n	8003c2c <ModemRx_Process+0x49c>
					break;
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	e006      	b.n	8003c2e <ModemRx_Process+0x49e>
					break;
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	e004      	b.n	8003c2e <ModemRx_Process+0x49e>
					break;
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	e002      	b.n	8003c2e <ModemRx_Process+0x49e>
					break;
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	e000      	b.n	8003c2e <ModemRx_Process+0x49e>
					break;
 8003c2c:	46c0      	nop			; (mov r8, r8)
				}
			}

		}
		osDelay(10);
 8003c2e:	200a      	movs	r0, #10
 8003c30:	f005 fd69 	bl	8009706 <osDelay>
		ulNotifiedValue=ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003c34:	e5b0      	b.n	8003798 <ModemRx_Process+0x8>
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	080105ec 	.word	0x080105ec
 8003c3c:	2000091c 	.word	0x2000091c
 8003c40:	20000744 	.word	0x20000744
 8003c44:	08010654 	.word	0x08010654
 8003c48:	08010678 	.word	0x08010678
 8003c4c:	20000208 	.word	0x20000208
 8003c50:	080104cc 	.word	0x080104cc
 8003c54:	200002a6 	.word	0x200002a6
 8003c58:	200004a8 	.word	0x200004a8
 8003c5c:	08010684 	.word	0x08010684
 8003c60:	08010690 	.word	0x08010690
 8003c64:	20000743 	.word	0x20000743
 8003c68:	0801069c 	.word	0x0801069c
 8003c6c:	080106ac 	.word	0x080106ac
 8003c70:	20000798 	.word	0x20000798

08003c74 <modem_parse_string>:
 * \param[in]       dst: Destination buffer to copy revision into
 * \param[in]       dst_len: Size of destination buffer, including null terminator
 * \return          `1` on success, `0` otherwise
 */
uint8_t modem_parse_string(const char** src, char* dst, size_t dst_len)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
    const char* p = *src;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	61fb      	str	r3, [r7, #28]
    const char* rev_start = NULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61bb      	str	r3, [r7, #24]
    size_t i = 0;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]

    // Scan for "Revision: "
    while (*p != '\0') {
 8003c8e:	e054      	b.n	8003d3a <modem_parse_string+0xc6>
        if (strncmp(p, "Revision:", 9) == 0) {
 8003c90:	492e      	ldr	r1, [pc, #184]	; (8003d4c <modem_parse_string+0xd8>)
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	2209      	movs	r2, #9
 8003c96:	0018      	movs	r0, r3
 8003c98:	f009 fc38 	bl	800d50c <strncmp>
 8003c9c:	1e03      	subs	r3, r0, #0
 8003c9e:	d13d      	bne.n	8003d1c <modem_parse_string+0xa8>
            rev_start = p + 9;
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	3309      	adds	r3, #9
 8003ca4:	61bb      	str	r3, [r7, #24]

            // Skip leading whitespace
            while (*rev_start == ' ') {
 8003ca6:	e002      	b.n	8003cae <modem_parse_string+0x3a>
                ++rev_start;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	3301      	adds	r3, #1
 8003cac:	61bb      	str	r3, [r7, #24]
            while (*rev_start == ' ') {
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	2b20      	cmp	r3, #32
 8003cb4:	d0f8      	beq.n	8003ca8 <modem_parse_string+0x34>
            }

            // Copy up to newline or buffer limit
            if (dst != NULL && dst_len > 0) {
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d027      	beq.n	8003d0c <modem_parse_string+0x98>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d024      	beq.n	8003d0c <modem_parse_string+0x98>
                --dst_len;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	607b      	str	r3, [r7, #4]
                while (*rev_start != '\0' && *rev_start != '\r' && *rev_start != '\n') {
 8003cc8:	e00d      	b.n	8003ce6 <modem_parse_string+0x72>
                    if (i < dst_len) {
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d216      	bcs.n	8003d00 <modem_parse_string+0x8c>
                        dst[i++] = *rev_start++;
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	61ba      	str	r2, [r7, #24]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	1c51      	adds	r1, r2, #1
 8003cdc:	6179      	str	r1, [r7, #20]
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	188a      	adds	r2, r1, r2
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	7013      	strb	r3, [r2, #0]
                while (*rev_start != '\0' && *rev_start != '\r' && *rev_start != '\n') {
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d009      	beq.n	8003d02 <modem_parse_string+0x8e>
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	2b0d      	cmp	r3, #13
 8003cf4:	d005      	beq.n	8003d02 <modem_parse_string+0x8e>
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	2b0a      	cmp	r3, #10
 8003cfc:	d1e5      	bne.n	8003cca <modem_parse_string+0x56>
 8003cfe:	e000      	b.n	8003d02 <modem_parse_string+0x8e>
                    } else {
                        break;
 8003d00:	46c0      	nop			; (mov r8, r8)
                    }
                }
                dst[i] = '\0';
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	18d3      	adds	r3, r2, r3
 8003d08:	2200      	movs	r2, #0
 8003d0a:	701a      	strb	r2, [r3, #0]
            }

            *src = p;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	601a      	str	r2, [r3, #0]
            return 1;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e016      	b.n	8003d44 <modem_parse_string+0xd0>
        }

        // Move to next line
        while (*p != '\0' && *p != '\n') {
            ++p;
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	61fb      	str	r3, [r7, #28]
        while (*p != '\0' && *p != '\n') {
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d003      	beq.n	8003d2c <modem_parse_string+0xb8>
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b0a      	cmp	r3, #10
 8003d2a:	d1f4      	bne.n	8003d16 <modem_parse_string+0xa2>
        }
        if (*p == '\n') {
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b0a      	cmp	r3, #10
 8003d32:	d102      	bne.n	8003d3a <modem_parse_string+0xc6>
            ++p;
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	3301      	adds	r3, #1
 8003d38:	61fb      	str	r3, [r7, #28]
    while (*p != '\0') {
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1a6      	bne.n	8003c90 <modem_parse_string+0x1c>
        }
    }

    return 0; // Revision not found
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	0018      	movs	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	b008      	add	sp, #32
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	080106bc 	.word	0x080106bc

08003d50 <modem_parse_number>:
int32_t modem_parse_number(const char** str)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
    int32_t val = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]
    uint8_t minus = 0;
 8003d5c:	2313      	movs	r3, #19
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	2200      	movs	r2, #0
 8003d62:	701a      	strb	r2, [r3, #0]
    const char* p = *str;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	60fb      	str	r3, [r7, #12]

    // Skip until we find a digit or minus sign
    while (*p && !(CHAR_IS_NUM(*p) || *p == '-')) {
 8003d6a:	e002      	b.n	8003d72 <modem_parse_number+0x22>
        ++p;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	60fb      	str	r3, [r7, #12]
    while (*p && !(CHAR_IS_NUM(*p) || *p == '-')) {
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00b      	beq.n	8003d92 <modem_parse_number+0x42>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	2b2f      	cmp	r3, #47	; 0x2f
 8003d80:	d903      	bls.n	8003d8a <modem_parse_number+0x3a>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b39      	cmp	r3, #57	; 0x39
 8003d88:	d903      	bls.n	8003d92 <modem_parse_number+0x42>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	2b2d      	cmp	r3, #45	; 0x2d
 8003d90:	d1ec      	bne.n	8003d6c <modem_parse_number+0x1c>
    }

    // Handle negative sign if present
    if (*p == '-') {
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	2b2d      	cmp	r3, #45	; 0x2d
 8003d98:	d115      	bne.n	8003dc6 <modem_parse_number+0x76>
        minus = 1;
 8003d9a:	2313      	movs	r3, #19
 8003d9c:	18fb      	adds	r3, r7, r3
 8003d9e:	2201      	movs	r2, #1
 8003da0:	701a      	strb	r2, [r3, #0]
        ++p;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	3301      	adds	r3, #1
 8003da6:	60fb      	str	r3, [r7, #12]
    }

    // Parse the number
    while (CHAR_IS_NUM(*p)) {
 8003da8:	e00d      	b.n	8003dc6 <modem_parse_number+0x76>
        val = val * 10 + CHAR_TO_NUM(*p);
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	0013      	movs	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	189b      	adds	r3, r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	001a      	movs	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	3b30      	subs	r3, #48	; 0x30
 8003dbc:	18d3      	adds	r3, r2, r3
 8003dbe:	617b      	str	r3, [r7, #20]
        ++p;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]
    while (CHAR_IS_NUM(*p)) {
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b2f      	cmp	r3, #47	; 0x2f
 8003dcc:	d903      	bls.n	8003dd6 <modem_parse_number+0x86>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b39      	cmp	r3, #57	; 0x39
 8003dd4:	d9e9      	bls.n	8003daa <modem_parse_number+0x5a>
    }

    *str = p; // Save updated pointer
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	601a      	str	r2, [r3, #0]
    return minus ? -val : val;
 8003ddc:	2313      	movs	r3, #19
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <modem_parse_number+0x9c>
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	425b      	negs	r3, r3
 8003dea:	e000      	b.n	8003dee <modem_parse_number+0x9e>
 8003dec:	697b      	ldr	r3, [r7, #20]
}
 8003dee:	0018      	movs	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b006      	add	sp, #24
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b084      	sub	sp, #16
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
 8003dfe:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8003e00:	2300      	movs	r3, #0
 8003e02:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <cJSON_strdup+0x1c>
    {
        return NULL;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e019      	b.n	8003e46 <cJSON_strdup+0x50>
    }

    length = strlen((const char*)string) + sizeof("");
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7fc f977 	bl	8000108 <strlen>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	0010      	movs	r0, r2
 8003e28:	4798      	blx	r3
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	60bb      	str	r3, [r7, #8]
    if (copy == NULL)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <cJSON_strdup+0x42>
    {
        return NULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	e006      	b.n	8003e46 <cJSON_strdup+0x50>
    }
    memcpy(copy, string, length);
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f009 fca8 	bl	800d794 <memcpy>

    return copy;
 8003e44:	68bb      	ldr	r3, [r7, #8]
}
 8003e46:	0018      	movs	r0, r3
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b004      	add	sp, #16
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b084      	sub	sp, #16
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2028      	movs	r0, #40	; 0x28
 8003e5c:	4798      	blx	r3
 8003e5e:	0003      	movs	r3, r0
 8003e60:	60fb      	str	r3, [r7, #12]
    if (node)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <cJSON_New_Item+0x26>
    {
        memset(node, '\0', sizeof(cJSON));
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2228      	movs	r2, #40	; 0x28
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f009 fb36 	bl	800d4e0 <memset>
    }

    return node;
 8003e74:	68fb      	ldr	r3, [r7, #12]
}
 8003e76:	0018      	movs	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b004      	add	sp, #16
 8003e7c:	bd80      	pop	{r7, pc}
	...

08003e80 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8003e8c:	e038      	b.n	8003f00 <cJSON_Delete+0x80>
    {
        next = item->next;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	2380      	movs	r3, #128	; 0x80
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d108      	bne.n	8003eb2 <cJSON_Delete+0x32>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d004      	beq.n	8003eb2 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	0018      	movs	r0, r3
 8003eae:	f7ff ffe7 	bl	8003e80 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	2380      	movs	r3, #128	; 0x80
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d109      	bne.n	8003ed2 <cJSON_Delete+0x52>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 8003ec6:	4b12      	ldr	r3, [pc, #72]	; (8003f10 <cJSON_Delete+0x90>)
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	0018      	movs	r0, r3
 8003ed0:	4790      	blx	r2
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	2380      	movs	r3, #128	; 0x80
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4013      	ands	r3, r2
 8003edc:	d109      	bne.n	8003ef2 <cJSON_Delete+0x72>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8003ee6:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <cJSON_Delete+0x90>)
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	4790      	blx	r2
        }
        global_hooks.deallocate(item);
 8003ef2:	4b07      	ldr	r3, [pc, #28]	; (8003f10 <cJSON_Delete+0x90>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	0010      	movs	r0, r2
 8003efa:	4798      	blx	r3
        item = next;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1c3      	bne.n	8003e8e <cJSON_Delete+0xe>
    }
}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46c0      	nop			; (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b004      	add	sp, #16
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000000 	.word	0x20000000

08003f14 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8003f18:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <ensure+0x20>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d101      	bne.n	8003f44 <ensure+0x24>
    {
        return NULL;
 8003f40:	2300      	movs	r3, #0
 8003f42:	e086      	b.n	8004052 <ensure+0x132>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d007      	beq.n	8003f5c <ensure+0x3c>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d301      	bcc.n	8003f5c <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	e07a      	b.n	8004052 <ensure+0x132>
    }

    if (needed > INT_MAX)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	da01      	bge.n	8003f66 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	e075      	b.n	8004052 <ensure+0x132>
    }

    needed += p->offset + 1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	18d3      	adds	r3, r2, r3
 8003f6e:	3301      	adds	r3, #1
 8003f70:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d805      	bhi.n	8003f88 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	18d3      	adds	r3, r2, r3
 8003f86:	e064      	b.n	8004052 <ensure+0x132>
    }

    if (p->noalloc) {
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <ensure+0x74>
        return NULL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	e05e      	b.n	8004052 <ensure+0x132>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	2380      	movs	r3, #128	; 0x80
 8003f98:	05db      	lsls	r3, r3, #23
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d307      	bcc.n	8003fae <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	db02      	blt.n	8003faa <ensure+0x8a>
        {
            newsize = INT_MAX;
 8003fa4:	4b2d      	ldr	r3, [pc, #180]	; (800405c <ensure+0x13c>)
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	e004      	b.n	8003fb4 <ensure+0x94>
        }
        else
        {
            return NULL;
 8003faa:	2300      	movs	r3, #0
 8003fac:	e051      	b.n	8004052 <ensure+0x132>
        }
    }
    else
    {
        newsize = needed * 2;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d019      	beq.n	8003ff0 <ensure+0xd0>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1a      	ldr	r2, [r3, #32]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68b9      	ldr	r1, [r7, #8]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	4790      	blx	r2
 8003fca:	0003      	movs	r3, r0
 8003fcc:	60fb      	str	r3, [r7, #12]
        if (newbuffer == NULL)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d134      	bne.n	800403e <ensure+0x11e>
        {
            p->hooks.deallocate(p->buffer);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	69da      	ldr	r2, [r3, #28]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	0018      	movs	r0, r3
 8003fde:	4790      	blx	r2
            p->length = 0;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]

            return NULL;
 8003fec:	2300      	movs	r3, #0
 8003fee:	e030      	b.n	8004052 <ensure+0x132>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	0010      	movs	r0, r2
 8003ff8:	4798      	blx	r3
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	60fb      	str	r3, [r7, #12]
        if (!newbuffer)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10d      	bne.n	8004020 <ensure+0x100>
        {
            p->hooks.deallocate(p->buffer);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	69da      	ldr	r2, [r3, #28]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	0018      	movs	r0, r3
 800400e:	4790      	blx	r2
            p->length = 0;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]

            return NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	e018      	b.n	8004052 <ensure+0x132>
        }
        
        memcpy(newbuffer, p->buffer, p->offset + 1);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6819      	ldr	r1, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	0018      	movs	r0, r3
 800402e:	f009 fbb1 	bl	800d794 <memcpy>
        p->hooks.deallocate(p->buffer);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	0018      	movs	r0, r3
 800403c:	4790      	blx	r2
    }
    p->length = newsize;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	18d3      	adds	r3, r2, r3
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b004      	add	sp, #16
 8004058:	bd80      	pop	{r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	7fffffff 	.word	0x7fffffff

08004060 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8004060:	b590      	push	{r4, r7, lr}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d014      	beq.n	800409c <update_offset+0x3c>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d010      	beq.n	800409c <update_offset+0x3c>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	18d3      	adds	r3, r2, r3
 8004084:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689c      	ldr	r4, [r3, #8]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	0018      	movs	r0, r3
 800408e:	f7fc f83b 	bl	8000108 <strlen>
 8004092:	0003      	movs	r3, r0
 8004094:	18e2      	adds	r2, r4, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	609a      	str	r2, [r3, #8]
 800409a:	e000      	b.n	800409e <update_offset+0x3e>
        return;
 800409c:	46c0      	nop			; (mov r8, r8)
}
 800409e:	46bd      	mov	sp, r7
 80040a0:	b005      	add	sp, #20
 80040a2:	bd90      	pop	{r4, r7, pc}

080040a4 <reverse>:
{
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
}
void reverse(char* str, int len)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 80040ae:	2300      	movs	r3, #0
 80040b0:	617b      	str	r3, [r7, #20]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	3b01      	subs	r3, #1
 80040b6:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80040b8:	e018      	b.n	80040ec <reverse+0x48>
        temp = str[i];
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	18d3      	adds	r3, r2, r3
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	18d2      	adds	r2, r2, r3
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	18cb      	adds	r3, r1, r3
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	18d3      	adds	r3, r2, r3
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	b2d2      	uxtb	r2, r2
 80040de:	701a      	strb	r2, [r3, #0]
        i++;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	3301      	adds	r3, #1
 80040e4:	617b      	str	r3, [r7, #20]
        j--;
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	dbe2      	blt.n	80040ba <reverse+0x16>
    }
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b006      	add	sp, #24
 80040fc:	bd80      	pop	{r7, pc}

080040fe <intToStr>:
// Converts a given integer x to string str[].
// d is the number of digits required in the output.
// If d is more than the number of digits in x,
// then 0s are added at the beginning.
int intToStr(uint64_t x, char str[], int d)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b086      	sub	sp, #24
 8004102:	af00      	add	r7, sp, #0
 8004104:	60b8      	str	r0, [r7, #8]
 8004106:	60f9      	str	r1, [r7, #12]
 8004108:	607a      	str	r2, [r7, #4]
 800410a:	603b      	str	r3, [r7, #0]
    int i = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	617b      	str	r3, [r7, #20]
    while (x) {
 8004110:	e019      	b.n	8004146 <intToStr+0x48>
        str[i++] = (x % 10) + '0';
 8004112:	68b8      	ldr	r0, [r7, #8]
 8004114:	68f9      	ldr	r1, [r7, #12]
 8004116:	220a      	movs	r2, #10
 8004118:	2300      	movs	r3, #0
 800411a:	f7fc f9c5 	bl	80004a8 <__aeabi_uldivmod>
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	1c59      	adds	r1, r3, #1
 8004124:	6179      	str	r1, [r7, #20]
 8004126:	0019      	movs	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	185b      	adds	r3, r3, r1
 800412c:	3230      	adds	r2, #48	; 0x30
 800412e:	b2d2      	uxtb	r2, r2
 8004130:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 8004132:	68b8      	ldr	r0, [r7, #8]
 8004134:	68f9      	ldr	r1, [r7, #12]
 8004136:	220a      	movs	r2, #10
 8004138:	2300      	movs	r3, #0
 800413a:	f7fc f9b5 	bl	80004a8 <__aeabi_uldivmod>
 800413e:	0002      	movs	r2, r0
 8004140:	000b      	movs	r3, r1
 8004142:	60ba      	str	r2, [r7, #8]
 8004144:	60fb      	str	r3, [r7, #12]
    while (x) {
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	4313      	orrs	r3, r2
 800414c:	d1e1      	bne.n	8004112 <intToStr+0x14>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 800414e:	e007      	b.n	8004160 <intToStr+0x62>
        str[i++] = '0';
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	617a      	str	r2, [r7, #20]
 8004156:	001a      	movs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	189b      	adds	r3, r3, r2
 800415c:	2230      	movs	r2, #48	; 0x30
 800415e:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	429a      	cmp	r2, r3
 8004166:	dbf3      	blt.n	8004150 <intToStr+0x52>

    reverse(str, i);
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	0011      	movs	r1, r2
 800416e:	0018      	movs	r0, r3
 8004170:	f7ff ff98 	bl	80040a4 <reverse>
    str[i] = '\0';
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	18d3      	adds	r3, r2, r3
 800417a:	2200      	movs	r2, #0
 800417c:	701a      	strb	r2, [r3, #0]
    return i;
 800417e:	697b      	ldr	r3, [r7, #20]
}
 8004180:	0018      	movs	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	b006      	add	sp, #24
 8004186:	bd80      	pop	{r7, pc}

08004188 <Shift_array_byPosition>:
void Shift_array_byPosition(char str[], int length){ //1.4.3
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]

  while(length != 0){
 8004192:	e00b      	b.n	80041ac <Shift_array_byPosition+0x24>
	  str[length+1] = str[length];
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	18d2      	adds	r2, r2, r3
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	3301      	adds	r3, #1
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	18cb      	adds	r3, r1, r3
 80041a2:	7812      	ldrb	r2, [r2, #0]
 80041a4:	701a      	strb	r2, [r3, #0]
	  length--;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	603b      	str	r3, [r7, #0]
  while(length != 0){
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <Shift_array_byPosition+0xc>
  }
  str[length+1] = str[length];
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	18d2      	adds	r2, r2, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	3301      	adds	r3, #1
 80041bc:	6879      	ldr	r1, [r7, #4]
 80041be:	18cb      	adds	r3, r1, r3
 80041c0:	7812      	ldrb	r2, [r2, #0]
 80041c2:	701a      	strb	r2, [r3, #0]
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b002      	add	sp, #8
 80041ca:	bd80      	pop	{r7, pc}

080041cc <print_number>:
        intToStr((int)fpart, res + i + 1, afterpoint);
    }
}
/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80041cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ce:	b097      	sub	sp, #92	; 0x5c
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6178      	str	r0, [r7, #20]
 80041d4:	6139      	str	r1, [r7, #16]
    unsigned char *output_pointer = NULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    double d = item->valuedouble;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	69db      	ldr	r3, [r3, #28]
 80041e0:	643a      	str	r2, [r7, #64]	; 0x40
 80041e2:	647b      	str	r3, [r7, #68]	; 0x44
    uint64_t longInt_d=d;
 80041e4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80041e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80041e8:	f7fc f9ba 	bl	8000560 <__aeabi_d2ulz>
 80041ec:	0002      	movs	r2, r0
 80041ee:	000b      	movs	r3, r1
 80041f0:	63ba      	str	r2, [r7, #56]	; 0x38
 80041f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    int length = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	657b      	str	r3, [r7, #84]	; 0x54
    size_t i = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	653b      	str	r3, [r7, #80]	; 0x50
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 80041fc:	230c      	movs	r3, #12
 80041fe:	2610      	movs	r6, #16
 8004200:	199b      	adds	r3, r3, r6
 8004202:	19db      	adds	r3, r3, r7
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	3304      	adds	r3, #4
 800420a:	2216      	movs	r2, #22
 800420c:	2100      	movs	r1, #0
 800420e:	0018      	movs	r0, r3
 8004210:	f009 f966 	bl	800d4e0 <memset>
    unsigned char decimal_point = get_decimal_point();
 8004214:	2327      	movs	r3, #39	; 0x27
 8004216:	199b      	adds	r3, r3, r6
 8004218:	19de      	adds	r6, r3, r7
 800421a:	f7ff fe7b 	bl	8003f14 <get_decimal_point>
 800421e:	0003      	movs	r3, r0
 8004220:	7033      	strb	r3, [r6, #0]

    if (output_buffer == NULL)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <print_number+0x60>
    {
        return false;
 8004228:	2300      	movs	r3, #0
 800422a:	e144      	b.n	80044b6 <print_number+0x2ea>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800422c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800422e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004230:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004232:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004234:	f7fe f848 	bl	80022c8 <__aeabi_dcmpun>
 8004238:	1e03      	subs	r3, r0, #0
 800423a:	d120      	bne.n	800427e <print_number+0xb2>
 800423c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800423e:	001c      	movs	r4, r3
 8004240:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	085d      	lsrs	r5, r3, #1
 8004246:	2301      	movs	r3, #1
 8004248:	1c1e      	adds	r6, r3, #0
 800424a:	2201      	movs	r2, #1
 800424c:	4252      	negs	r2, r2
 800424e:	4b9c      	ldr	r3, [pc, #624]	; (80044c0 <print_number+0x2f4>)
 8004250:	0020      	movs	r0, r4
 8004252:	0029      	movs	r1, r5
 8004254:	f7fe f838 	bl	80022c8 <__aeabi_dcmpun>
 8004258:	1e03      	subs	r3, r0, #0
 800425a:	d10a      	bne.n	8004272 <print_number+0xa6>
 800425c:	2201      	movs	r2, #1
 800425e:	4252      	negs	r2, r2
 8004260:	4b97      	ldr	r3, [pc, #604]	; (80044c0 <print_number+0x2f4>)
 8004262:	0020      	movs	r0, r4
 8004264:	0029      	movs	r1, r5
 8004266:	f7fc f901 	bl	800046c <__aeabi_dcmple>
 800426a:	1e03      	subs	r3, r0, #0
 800426c:	d101      	bne.n	8004272 <print_number+0xa6>
 800426e:	2300      	movs	r3, #0
 8004270:	1c1e      	adds	r6, r3, #0
 8004272:	b2f3      	uxtb	r3, r6
 8004274:	2201      	movs	r2, #1
 8004276:	4053      	eors	r3, r2
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00b      	beq.n	8004296 <print_number+0xca>
    {
        length = sprintf((char*)number_buffer, "null");
 800427e:	4a91      	ldr	r2, [pc, #580]	; (80044c4 <print_number+0x2f8>)
 8004280:	230c      	movs	r3, #12
 8004282:	2110      	movs	r1, #16
 8004284:	185b      	adds	r3, r3, r1
 8004286:	19db      	adds	r3, r3, r7
 8004288:	0011      	movs	r1, r2
 800428a:	0018      	movs	r0, r3
 800428c:	f009 f8bc 	bl	800d408 <siprintf>
 8004290:	0003      	movs	r3, r0
 8004292:	657b      	str	r3, [r7, #84]	; 0x54
 8004294:	e0c5      	b.n	8004422 <print_number+0x256>
//        	ftoa_new(d, number_buffer,3);
//    	}
//    	length=strlen(number_buffer);


		if(d==0)
 8004296:	2200      	movs	r2, #0
 8004298:	2300      	movs	r3, #0
 800429a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800429c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800429e:	f7fc f8d5 	bl	800044c <__aeabi_dcmpeq>
 80042a2:	1e03      	subs	r3, r0, #0
 80042a4:	d006      	beq.n	80042b4 <print_number+0xe8>
		{
			number_buffer[0]='0';
 80042a6:	230c      	movs	r3, #12
 80042a8:	2210      	movs	r2, #16
 80042aa:	189b      	adds	r3, r3, r2
 80042ac:	19db      	adds	r3, r3, r7
 80042ae:	2230      	movs	r2, #48	; 0x30
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e0ad      	b.n	8004410 <print_number+0x244>
		}
		else if((longInt_d-d)==0)
 80042b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80042b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042b8:	f7fc f986 	bl	80005c8 <__aeabi_ul2d>
 80042bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80042be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042c0:	f7fd fc80 	bl	8001bc4 <__aeabi_dsub>
 80042c4:	0002      	movs	r2, r0
 80042c6:	000b      	movs	r3, r1
 80042c8:	0010      	movs	r0, r2
 80042ca:	0019      	movs	r1, r3
 80042cc:	2200      	movs	r2, #0
 80042ce:	2300      	movs	r3, #0
 80042d0:	f7fc f8bc 	bl	800044c <__aeabi_dcmpeq>
 80042d4:	1e03      	subs	r3, r0, #0
 80042d6:	d009      	beq.n	80042ec <print_number+0x120>
		{
			intToStr((uint64_t)longInt_d, (char*)number_buffer, 0);
 80042d8:	230c      	movs	r3, #12
 80042da:	2210      	movs	r2, #16
 80042dc:	189b      	adds	r3, r3, r2
 80042de:	19da      	adds	r2, r3, r7
 80042e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80042e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042e4:	2300      	movs	r3, #0
 80042e6:	f7ff ff0a 	bl	80040fe <intToStr>
 80042ea:	e091      	b.n	8004410 <print_number+0x244>
		}
		else if (d < 0)
 80042ec:	2200      	movs	r2, #0
 80042ee:	2300      	movs	r3, #0
 80042f0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80042f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80042f4:	f7fc f8b0 	bl	8000458 <__aeabi_dcmplt>
 80042f8:	1e03      	subs	r3, r0, #0
 80042fa:	d06a      	beq.n	80043d2 <print_number+0x206>
		{
			d = d * (-1);
 80042fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042fe:	60bb      	str	r3, [r7, #8]
 8004300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004302:	2280      	movs	r2, #128	; 0x80
 8004304:	0612      	lsls	r2, r2, #24
 8004306:	405a      	eors	r2, r3
 8004308:	60fa      	str	r2, [r7, #12]
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	68fc      	ldr	r4, [r7, #12]
 800430e:	643b      	str	r3, [r7, #64]	; 0x40
 8004310:	647c      	str	r4, [r7, #68]	; 0x44
			longInt_d = d;
 8004312:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004314:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004316:	f7fc f923 	bl	8000560 <__aeabi_d2ulz>
 800431a:	0002      	movs	r2, r0
 800431c:	000b      	movs	r3, r1
 800431e:	63ba      	str	r2, [r7, #56]	; 0x38
 8004320:	63fb      	str	r3, [r7, #60]	; 0x3c
			if((longInt_d-d)==0)
 8004322:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004324:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004326:	f7fc f94f 	bl	80005c8 <__aeabi_ul2d>
 800432a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800432c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800432e:	f7fd fc49 	bl	8001bc4 <__aeabi_dsub>
 8004332:	0002      	movs	r2, r0
 8004334:	000b      	movs	r3, r1
 8004336:	0010      	movs	r0, r2
 8004338:	0019      	movs	r1, r3
 800433a:	2200      	movs	r2, #0
 800433c:	2300      	movs	r3, #0
 800433e:	f7fc f885 	bl	800044c <__aeabi_dcmpeq>
 8004342:	1e03      	subs	r3, r0, #0
 8004344:	d01a      	beq.n	800437c <print_number+0x1b0>
			{
				intToStr((uint64_t)longInt_d,(char*)number_buffer, 0);
 8004346:	240c      	movs	r4, #12
 8004348:	2510      	movs	r5, #16
 800434a:	1963      	adds	r3, r4, r5
 800434c:	19da      	adds	r2, r3, r7
 800434e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004350:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004352:	2300      	movs	r3, #0
 8004354:	f7ff fed3 	bl	80040fe <intToStr>
				Shift_array_byPosition((char*)number_buffer,strlen((const char *)number_buffer));
 8004358:	1963      	adds	r3, r4, r5
 800435a:	19db      	adds	r3, r3, r7
 800435c:	0018      	movs	r0, r3
 800435e:	f7fb fed3 	bl	8000108 <strlen>
 8004362:	0003      	movs	r3, r0
 8004364:	001a      	movs	r2, r3
 8004366:	1963      	adds	r3, r4, r5
 8004368:	19db      	adds	r3, r3, r7
 800436a:	0011      	movs	r1, r2
 800436c:	0018      	movs	r0, r3
 800436e:	f7ff ff0b 	bl	8004188 <Shift_array_byPosition>
				number_buffer[0]='-';
 8004372:	1963      	adds	r3, r4, r5
 8004374:	19db      	adds	r3, r3, r7
 8004376:	222d      	movs	r2, #45	; 0x2d
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	e049      	b.n	8004410 <print_number+0x244>
			}
			else
			{
				d = d * (-1);
 800437c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004382:	2280      	movs	r2, #128	; 0x80
 8004384:	0612      	lsls	r2, r2, #24
 8004386:	405a      	eors	r2, r3
 8004388:	607a      	str	r2, [r7, #4]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	687c      	ldr	r4, [r7, #4]
 800438e:	643b      	str	r3, [r7, #64]	; 0x40
 8004390:	647c      	str	r4, [r7, #68]	; 0x44
				if(d > 0x7FFFFFFFFFFFFFFF) // for convert Exponent format  || ticket : https://cimcondigital.atlassian.net/browse/IRTU6000PP-35
 8004392:	2200      	movs	r2, #0
 8004394:	4b4c      	ldr	r3, [pc, #304]	; (80044c8 <print_number+0x2fc>)
 8004396:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004398:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800439a:	f7fc f871 	bl	8000480 <__aeabi_dcmpgt>
 800439e:	1e03      	subs	r3, r0, #0
 80043a0:	d00b      	beq.n	80043ba <print_number+0x1ee>
				{
					length = sprintf((char*)number_buffer, "%2.3f", d);
 80043a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043a6:	4949      	ldr	r1, [pc, #292]	; (80044cc <print_number+0x300>)
 80043a8:	200c      	movs	r0, #12
 80043aa:	2410      	movs	r4, #16
 80043ac:	1900      	adds	r0, r0, r4
 80043ae:	19c0      	adds	r0, r0, r7
 80043b0:	f009 f82a 	bl	800d408 <siprintf>
 80043b4:	0003      	movs	r3, r0
 80043b6:	657b      	str	r3, [r7, #84]	; 0x54
 80043b8:	e02a      	b.n	8004410 <print_number+0x244>
				}
				else
				{
					length = sprintf((char*)number_buffer, "%e", d);
 80043ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043be:	4944      	ldr	r1, [pc, #272]	; (80044d0 <print_number+0x304>)
 80043c0:	200c      	movs	r0, #12
 80043c2:	2410      	movs	r4, #16
 80043c4:	1900      	adds	r0, r0, r4
 80043c6:	19c0      	adds	r0, r0, r7
 80043c8:	f009 f81e 	bl	800d408 <siprintf>
 80043cc:	0003      	movs	r3, r0
 80043ce:	657b      	str	r3, [r7, #84]	; 0x54
 80043d0:	e01e      	b.n	8004410 <print_number+0x244>
				//number_buffer[0]='-';
			}
		}
		else
		{
			if(d < 0x7FFFFFFFFFFFFFFF) // for convert Exponent format  || ticket : https://cimcondigital.atlassian.net/browse/IRTU6000PP-35
 80043d2:	2200      	movs	r2, #0
 80043d4:	4b3c      	ldr	r3, [pc, #240]	; (80044c8 <print_number+0x2fc>)
 80043d6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80043d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043da:	f7fc f83d 	bl	8000458 <__aeabi_dcmplt>
 80043de:	1e03      	subs	r3, r0, #0
 80043e0:	d00b      	beq.n	80043fa <print_number+0x22e>
			{
				length = sprintf((char*)number_buffer, "%2.3f", d);
 80043e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043e6:	4939      	ldr	r1, [pc, #228]	; (80044cc <print_number+0x300>)
 80043e8:	200c      	movs	r0, #12
 80043ea:	2410      	movs	r4, #16
 80043ec:	1900      	adds	r0, r0, r4
 80043ee:	19c0      	adds	r0, r0, r7
 80043f0:	f009 f80a 	bl	800d408 <siprintf>
 80043f4:	0003      	movs	r3, r0
 80043f6:	657b      	str	r3, [r7, #84]	; 0x54
 80043f8:	e00a      	b.n	8004410 <print_number+0x244>
			}
			else
			{
				length = sprintf((char*)number_buffer, "%e", d);  // for convert to Exponential foam
 80043fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043fe:	4934      	ldr	r1, [pc, #208]	; (80044d0 <print_number+0x304>)
 8004400:	200c      	movs	r0, #12
 8004402:	2410      	movs	r4, #16
 8004404:	1900      	adds	r0, r0, r4
 8004406:	19c0      	adds	r0, r0, r7
 8004408:	f008 fffe 	bl	800d408 <siprintf>
 800440c:	0003      	movs	r3, r0
 800440e:	657b      	str	r3, [r7, #84]	; 0x54
			}
			//ftoa_new(d, number_buffer,3);
		}
		length=strlen((const char *)number_buffer);
 8004410:	230c      	movs	r3, #12
 8004412:	2210      	movs	r2, #16
 8004414:	189b      	adds	r3, r3, r2
 8004416:	19db      	adds	r3, r3, r7
 8004418:	0018      	movs	r0, r3
 800441a:	f7fb fe75 	bl	8000108 <strlen>
 800441e:	0003      	movs	r3, r0
 8004420:	657b      	str	r3, [r7, #84]	; 0x54
//            length = sprintf((char*)number_buffer, "%lf", d);
//        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8004422:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004424:	2b00      	cmp	r3, #0
 8004426:	db02      	blt.n	800442e <print_number+0x262>
 8004428:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800442a:	2b19      	cmp	r3, #25
 800442c:	dd01      	ble.n	8004432 <print_number+0x266>
    {
        return false;
 800442e:	2300      	movs	r3, #0
 8004430:	e041      	b.n	80044b6 <print_number+0x2ea>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8004432:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004434:	1c5a      	adds	r2, r3, #1
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	0011      	movs	r1, r2
 800443a:	0018      	movs	r0, r3
 800443c:	f7ff fd70 	bl	8003f20 <ensure>
 8004440:	0003      	movs	r3, r0
 8004442:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (output_pointer == NULL)
 8004444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <print_number+0x282>
    {
        return false;
 800444a:	2300      	movs	r3, #0
 800444c:	e033      	b.n	80044b6 <print_number+0x2ea>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800444e:	2300      	movs	r3, #0
 8004450:	653b      	str	r3, [r7, #80]	; 0x50
 8004452:	e020      	b.n	8004496 <print_number+0x2ca>
    {
        if (number_buffer[i] == decimal_point)
 8004454:	230c      	movs	r3, #12
 8004456:	2110      	movs	r1, #16
 8004458:	185b      	adds	r3, r3, r1
 800445a:	19da      	adds	r2, r3, r7
 800445c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800445e:	18d3      	adds	r3, r2, r3
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	2227      	movs	r2, #39	; 0x27
 8004464:	1852      	adds	r2, r2, r1
 8004466:	19d2      	adds	r2, r2, r7
 8004468:	7812      	ldrb	r2, [r2, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d105      	bne.n	800447a <print_number+0x2ae>
        {
            output_pointer[i] = '.';
 800446e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004472:	18d3      	adds	r3, r2, r3
 8004474:	222e      	movs	r2, #46	; 0x2e
 8004476:	701a      	strb	r2, [r3, #0]
            continue;
 8004478:	e00a      	b.n	8004490 <print_number+0x2c4>
        }

        output_pointer[i] = number_buffer[i];
 800447a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800447c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800447e:	18d3      	adds	r3, r2, r3
 8004480:	220c      	movs	r2, #12
 8004482:	2110      	movs	r1, #16
 8004484:	1852      	adds	r2, r2, r1
 8004486:	19d1      	adds	r1, r2, r7
 8004488:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800448a:	188a      	adds	r2, r1, r2
 800448c:	7812      	ldrb	r2, [r2, #0]
 800448e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8004490:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004492:	3301      	adds	r3, #1
 8004494:	653b      	str	r3, [r7, #80]	; 0x50
 8004496:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004498:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800449a:	429a      	cmp	r2, r3
 800449c:	d3da      	bcc.n	8004454 <print_number+0x288>
    }
    output_pointer[i] = '\0';
 800449e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044a2:	18d3      	adds	r3, r2, r3
 80044a4:	2200      	movs	r2, #0
 80044a6:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044ae:	18d2      	adds	r2, r2, r3
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	609a      	str	r2, [r3, #8]

    return true;
 80044b4:	2301      	movs	r3, #1
}
 80044b6:	0018      	movs	r0, r3
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b017      	add	sp, #92	; 0x5c
 80044bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	7fefffff 	.word	0x7fefffff
 80044c4:	080106d4 	.word	0x080106d4
 80044c8:	43e00000 	.word	0x43e00000
 80044cc:	080106dc 	.word	0x080106dc
 80044d0:	080106e4 	.word	0x080106e4

080044d4 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <print_string_ptr+0x28>
    {
        return false;
 80044f8:	2300      	movs	r3, #0
 80044fa:	e0e0      	b.n	80046be <print_string_ptr+0x1ea>
    }

    /* empty string */
    if (input == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d115      	bne.n	800452e <print_string_ptr+0x5a>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2103      	movs	r1, #3
 8004506:	0018      	movs	r0, r3
 8004508:	f7ff fd0a 	bl	8003f20 <ensure>
 800450c:	0003      	movs	r3, r0
 800450e:	613b      	str	r3, [r7, #16]
        if (output == NULL)
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <print_string_ptr+0x46>
        {
            return false;
 8004516:	2300      	movs	r3, #0
 8004518:	e0d1      	b.n	80046be <print_string_ptr+0x1ea>
        }
        strcpy((char*)output, "\"\"");
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4b6a      	ldr	r3, [pc, #424]	; (80046c8 <print_string_ptr+0x1f4>)
 800451e:	0010      	movs	r0, r2
 8004520:	0019      	movs	r1, r3
 8004522:	2303      	movs	r3, #3
 8004524:	001a      	movs	r2, r3
 8004526:	f009 f935 	bl	800d794 <memcpy>

        return true;
 800452a:	2301      	movs	r3, #1
 800452c:	e0c7      	b.n	80046be <print_string_ptr+0x1ea>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	61fb      	str	r3, [r7, #28]
 8004532:	e022      	b.n	800457a <print_string_ptr+0xa6>
    {
        switch (*input_pointer)
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b22      	cmp	r3, #34	; 0x22
 800453a:	dc0d      	bgt.n	8004558 <print_string_ptr+0x84>
 800453c:	2b08      	cmp	r3, #8
 800453e:	db11      	blt.n	8004564 <print_string_ptr+0x90>
 8004540:	3b08      	subs	r3, #8
 8004542:	4a62      	ldr	r2, [pc, #392]	; (80046cc <print_string_ptr+0x1f8>)
 8004544:	40da      	lsrs	r2, r3
 8004546:	0013      	movs	r3, r2
 8004548:	2201      	movs	r2, #1
 800454a:	4013      	ands	r3, r2
 800454c:	1e5a      	subs	r2, r3, #1
 800454e:	4193      	sbcs	r3, r2
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d102      	bne.n	800455c <print_string_ptr+0x88>
 8004556:	e005      	b.n	8004564 <print_string_ptr+0x90>
 8004558:	2b5c      	cmp	r3, #92	; 0x5c
 800455a:	d103      	bne.n	8004564 <print_string_ptr+0x90>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	3301      	adds	r3, #1
 8004560:	617b      	str	r3, [r7, #20]
                break;
 8004562:	e007      	b.n	8004574 <print_string_ptr+0xa0>
            default:
                if (*input_pointer < 32)
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b1f      	cmp	r3, #31
 800456a:	d802      	bhi.n	8004572 <print_string_ptr+0x9e>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	3305      	adds	r3, #5
 8004570:	617b      	str	r3, [r7, #20]
                }
                break;
 8004572:	46c0      	nop			; (mov r8, r8)
    for (input_pointer = input; *input_pointer; input_pointer++)
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	3301      	adds	r3, #1
 8004578:	61fb      	str	r3, [r7, #28]
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1d8      	bne.n	8004534 <print_string_ptr+0x60>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	001a      	movs	r2, r3
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	189b      	adds	r3, r3, r2
 800458e:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	1cda      	adds	r2, r3, #3
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	0011      	movs	r1, r2
 8004598:	0018      	movs	r0, r3
 800459a:	f7ff fcc1 	bl	8003f20 <ensure>
 800459e:	0003      	movs	r3, r0
 80045a0:	613b      	str	r3, [r7, #16]
    if (output == NULL)
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <print_string_ptr+0xd8>
    {
        return false;
 80045a8:	2300      	movs	r3, #0
 80045aa:	e088      	b.n	80046be <print_string_ptr+0x1ea>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d117      	bne.n	80045e2 <print_string_ptr+0x10e>
    {
        output[0] = '\"';
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	2222      	movs	r2, #34	; 0x22
 80045b6:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	3301      	adds	r3, #1
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	0018      	movs	r0, r3
 80045c2:	f009 f8e7 	bl	800d794 <memcpy>
        output[output_length + 1] = '\"';
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	3301      	adds	r3, #1
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	18d3      	adds	r3, r2, r3
 80045ce:	2222      	movs	r2, #34	; 0x22
 80045d0:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	3302      	adds	r3, #2
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	18d3      	adds	r3, r2, r3
 80045da:	2200      	movs	r2, #0
 80045dc:	701a      	strb	r2, [r3, #0]

        return true;
 80045de:	2301      	movs	r3, #1
 80045e0:	e06d      	b.n	80046be <print_string_ptr+0x1ea>
    }

    output[0] = '\"';
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	2222      	movs	r2, #34	; 0x22
 80045e6:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	3301      	adds	r3, #1
 80045ec:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	61fb      	str	r3, [r7, #28]
 80045f2:	e053      	b.n	800469c <print_string_ptr+0x1c8>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b1f      	cmp	r3, #31
 80045fa:	d90c      	bls.n	8004616 <print_string_ptr+0x142>
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b22      	cmp	r3, #34	; 0x22
 8004602:	d008      	beq.n	8004616 <print_string_ptr+0x142>
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b5c      	cmp	r3, #92	; 0x5c
 800460a:	d004      	beq.n	8004616 <print_string_ptr+0x142>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	781a      	ldrb	r2, [r3, #0]
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	701a      	strb	r2, [r3, #0]
 8004614:	e03c      	b.n	8004690 <print_string_ptr+0x1bc>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	61ba      	str	r2, [r7, #24]
 800461c:	225c      	movs	r2, #92	; 0x5c
 800461e:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b22      	cmp	r3, #34	; 0x22
 8004626:	dc09      	bgt.n	800463c <print_string_ptr+0x168>
 8004628:	2b08      	cmp	r3, #8
 800462a:	db25      	blt.n	8004678 <print_string_ptr+0x1a4>
 800462c:	3b08      	subs	r3, #8
 800462e:	2b1a      	cmp	r3, #26
 8004630:	d822      	bhi.n	8004678 <print_string_ptr+0x1a4>
 8004632:	009a      	lsls	r2, r3, #2
 8004634:	4b26      	ldr	r3, [pc, #152]	; (80046d0 <print_string_ptr+0x1fc>)
 8004636:	18d3      	adds	r3, r2, r3
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	469f      	mov	pc, r3
 800463c:	2b5c      	cmp	r3, #92	; 0x5c
 800463e:	d11b      	bne.n	8004678 <print_string_ptr+0x1a4>
            {
                case '\\':
                    *output_pointer = '\\';
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	225c      	movs	r2, #92	; 0x5c
 8004644:	701a      	strb	r2, [r3, #0]
                    break;
 8004646:	e023      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\"':
                    *output_pointer = '\"';
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	2222      	movs	r2, #34	; 0x22
 800464c:	701a      	strb	r2, [r3, #0]
                    break;
 800464e:	e01f      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\b':
                    *output_pointer = 'b';
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	2262      	movs	r2, #98	; 0x62
 8004654:	701a      	strb	r2, [r3, #0]
                    break;
 8004656:	e01b      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\f':
                    *output_pointer = 'f';
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	2266      	movs	r2, #102	; 0x66
 800465c:	701a      	strb	r2, [r3, #0]
                    break;
 800465e:	e017      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\n':
                    *output_pointer = 'n';
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	226e      	movs	r2, #110	; 0x6e
 8004664:	701a      	strb	r2, [r3, #0]
                    break;
 8004666:	e013      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\r':
                    *output_pointer = 'r';
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	2272      	movs	r2, #114	; 0x72
 800466c:	701a      	strb	r2, [r3, #0]
                    break;
 800466e:	e00f      	b.n	8004690 <print_string_ptr+0x1bc>
                case '\t':
                    *output_pointer = 't';
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	2274      	movs	r2, #116	; 0x74
 8004674:	701a      	strb	r2, [r3, #0]
                    break;
 8004676:	e00b      	b.n	8004690 <print_string_ptr+0x1bc>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	001a      	movs	r2, r3
 800467e:	4915      	ldr	r1, [pc, #84]	; (80046d4 <print_string_ptr+0x200>)
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	0018      	movs	r0, r3
 8004684:	f008 fec0 	bl	800d408 <siprintf>
                    output_pointer += 4;
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	3304      	adds	r3, #4
 800468c:	61bb      	str	r3, [r7, #24]
                    break;
 800468e:	46c0      	nop			; (mov r8, r8)
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	3301      	adds	r3, #1
 8004694:	61fb      	str	r3, [r7, #28]
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	3301      	adds	r3, #1
 800469a:	61bb      	str	r3, [r7, #24]
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1a7      	bne.n	80045f4 <print_string_ptr+0x120>
            }
        }
    }
    output[output_length + 1] = '\"';
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	3301      	adds	r3, #1
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	18d3      	adds	r3, r2, r3
 80046ac:	2222      	movs	r2, #34	; 0x22
 80046ae:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3302      	adds	r3, #2
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	18d3      	adds	r3, r2, r3
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]

    return true;
 80046bc:	2301      	movs	r3, #1
}
 80046be:	0018      	movs	r0, r3
 80046c0:	46bd      	mov	sp, r7
 80046c2:	b008      	add	sp, #32
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	080106e8 	.word	0x080106e8
 80046cc:	04000037 	.word	0x04000037
 80046d0:	08010958 	.word	0x08010958
 80046d4:	080106ec 	.word	0x080106ec

080046d8 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	0011      	movs	r1, r2
 80046ea:	0018      	movs	r0, r3
 80046ec:	f7ff fef2 	bl	80044d4 <print_string_ptr>
 80046f0:	0003      	movs	r3, r0
}
 80046f2:	0018      	movs	r0, r3
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b002      	add	sp, #8
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80046fc:	b5b0      	push	{r4, r5, r7, lr}
 80046fe:	b08e      	sub	sp, #56	; 0x38
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8004708:	2300      	movs	r3, #0
 800470a:	637b      	str	r3, [r7, #52]	; 0x34

    memset(buffer, 0, sizeof(buffer));
 800470c:	2410      	movs	r4, #16
 800470e:	193b      	adds	r3, r7, r4
 8004710:	2224      	movs	r2, #36	; 0x24
 8004712:	2100      	movs	r1, #0
 8004714:	0018      	movs	r0, r3
 8004716:	f008 fee3 	bl	800d4e0 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	4b42      	ldr	r3, [pc, #264]	; (8004828 <print+0x12c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	0018      	movs	r0, r3
 8004724:	4790      	blx	r2
 8004726:	0002      	movs	r2, r0
 8004728:	193b      	adds	r3, r7, r4
 800472a:	601a      	str	r2, [r3, #0]
    buffer->length = default_buffer_size;
 800472c:	4b3e      	ldr	r3, [pc, #248]	; (8004828 <print+0x12c>)
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	193b      	adds	r3, r7, r4
 8004732:	605a      	str	r2, [r3, #4]
    buffer->format = format;
 8004734:	0025      	movs	r5, r4
 8004736:	193b      	adds	r3, r7, r4
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	615a      	str	r2, [r3, #20]
    buffer->hooks = *hooks;
 800473c:	197b      	adds	r3, r7, r5
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	3318      	adds	r3, #24
 8004742:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004744:	c313      	stmia	r3!, {r0, r1, r4}
    if (buffer->buffer == NULL)
 8004746:	002c      	movs	r4, r5
 8004748:	193b      	adds	r3, r7, r4
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d04c      	beq.n	80047ea <print+0xee>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 8004750:	193a      	adds	r2, r7, r4
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	0011      	movs	r1, r2
 8004756:	0018      	movs	r0, r3
 8004758:	f000 f87a 	bl	8004850 <print_value>
 800475c:	1e03      	subs	r3, r0, #0
 800475e:	d046      	beq.n	80047ee <print+0xf2>
    {
        goto fail;
    }
    update_offset(buffer);
 8004760:	193b      	adds	r3, r7, r4
 8004762:	0018      	movs	r0, r3
 8004764:	f7ff fc7c 	bl	8004060 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d011      	beq.n	8004794 <print+0x98>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	193b      	adds	r3, r7, r4
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	193b      	adds	r3, r7, r4
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	3301      	adds	r3, #1
 800477e:	0019      	movs	r1, r3
 8004780:	4790      	blx	r2
 8004782:	0003      	movs	r3, r0
 8004784:	637b      	str	r3, [r7, #52]	; 0x34
        if (printed == NULL) {
 8004786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004788:	2b00      	cmp	r3, #0
 800478a:	d032      	beq.n	80047f2 <print+0xf6>
            goto fail;
        }
        buffer->buffer = NULL;
 800478c:	193b      	adds	r3, r7, r4
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]
 8004792:	e028      	b.n	80047e6 <print+0xea>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	2410      	movs	r4, #16
 800479a:	193b      	adds	r3, r7, r4
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	3301      	adds	r3, #1
 80047a0:	0018      	movs	r0, r3
 80047a2:	4790      	blx	r2
 80047a4:	0003      	movs	r3, r0
 80047a6:	637b      	str	r3, [r7, #52]	; 0x34
        if (printed == NULL)
 80047a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d023      	beq.n	80047f6 <print+0xfa>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80047ae:	193b      	adds	r3, r7, r4
 80047b0:	6819      	ldr	r1, [r3, #0]
 80047b2:	193b      	adds	r3, r7, r4
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	1c58      	adds	r0, r3, #1
 80047b8:	193b      	adds	r3, r7, r4
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	0003      	movs	r3, r0
 80047be:	4293      	cmp	r3, r2
 80047c0:	d900      	bls.n	80047c4 <print+0xc8>
 80047c2:	0013      	movs	r3, r2
 80047c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80047c6:	001a      	movs	r2, r3
 80047c8:	f008 ffe4 	bl	800d794 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80047cc:	2110      	movs	r1, #16
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047d4:	18d3      	adds	r3, r2, r3
 80047d6:	2200      	movs	r2, #0
 80047d8:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	187b      	adds	r3, r7, r1
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	0018      	movs	r0, r3
 80047e4:	4790      	blx	r2
    }

    return printed;
 80047e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e8:	e01a      	b.n	8004820 <print+0x124>
        goto fail;
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	e004      	b.n	80047f8 <print+0xfc>
        goto fail;
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	e002      	b.n	80047f8 <print+0xfc>
            goto fail;
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	e000      	b.n	80047f8 <print+0xfc>
            goto fail;
 80047f6:	46c0      	nop			; (mov r8, r8)

fail:
    if (buffer->buffer != NULL)
 80047f8:	2110      	movs	r1, #16
 80047fa:	187b      	adds	r3, r7, r1
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <print+0x112>
    {
        hooks->deallocate(buffer->buffer);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	187b      	adds	r3, r7, r1
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	0018      	movs	r0, r3
 800480c:	4790      	blx	r2
    }

    if (printed != NULL)
 800480e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004810:	2b00      	cmp	r3, #0
 8004812:	d004      	beq.n	800481e <print+0x122>
    {
        hooks->deallocate(printed);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800481a:	0010      	movs	r0, r2
 800481c:	4798      	blx	r3
    }

    return NULL;
 800481e:	2300      	movs	r3, #0
}
 8004820:	0018      	movs	r0, r3
 8004822:	46bd      	mov	sp, r7
 8004824:	b00e      	add	sp, #56	; 0x38
 8004826:	bdb0      	pop	{r4, r5, r7, pc}
 8004828:	08010a48 	.word	0x08010a48

0800482c <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 8004834:	4a05      	ldr	r2, [pc, #20]	; (800484c <cJSON_Print+0x20>)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2101      	movs	r1, #1
 800483a:	0018      	movs	r0, r3
 800483c:	f7ff ff5e 	bl	80046fc <print>
 8004840:	0003      	movs	r3, r0
}
 8004842:	0018      	movs	r0, r3
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	20000000 	.word	0x20000000

08004850 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <print_value+0x1a>
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <print_value+0x1e>
    {
        return false;
 800486a:	2300      	movs	r3, #0
 800486c:	e0a1      	b.n	80049b2 <print_value+0x162>
    }

    switch ((item->type) & 0xFF)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	22ff      	movs	r2, #255	; 0xff
 8004874:	4013      	ands	r3, r2
 8004876:	2b80      	cmp	r3, #128	; 0x80
 8004878:	d05c      	beq.n	8004934 <print_value+0xe4>
 800487a:	dd00      	ble.n	800487e <print_value+0x2e>
 800487c:	e098      	b.n	80049b0 <print_value+0x160>
 800487e:	2b20      	cmp	r3, #32
 8004880:	dc0a      	bgt.n	8004898 <print_value+0x48>
 8004882:	2b00      	cmp	r3, #0
 8004884:	dc00      	bgt.n	8004888 <print_value+0x38>
 8004886:	e093      	b.n	80049b0 <print_value+0x160>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d900      	bls.n	800488e <print_value+0x3e>
 800488c:	e090      	b.n	80049b0 <print_value+0x160>
 800488e:	009a      	lsls	r2, r3, #2
 8004890:	4b4a      	ldr	r3, [pc, #296]	; (80049bc <print_value+0x16c>)
 8004892:	18d3      	adds	r3, r2, r3
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	469f      	mov	pc, r3
 8004898:	2b40      	cmp	r3, #64	; 0x40
 800489a:	d100      	bne.n	800489e <print_value+0x4e>
 800489c:	e080      	b.n	80049a0 <print_value+0x150>
 800489e:	e087      	b.n	80049b0 <print_value+0x160>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2105      	movs	r1, #5
 80048a4:	0018      	movs	r0, r3
 80048a6:	f7ff fb3b 	bl	8003f20 <ensure>
 80048aa:	0003      	movs	r3, r0
 80048ac:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <print_value+0x68>
            {
                return false;
 80048b4:	2300      	movs	r3, #0
 80048b6:	e07c      	b.n	80049b2 <print_value+0x162>
            }
            strcpy((char*)output, "null");
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4b41      	ldr	r3, [pc, #260]	; (80049c0 <print_value+0x170>)
 80048bc:	0010      	movs	r0, r2
 80048be:	0019      	movs	r1, r3
 80048c0:	2305      	movs	r3, #5
 80048c2:	001a      	movs	r2, r3
 80048c4:	f008 ff66 	bl	800d794 <memcpy>
            return true;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e072      	b.n	80049b2 <print_value+0x162>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2106      	movs	r1, #6
 80048d0:	0018      	movs	r0, r3
 80048d2:	f7ff fb25 	bl	8003f20 <ensure>
 80048d6:	0003      	movs	r3, r0
 80048d8:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d101      	bne.n	80048e4 <print_value+0x94>
            {
                return false;
 80048e0:	2300      	movs	r3, #0
 80048e2:	e066      	b.n	80049b2 <print_value+0x162>
            }
            strcpy((char*)output, "false");
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4b37      	ldr	r3, [pc, #220]	; (80049c4 <print_value+0x174>)
 80048e8:	0010      	movs	r0, r2
 80048ea:	0019      	movs	r1, r3
 80048ec:	2306      	movs	r3, #6
 80048ee:	001a      	movs	r2, r3
 80048f0:	f008 ff50 	bl	800d794 <memcpy>
            return true;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e05c      	b.n	80049b2 <print_value+0x162>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	2105      	movs	r1, #5
 80048fc:	0018      	movs	r0, r3
 80048fe:	f7ff fb0f 	bl	8003f20 <ensure>
 8004902:	0003      	movs	r3, r0
 8004904:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <print_value+0xc0>
            {
                return false;
 800490c:	2300      	movs	r3, #0
 800490e:	e050      	b.n	80049b2 <print_value+0x162>
            }
            strcpy((char*)output, "true");
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4b2d      	ldr	r3, [pc, #180]	; (80049c8 <print_value+0x178>)
 8004914:	0010      	movs	r0, r2
 8004916:	0019      	movs	r1, r3
 8004918:	2305      	movs	r3, #5
 800491a:	001a      	movs	r2, r3
 800491c:	f008 ff3a 	bl	800d794 <memcpy>
            return true;
 8004920:	2301      	movs	r3, #1
 8004922:	e046      	b.n	80049b2 <print_value+0x162>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	0011      	movs	r1, r2
 800492a:	0018      	movs	r0, r3
 800492c:	f7ff fc4e 	bl	80041cc <print_number>
 8004930:	0003      	movs	r3, r0
 8004932:	e03e      	b.n	80049b2 <print_value+0x162>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <print_value+0xf4>
            {
                return false;
 8004940:	2300      	movs	r3, #0
 8004942:	e036      	b.n	80049b2 <print_value+0x162>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	0018      	movs	r0, r3
 800494a:	f7fb fbdd 	bl	8000108 <strlen>
 800494e:	0003      	movs	r3, r0
 8004950:	3301      	adds	r3, #1
 8004952:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	0011      	movs	r1, r2
 800495a:	0018      	movs	r0, r3
 800495c:	f7ff fae0 	bl	8003f20 <ensure>
 8004960:	0003      	movs	r3, r0
 8004962:	60fb      	str	r3, [r7, #12]
            if (output == NULL)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <print_value+0x11e>
            {
                return false;
 800496a:	2300      	movs	r3, #0
 800496c:	e021      	b.n	80049b2 <print_value+0x162>
            }
            memcpy(output, item->valuestring, raw_length);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6919      	ldr	r1, [r3, #16]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	0018      	movs	r0, r3
 8004978:	f008 ff0c 	bl	800d794 <memcpy>
            return true;
 800497c:	2301      	movs	r3, #1
 800497e:	e018      	b.n	80049b2 <print_value+0x162>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0011      	movs	r1, r2
 8004986:	0018      	movs	r0, r3
 8004988:	f7ff fea6 	bl	80046d8 <print_string>
 800498c:	0003      	movs	r3, r0
 800498e:	e010      	b.n	80049b2 <print_value+0x162>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	0011      	movs	r1, r2
 8004996:	0018      	movs	r0, r3
 8004998:	f000 f818 	bl	80049cc <print_array>
 800499c:	0003      	movs	r3, r0
 800499e:	e008      	b.n	80049b2 <print_value+0x162>

        case cJSON_Object:
            return print_object(item, output_buffer);
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	0011      	movs	r1, r2
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 f89e 	bl	8004ae8 <print_object>
 80049ac:	0003      	movs	r3, r0
 80049ae:	e000      	b.n	80049b2 <print_value+0x162>

        default:
            return false;
 80049b0:	2300      	movs	r3, #0
    }
}
 80049b2:	0018      	movs	r0, r3
 80049b4:	46bd      	mov	sp, r7
 80049b6:	b004      	add	sp, #16
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	080109c4 	.word	0x080109c4
 80049c0:	080106d4 	.word	0x080106d4
 80049c4:	080106f8 	.word	0x080106f8
 80049c8:	08010700 	.word	0x08010700

080049cc <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <print_array+0x22>
    {
        return false;
 80049ea:	2300      	movs	r3, #0
 80049ec:	e078      	b.n	8004ae0 <print_array+0x114>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	2101      	movs	r1, #1
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7ff fa94 	bl	8003f20 <ensure>
 80049f8:	0003      	movs	r3, r0
 80049fa:	617b      	str	r3, [r7, #20]
    if (output_pointer == NULL)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <print_array+0x3a>
    {
        return false;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e06c      	b.n	8004ae0 <print_array+0x114>
    }

    *output_pointer = '[';
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	225b      	movs	r2, #91	; 0x5b
 8004a0a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8004a20:	e041      	b.n	8004aa6 <print_array+0xda>
    {
        if (!print_value(current_element, output_buffer))
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	0011      	movs	r1, r2
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f7ff ff11 	bl	8004850 <print_value>
 8004a2e:	1e03      	subs	r3, r0, #0
 8004a30:	d101      	bne.n	8004a36 <print_array+0x6a>
        {
            return false;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e054      	b.n	8004ae0 <print_array+0x114>
        }
        update_offset(output_buffer);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	0018      	movs	r0, r3
 8004a3a:	f7ff fb11 	bl	8004060 <update_offset>
        if (current_element->next)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d02c      	beq.n	8004aa0 <print_array+0xd4>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <print_array+0x86>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e000      	b.n	8004a54 <print_array+0x88>
 8004a52:	2301      	movs	r3, #1
 8004a54:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	0011      	movs	r1, r2
 8004a5e:	0018      	movs	r0, r3
 8004a60:	f7ff fa5e 	bl	8003f20 <ensure>
 8004a64:	0003      	movs	r3, r0
 8004a66:	617b      	str	r3, [r7, #20]
            if (output_pointer == NULL)
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <print_array+0xa6>
            {
                return false;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e036      	b.n	8004ae0 <print_array+0x114>
            }
            *output_pointer++ = ',';
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	617a      	str	r2, [r7, #20]
 8004a78:	222c      	movs	r2, #44	; 0x2c
 8004a7a:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d004      	beq.n	8004a8e <print_array+0xc2>
            {
                *output_pointer++ = ' ';
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	617a      	str	r2, [r7, #20]
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	2200      	movs	r2, #0
 8004a92:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	18d2      	adds	r2, r2, r3
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1ba      	bne.n	8004a22 <print_array+0x56>
    }

    output_pointer = ensure(output_buffer, 2);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2102      	movs	r1, #2
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	f7ff fa35 	bl	8003f20 <ensure>
 8004ab6:	0003      	movs	r3, r0
 8004ab8:	617b      	str	r3, [r7, #20]
    if (output_pointer == NULL)
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <print_array+0xf8>
    {
        return false;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	e00d      	b.n	8004ae0 <print_array+0x114>
    }
    *output_pointer++ = ']';
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	1c5a      	adds	r2, r3, #1
 8004ac8:	617a      	str	r2, [r7, #20]
 8004aca:	225d      	movs	r2, #93	; 0x5d
 8004acc:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	1e5a      	subs	r2, r3, #1
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	60da      	str	r2, [r3, #12]

    return true;
 8004ade:	2301      	movs	r3, #1
}
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	b006      	add	sp, #24
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <print_object+0x22>
    {
        return false;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e116      	b.n	8004d38 <print_object+0x250>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <print_object+0x2e>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e000      	b.n	8004b18 <print_object+0x30>
 8004b16:	2301      	movs	r3, #1
 8004b18:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	0011      	movs	r1, r2
 8004b22:	0018      	movs	r0, r3
 8004b24:	f7ff f9fc 	bl	8003f20 <ensure>
 8004b28:	0003      	movs	r3, r0
 8004b2a:	61fb      	str	r3, [r7, #28]
    if (output_pointer == NULL)
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <print_object+0x4e>
    {
        return false;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e100      	b.n	8004d38 <print_object+0x250>
    }

    *output_pointer++ = '{';
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	61fa      	str	r2, [r7, #28]
 8004b3c:	227b      	movs	r2, #123	; 0x7b
 8004b3e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d004      	beq.n	8004b5c <print_object+0x74>
    {
        *output_pointer++ = '\n';
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	61fa      	str	r2, [r7, #28]
 8004b58:	220a      	movs	r2, #10
 8004b5a:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	18d2      	adds	r2, r2, r3
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	609a      	str	r2, [r3, #8]

    while (current_item)
 8004b68:	e0aa      	b.n	8004cc0 <print_object+0x1d8>
    {
        if (output_buffer->format)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d024      	beq.n	8004bbc <print_object+0xd4>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	0011      	movs	r1, r2
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f7ff f9d0 	bl	8003f20 <ensure>
 8004b80:	0003      	movs	r3, r0
 8004b82:	61fb      	str	r3, [r7, #28]
            if (output_pointer == NULL)
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <print_object+0xa6>
            {
                return false;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	e0d4      	b.n	8004d38 <print_object+0x250>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	e007      	b.n	8004ba4 <print_object+0xbc>
            {
                *output_pointer++ = '\t';
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	1c5a      	adds	r2, r3, #1
 8004b98:	61fa      	str	r2, [r7, #28]
 8004b9a:	2209      	movs	r2, #9
 8004b9c:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d3f2      	bcc.n	8004b94 <print_object+0xac>
            }
            output_buffer->offset += output_buffer->depth;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	18d2      	adds	r2, r2, r3
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	0011      	movs	r1, r2
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f7ff fc85 	bl	80044d4 <print_string_ptr>
 8004bca:	1e03      	subs	r3, r0, #0
 8004bcc:	d101      	bne.n	8004bd2 <print_object+0xea>
        {
            return false;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	e0b2      	b.n	8004d38 <print_object+0x250>
        }
        update_offset(output_buffer);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f7ff fa43 	bl	8004060 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <print_object+0xfe>
 8004be2:	2302      	movs	r3, #2
 8004be4:	e000      	b.n	8004be8 <print_object+0x100>
 8004be6:	2301      	movs	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	0011      	movs	r1, r2
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7ff f995 	bl	8003f20 <ensure>
 8004bf6:	0003      	movs	r3, r0
 8004bf8:	61fb      	str	r3, [r7, #28]
        if (output_pointer == NULL)
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <print_object+0x11c>
        {
            return false;
 8004c00:	2300      	movs	r3, #0
 8004c02:	e099      	b.n	8004d38 <print_object+0x250>
        }
        *output_pointer++ = ':';
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	61fa      	str	r2, [r7, #28]
 8004c0a:	223a      	movs	r2, #58	; 0x3a
 8004c0c:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d004      	beq.n	8004c20 <print_object+0x138>
        {
            *output_pointer++ = '\t';
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	61fa      	str	r2, [r7, #28]
 8004c1c:	2209      	movs	r2, #9
 8004c1e:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	18d2      	adds	r2, r2, r3
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	0011      	movs	r1, r2
 8004c32:	0018      	movs	r0, r3
 8004c34:	f7ff fe0c 	bl	8004850 <print_value>
 8004c38:	1e03      	subs	r3, r0, #0
 8004c3a:	d101      	bne.n	8004c40 <print_object+0x158>
        {
            return false;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	e07b      	b.n	8004d38 <print_object+0x250>
        }
        update_offset(output_buffer);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	0018      	movs	r0, r3
 8004c44:	f7ff fa0c 	bl	8004060 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <print_object+0x16c>
 8004c50:	2201      	movs	r2, #1
 8004c52:	e000      	b.n	8004c56 <print_object+0x16e>
 8004c54:	2200      	movs	r2, #0
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <print_object+0x17a>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e000      	b.n	8004c64 <print_object+0x17c>
 8004c62:	2300      	movs	r3, #0
 8004c64:	18d3      	adds	r3, r2, r3
 8004c66:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	0011      	movs	r1, r2
 8004c70:	0018      	movs	r0, r3
 8004c72:	f7ff f955 	bl	8003f20 <ensure>
 8004c76:	0003      	movs	r3, r0
 8004c78:	61fb      	str	r3, [r7, #28]
        if (output_pointer == NULL)
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <print_object+0x19c>
        {
            return false;
 8004c80:	2300      	movs	r3, #0
 8004c82:	e059      	b.n	8004d38 <print_object+0x250>
        }
        if (current_item->next)
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d004      	beq.n	8004c96 <print_object+0x1ae>
        {
            *output_pointer++ = ',';
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	61fa      	str	r2, [r7, #28]
 8004c92:	222c      	movs	r2, #44	; 0x2c
 8004c94:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d004      	beq.n	8004ca8 <print_object+0x1c0>
        {
            *output_pointer++ = '\n';
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	61fa      	str	r2, [r7, #28]
 8004ca4:	220a      	movs	r2, #10
 8004ca6:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2200      	movs	r2, #0
 8004cac:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	689a      	ldr	r2, [r3, #8]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	18d2      	adds	r2, r2, r3
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d000      	beq.n	8004cc8 <print_object+0x1e0>
 8004cc6:	e750      	b.n	8004b6a <print_object+0x82>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <print_object+0x1f0>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	e000      	b.n	8004cda <print_object+0x1f2>
 8004cd8:	2302      	movs	r3, #2
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	0019      	movs	r1, r3
 8004cde:	0010      	movs	r0, r2
 8004ce0:	f7ff f91e 	bl	8003f20 <ensure>
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	61fb      	str	r3, [r7, #28]
    if (output_pointer == NULL)
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <print_object+0x20a>
    {
        return false;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e022      	b.n	8004d38 <print_object+0x250>
    }
    if (output_buffer->format)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d010      	beq.n	8004d1c <print_object+0x234>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	613b      	str	r3, [r7, #16]
 8004cfe:	e007      	b.n	8004d10 <print_object+0x228>
        {
            *output_pointer++ = '\t';
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	61fa      	str	r2, [r7, #28]
 8004d06:	2209      	movs	r2, #9
 8004d08:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	613b      	str	r3, [r7, #16]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d3f1      	bcc.n	8004d00 <print_object+0x218>
        }
    }
    *output_pointer++ = '}';
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	61fa      	str	r2, [r7, #28]
 8004d22:	227d      	movs	r2, #125	; 0x7d
 8004d24:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	1e5a      	subs	r2, r3, #1
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	60da      	str	r2, [r3, #12]

    return true;
 8004d36:	2301      	movs	r3, #1
}
 8004d38:	0018      	movs	r0, r3
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	b008      	add	sp, #32
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	605a      	str	r2, [r3, #4]
}
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	b002      	add	sp, #8
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b084      	sub	sp, #16
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d006      	beq.n	8004d80 <add_item_to_array+0x22>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <add_item_to_array+0x22>
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d101      	bne.n	8004d84 <add_item_to_array+0x26>
    {
        return false;
 8004d80:	2300      	movs	r3, #0
 8004d82:	e01f      	b.n	8004dc4 <add_item_to_array+0x66>
    }

    child = array->child;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d109      	bne.n	8004da4 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	e00e      	b.n	8004dc2 <add_item_to_array+0x64>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <add_item_to_array+0x64>
        {
            suffix_object(child->prev, item);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	0011      	movs	r1, r2
 8004db4:	0018      	movs	r0, r3
 8004db6:	f7ff ffc3 	bl	8004d40 <suffix_object>
            array->child->prev = item;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8004dc2:	2301      	movs	r3, #1
}
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	b004      	add	sp, #16
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8004dd4:	687b      	ldr	r3, [r7, #4]
}
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	b002      	add	sp, #8
 8004ddc:	bd80      	pop	{r7, pc}
	...

08004de0 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8004df2:	2300      	movs	r3, #0
 8004df4:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d009      	beq.n	8004e10 <add_item_to_object+0x30>
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d006      	beq.n	8004e10 <add_item_to_object+0x30>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <add_item_to_object+0x30>
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d101      	bne.n	8004e14 <add_item_to_object+0x34>
    {
        return false;
 8004e10:	2300      	movs	r3, #0
 8004e12:	e03e      	b.n	8004e92 <add_item_to_object+0xb2>
    }

    if (constant_key)
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00c      	beq.n	8004e34 <add_item_to_object+0x54>
    {
        new_key = (char*)cast_away_const(string);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f7ff ffd5 	bl	8004dcc <cast_away_const>
 8004e22:	0003      	movs	r3, r0
 8004e24:	617b      	str	r3, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	2280      	movs	r2, #128	; 0x80
 8004e2c:	0092      	lsls	r2, r2, #2
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	e011      	b.n	8004e58 <add_item_to_object+0x78>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	0011      	movs	r1, r2
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7fe ffdb 	bl	8003df6 <cJSON_strdup>
 8004e40:	0003      	movs	r3, r0
 8004e42:	617b      	str	r3, [r7, #20]
        if (new_key == NULL)
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <add_item_to_object+0x6e>
        {
            return false;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	e021      	b.n	8004e92 <add_item_to_object+0xb2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	4a12      	ldr	r2, [pc, #72]	; (8004e9c <add_item_to_object+0xbc>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	2380      	movs	r3, #128	; 0x80
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4013      	ands	r3, r2
 8004e62:	d109      	bne.n	8004e78 <add_item_to_object+0x98>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d005      	beq.n	8004e78 <add_item_to_object+0x98>
    {
        hooks->deallocate(item->string);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	0018      	movs	r0, r3
 8004e76:	4790      	blx	r2
    }

    item->string = new_key;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	0011      	movs	r1, r2
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f7ff ff67 	bl	8004d5e <add_item_to_array>
 8004e90:	0003      	movs	r3, r0
}
 8004e92:	0018      	movs	r0, r3
 8004e94:	46bd      	mov	sp, r7
 8004e96:	b006      	add	sp, #24
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	fffffdff 	.word	0xfffffdff

08004ea0 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, double number)
{
 8004ea0:	b590      	push	{r4, r7, lr}
 8004ea2:	b089      	sub	sp, #36	; 0x24
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	603a      	str	r2, [r7, #0]
 8004eac:	607b      	str	r3, [r7, #4]
//   if(number==0)
//	{
//		number=0.00001;
//	}//maulin
    cJSON *number_item = cJSON_CreateNumber(number);
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	0010      	movs	r0, r2
 8004eb4:	0019      	movs	r1, r3
 8004eb6:	f000 f83d 	bl	8004f34 <cJSON_CreateNumber>
 8004eba:	0003      	movs	r3, r0
 8004ebc:	617b      	str	r3, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8004ebe:	4b0a      	ldr	r3, [pc, #40]	; (8004ee8 <cJSON_AddNumberToObject+0x48>)
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	68b9      	ldr	r1, [r7, #8]
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	2400      	movs	r4, #0
 8004ec8:	9400      	str	r4, [sp, #0]
 8004eca:	f7ff ff89 	bl	8004de0 <add_item_to_object>
 8004ece:	1e03      	subs	r3, r0, #0
 8004ed0:	d001      	beq.n	8004ed6 <cJSON_AddNumberToObject+0x36>
    {
        return number_item;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	e004      	b.n	8004ee0 <cJSON_AddNumberToObject+0x40>
    }

    cJSON_Delete(number_item);
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	0018      	movs	r0, r3
 8004eda:	f7fe ffd1 	bl	8003e80 <cJSON_Delete>
    return NULL;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	b007      	add	sp, #28
 8004ee6:	bd90      	pop	{r4, r7, pc}
 8004ee8:	20000000 	.word	0x20000000

08004eec <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8004eec:	b590      	push	{r4, r7, lr}
 8004eee:	b089      	sub	sp, #36	; 0x24
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	0018      	movs	r0, r3
 8004efc:	f000 f860 	bl	8004fc0 <cJSON_CreateString>
 8004f00:	0003      	movs	r3, r0
 8004f02:	617b      	str	r3, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8004f04:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <cJSON_AddStringToObject+0x44>)
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	2400      	movs	r4, #0
 8004f0e:	9400      	str	r4, [sp, #0]
 8004f10:	f7ff ff66 	bl	8004de0 <add_item_to_object>
 8004f14:	1e03      	subs	r3, r0, #0
 8004f16:	d001      	beq.n	8004f1c <cJSON_AddStringToObject+0x30>
    {
        return string_item;
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	e004      	b.n	8004f26 <cJSON_AddStringToObject+0x3a>
    }

    cJSON_Delete(string_item);
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f7fe ffae 	bl	8003e80 <cJSON_Delete>
    return NULL;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	0018      	movs	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	b007      	add	sp, #28
 8004f2c:	bd90      	pop	{r4, r7, pc}
 8004f2e:	46c0      	nop			; (mov r8, r8)
 8004f30:	20000000 	.word	0x20000000

08004f34 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6038      	str	r0, [r7, #0]
 8004f3c:	6079      	str	r1, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8004f3e:	4b1b      	ldr	r3, [pc, #108]	; (8004fac <cJSON_CreateNumber+0x78>)
 8004f40:	0018      	movs	r0, r3
 8004f42:	f7fe ff84 	bl	8003e4e <cJSON_New_Item>
 8004f46:	0003      	movs	r3, r0
 8004f48:	60fb      	str	r3, [r7, #12]
    if(item)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d027      	beq.n	8004fa0 <cJSON_CreateNumber+0x6c>
    {
        item->type = cJSON_Number;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2208      	movs	r2, #8
 8004f54:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8004f56:	68f9      	ldr	r1, [r7, #12]
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	618a      	str	r2, [r1, #24]
 8004f5e:	61cb      	str	r3, [r1, #28]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8004f60:	4a13      	ldr	r2, [pc, #76]	; (8004fb0 <cJSON_CreateNumber+0x7c>)
 8004f62:	4b14      	ldr	r3, [pc, #80]	; (8004fb4 <cJSON_CreateNumber+0x80>)
 8004f64:	6838      	ldr	r0, [r7, #0]
 8004f66:	6879      	ldr	r1, [r7, #4]
 8004f68:	f7fb fa94 	bl	8000494 <__aeabi_dcmpge>
 8004f6c:	1e03      	subs	r3, r0, #0
 8004f6e:	d003      	beq.n	8004f78 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4a11      	ldr	r2, [pc, #68]	; (8004fb8 <cJSON_CreateNumber+0x84>)
 8004f74:	615a      	str	r2, [r3, #20]
 8004f76:	e013      	b.n	8004fa0 <cJSON_CreateNumber+0x6c>
        }
        else if (num <= (double)INT_MIN)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	4b10      	ldr	r3, [pc, #64]	; (8004fbc <cJSON_CreateNumber+0x88>)
 8004f7c:	6838      	ldr	r0, [r7, #0]
 8004f7e:	6879      	ldr	r1, [r7, #4]
 8004f80:	f7fb fa74 	bl	800046c <__aeabi_dcmple>
 8004f84:	1e03      	subs	r3, r0, #0
 8004f86:	d004      	beq.n	8004f92 <cJSON_CreateNumber+0x5e>
        {
            item->valueint = INT_MIN;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2280      	movs	r2, #128	; 0x80
 8004f8c:	0612      	lsls	r2, r2, #24
 8004f8e:	615a      	str	r2, [r3, #20]
 8004f90:	e006      	b.n	8004fa0 <cJSON_CreateNumber+0x6c>
        }
        else
        {
            item->valueint = (int)num;
 8004f92:	6838      	ldr	r0, [r7, #0]
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	f7fd f9b5 	bl	8002304 <__aeabi_d2iz>
 8004f9a:	0002      	movs	r2, r0
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
}
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	b004      	add	sp, #16
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	46c0      	nop			; (mov r8, r8)
 8004fac:	20000000 	.word	0x20000000
 8004fb0:	ffc00000 	.word	0xffc00000
 8004fb4:	41dfffff 	.word	0x41dfffff
 8004fb8:	7fffffff 	.word	0x7fffffff
 8004fbc:	c1e00000 	.word	0xc1e00000

08004fc0 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8004fc8:	4b11      	ldr	r3, [pc, #68]	; (8005010 <cJSON_CreateString+0x50>)
 8004fca:	0018      	movs	r0, r3
 8004fcc:	f7fe ff3f 	bl	8003e4e <cJSON_New_Item>
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	60fb      	str	r3, [r7, #12]
    if(item)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d015      	beq.n	8005006 <cJSON_CreateString+0x46>
    {
        item->type = cJSON_String;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2210      	movs	r2, #16
 8004fde:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8004fe0:	4a0b      	ldr	r2, [pc, #44]	; (8005010 <cJSON_CreateString+0x50>)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	0011      	movs	r1, r2
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f7fe ff05 	bl	8003df6 <cJSON_strdup>
 8004fec:	0002      	movs	r2, r0
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d105      	bne.n	8005006 <cJSON_CreateString+0x46>
        {
            cJSON_Delete(item);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f7fe ff3f 	bl	8003e80 <cJSON_Delete>
            return NULL;
 8005002:	2300      	movs	r3, #0
 8005004:	e000      	b.n	8005008 <cJSON_CreateString+0x48>
        }
    }

    return item;
 8005006:	68fb      	ldr	r3, [r7, #12]
}
 8005008:	0018      	movs	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	b004      	add	sp, #16
 800500e:	bd80      	pop	{r7, pc}
 8005010:	20000000 	.word	0x20000000

08005014 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800501a:	4b08      	ldr	r3, [pc, #32]	; (800503c <cJSON_CreateObject+0x28>)
 800501c:	0018      	movs	r0, r3
 800501e:	f7fe ff16 	bl	8003e4e <cJSON_New_Item>
 8005022:	0003      	movs	r3, r0
 8005024:	607b      	str	r3, [r7, #4]
    if (item)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <cJSON_CreateObject+0x1e>
    {
        item->type = cJSON_Object;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2240      	movs	r2, #64	; 0x40
 8005030:	60da      	str	r2, [r3, #12]
    }

    return item;
 8005032:	687b      	ldr	r3, [r7, #4]
}
 8005034:	0018      	movs	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	b002      	add	sp, #8
 800503a:	bd80      	pop	{r7, pc}
 800503c:	20000000 	.word	0x20000000

08005040 <Telemetry_timer_cb>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Telemetry_timer_cb( TimerHandle_t xTimer )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
	telemetry_send_time=1;
 8005048:	4b03      	ldr	r3, [pc, #12]	; (8005058 <Telemetry_timer_cb+0x18>)
 800504a:	2201      	movs	r2, #1
 800504c:	701a      	strb	r2, [r3, #0]
}
 800504e:	46c0      	nop			; (mov r8, r8)
 8005050:	46bd      	mov	sp, r7
 8005052:	b002      	add	sp, #8
 8005054:	bd80      	pop	{r7, pc}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	200009e8 	.word	0x200009e8

0800505c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800505c:	b590      	push	{r4, r7, lr}
 800505e:	b089      	sub	sp, #36	; 0x24
 8005060:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005062:	f000 fcd9 	bl	8005a18 <HAL_Init>
  //__enable_irq();
  //SCB->VTOR = 0x0800C000;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005066:	f000 f85b 	bl	8005120 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800506a:	f000 f957 	bl	800531c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800506e:	f000 f907 	bl	8005280 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8005072:	f000 f8b7 	bl	80051e4 <MX_USART1_UART_Init>

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  osSemaphoreId Modem_port_block_semaphore;
  Modem_port_block_semaphore=xSemaphoreCreateBinary();
 8005076:	2203      	movs	r2, #3
 8005078:	2100      	movs	r1, #0
 800507a:	2001      	movs	r0, #1
 800507c:	f004 fc54 	bl	8009928 <xQueueGenericCreate>
 8005080:	0003      	movs	r3, r0
 8005082:	617b      	str	r3, [r7, #20]
  if(Modem_port_block_semaphore == NULL)
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d104      	bne.n	8005094 <main+0x38>
  {
	  printf("Failed to create a semaphore");
 800508a:	4b1b      	ldr	r3, [pc, #108]	; (80050f8 <main+0x9c>)
 800508c:	0018      	movs	r0, r3
 800508e:	f008 f9ab 	bl	800d3e8 <iprintf>
 8005092:	e003      	b.n	800509c <main+0x40>
  }
  else
  {
	  printf("Created a Semaphore");
 8005094:	4b19      	ldr	r3, [pc, #100]	; (80050fc <main+0xa0>)
 8005096:	0018      	movs	r0, r3
 8005098:	f008 f9a6 	bl	800d3e8 <iprintf>
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */

  Telemetry_timer=xTimerCreate("Timer", TELEMETRY_SEND_TIME*1000, pdTRUE, (void*)0, Telemetry_timer_cb);
 800509c:	4918      	ldr	r1, [pc, #96]	; (8005100 <main+0xa4>)
 800509e:	4819      	ldr	r0, [pc, #100]	; (8005104 <main+0xa8>)
 80050a0:	4b19      	ldr	r3, [pc, #100]	; (8005108 <main+0xac>)
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	2300      	movs	r3, #0
 80050a6:	2201      	movs	r2, #1
 80050a8:	f005 fe9c 	bl	800ade4 <xTimerCreate>
 80050ac:	0002      	movs	r2, r0
 80050ae:	4b17      	ldr	r3, [pc, #92]	; (800510c <main+0xb0>)
 80050b0:	601a      	str	r2, [r3, #0]
  if(Telemetry_timer == NULL)
 80050b2:	4b16      	ldr	r3, [pc, #88]	; (800510c <main+0xb0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d104      	bne.n	80050c4 <main+0x68>
  {
	  printf("Failed to create a timer");
 80050ba:	4b15      	ldr	r3, [pc, #84]	; (8005110 <main+0xb4>)
 80050bc:	0018      	movs	r0, r3
 80050be:	f008 f993 	bl	800d3e8 <iprintf>
 80050c2:	e003      	b.n	80050cc <main+0x70>
  }
  else
  {
	  printf("Created a timer");
 80050c4:	4b13      	ldr	r3, [pc, #76]	; (8005114 <main+0xb8>)
 80050c6:	0018      	movs	r0, r3
 80050c8:	f008 f98e 	bl	800d3e8 <iprintf>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80050cc:	003b      	movs	r3, r7
 80050ce:	4a12      	ldr	r2, [pc, #72]	; (8005118 <main+0xbc>)
 80050d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80050d2:	c313      	stmia	r3!, {r0, r1, r4}
 80050d4:	ca03      	ldmia	r2!, {r0, r1}
 80050d6:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80050d8:	003b      	movs	r3, r7
 80050da:	2100      	movs	r1, #0
 80050dc:	0018      	movs	r0, r3
 80050de:	f004 faea 	bl	80096b6 <osThreadCreate>
 80050e2:	0002      	movs	r2, r0
 80050e4:	4b0d      	ldr	r3, [pc, #52]	; (800511c <main+0xc0>)
 80050e6:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  Modem_Rx_Process_start();
 80050e8:	f7fe fb38 	bl	800375c <Modem_Rx_Process_start>

  Modem_BLE_Start();
 80050ec:	f7fd fe86 	bl	8002dfc <Modem_BLE_Start>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80050f0:	f004 fad9 	bl	80096a6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80050f4:	e7fe      	b.n	80050f4 <main+0x98>
 80050f6:	46c0      	nop			; (mov r8, r8)
 80050f8:	08010708 	.word	0x08010708
 80050fc:	08010728 	.word	0x08010728
 8005100:	00002710 	.word	0x00002710
 8005104:	0801073c 	.word	0x0801073c
 8005108:	08005041 	.word	0x08005041
 800510c:	20000918 	.word	0x20000918
 8005110:	08010744 	.word	0x08010744
 8005114:	08010760 	.word	0x08010760
 8005118:	0801077c 	.word	0x0801077c
 800511c:	2000090c 	.word	0x2000090c

08005120 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005120:	b590      	push	{r4, r7, lr}
 8005122:	b093      	sub	sp, #76	; 0x4c
 8005124:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005126:	2410      	movs	r4, #16
 8005128:	193b      	adds	r3, r7, r4
 800512a:	0018      	movs	r0, r3
 800512c:	2338      	movs	r3, #56	; 0x38
 800512e:	001a      	movs	r2, r3
 8005130:	2100      	movs	r1, #0
 8005132:	f008 f9d5 	bl	800d4e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005136:	003b      	movs	r3, r7
 8005138:	0018      	movs	r0, r3
 800513a:	2310      	movs	r3, #16
 800513c:	001a      	movs	r2, r3
 800513e:	2100      	movs	r1, #0
 8005140:	f008 f9ce 	bl	800d4e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005144:	2380      	movs	r3, #128	; 0x80
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	0018      	movs	r0, r3
 800514a:	f000 ffd3 	bl	80060f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800514e:	193b      	adds	r3, r7, r4
 8005150:	220a      	movs	r2, #10
 8005152:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005154:	193b      	adds	r3, r7, r4
 8005156:	2280      	movs	r2, #128	; 0x80
 8005158:	0052      	lsls	r2, r2, #1
 800515a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800515c:	0021      	movs	r1, r4
 800515e:	187b      	adds	r3, r7, r1
 8005160:	2200      	movs	r2, #0
 8005162:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005164:	187b      	adds	r3, r7, r1
 8005166:	2240      	movs	r2, #64	; 0x40
 8005168:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800516a:	187b      	adds	r3, r7, r1
 800516c:	2201      	movs	r2, #1
 800516e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005170:	187b      	adds	r3, r7, r1
 8005172:	2202      	movs	r2, #2
 8005174:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005176:	187b      	adds	r3, r7, r1
 8005178:	2202      	movs	r2, #2
 800517a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800517c:	187b      	adds	r3, r7, r1
 800517e:	2200      	movs	r2, #0
 8005180:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8005182:	187b      	adds	r3, r7, r1
 8005184:	2208      	movs	r2, #8
 8005186:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005188:	187b      	adds	r3, r7, r1
 800518a:	2280      	movs	r2, #128	; 0x80
 800518c:	0292      	lsls	r2, r2, #10
 800518e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005190:	187b      	adds	r3, r7, r1
 8005192:	2280      	movs	r2, #128	; 0x80
 8005194:	0492      	lsls	r2, r2, #18
 8005196:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005198:	187b      	adds	r3, r7, r1
 800519a:	2280      	movs	r2, #128	; 0x80
 800519c:	0592      	lsls	r2, r2, #22
 800519e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051a0:	187b      	adds	r3, r7, r1
 80051a2:	0018      	movs	r0, r3
 80051a4:	f000 fff2 	bl	800618c <HAL_RCC_OscConfig>
 80051a8:	1e03      	subs	r3, r0, #0
 80051aa:	d001      	beq.n	80051b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80051ac:	f000 f978 	bl	80054a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051b0:	003b      	movs	r3, r7
 80051b2:	2207      	movs	r2, #7
 80051b4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051b6:	003b      	movs	r3, r7
 80051b8:	2202      	movs	r2, #2
 80051ba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051bc:	003b      	movs	r3, r7
 80051be:	2200      	movs	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80051c2:	003b      	movs	r3, r7
 80051c4:	2200      	movs	r2, #0
 80051c6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80051c8:	003b      	movs	r3, r7
 80051ca:	2102      	movs	r1, #2
 80051cc:	0018      	movs	r0, r3
 80051ce:	f001 faf7 	bl	80067c0 <HAL_RCC_ClockConfig>
 80051d2:	1e03      	subs	r3, r0, #0
 80051d4:	d001      	beq.n	80051da <SystemClock_Config+0xba>
  {
    Error_Handler();
 80051d6:	f000 f963 	bl	80054a0 <Error_Handler>
  }
}
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	46bd      	mov	sp, r7
 80051de:	b013      	add	sp, #76	; 0x4c
 80051e0:	bd90      	pop	{r4, r7, pc}
	...

080051e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80051e8:	4b23      	ldr	r3, [pc, #140]	; (8005278 <MX_USART1_UART_Init+0x94>)
 80051ea:	4a24      	ldr	r2, [pc, #144]	; (800527c <MX_USART1_UART_Init+0x98>)
 80051ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80051ee:	4b22      	ldr	r3, [pc, #136]	; (8005278 <MX_USART1_UART_Init+0x94>)
 80051f0:	22e1      	movs	r2, #225	; 0xe1
 80051f2:	0252      	lsls	r2, r2, #9
 80051f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80051f6:	4b20      	ldr	r3, [pc, #128]	; (8005278 <MX_USART1_UART_Init+0x94>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80051fc:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <MX_USART1_UART_Init+0x94>)
 80051fe:	2200      	movs	r2, #0
 8005200:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005202:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005204:	2200      	movs	r2, #0
 8005206:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005208:	4b1b      	ldr	r3, [pc, #108]	; (8005278 <MX_USART1_UART_Init+0x94>)
 800520a:	220c      	movs	r2, #12
 800520c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800520e:	4b1a      	ldr	r3, [pc, #104]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005210:	2200      	movs	r2, #0
 8005212:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005214:	4b18      	ldr	r3, [pc, #96]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005216:	2200      	movs	r2, #0
 8005218:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800521a:	4b17      	ldr	r3, [pc, #92]	; (8005278 <MX_USART1_UART_Init+0x94>)
 800521c:	2200      	movs	r2, #0
 800521e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005220:	4b15      	ldr	r3, [pc, #84]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005222:	2200      	movs	r2, #0
 8005224:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005226:	4b14      	ldr	r3, [pc, #80]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005228:	2200      	movs	r2, #0
 800522a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800522c:	4b12      	ldr	r3, [pc, #72]	; (8005278 <MX_USART1_UART_Init+0x94>)
 800522e:	0018      	movs	r0, r3
 8005230:	f002 f8dc 	bl	80073ec <HAL_UART_Init>
 8005234:	1e03      	subs	r3, r0, #0
 8005236:	d001      	beq.n	800523c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005238:	f000 f932 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800523c:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <MX_USART1_UART_Init+0x94>)
 800523e:	2100      	movs	r1, #0
 8005240:	0018      	movs	r0, r3
 8005242:	f004 f8d3 	bl	80093ec <HAL_UARTEx_SetTxFifoThreshold>
 8005246:	1e03      	subs	r3, r0, #0
 8005248:	d001      	beq.n	800524e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800524a:	f000 f929 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800524e:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005250:	2100      	movs	r1, #0
 8005252:	0018      	movs	r0, r3
 8005254:	f004 f90a 	bl	800946c <HAL_UARTEx_SetRxFifoThreshold>
 8005258:	1e03      	subs	r3, r0, #0
 800525a:	d001      	beq.n	8005260 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800525c:	f000 f920 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005260:	4b05      	ldr	r3, [pc, #20]	; (8005278 <MX_USART1_UART_Init+0x94>)
 8005262:	0018      	movs	r0, r3
 8005264:	f004 f888 	bl	8009378 <HAL_UARTEx_DisableFifoMode>
 8005268:	1e03      	subs	r3, r0, #0
 800526a:	d001      	beq.n	8005270 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800526c:	f000 f918 	bl	80054a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005270:	46c0      	nop			; (mov r8, r8)
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	200007e4 	.word	0x200007e4
 800527c:	40013800 	.word	0x40013800

08005280 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005284:	4b23      	ldr	r3, [pc, #140]	; (8005314 <MX_USART2_UART_Init+0x94>)
 8005286:	4a24      	ldr	r2, [pc, #144]	; (8005318 <MX_USART2_UART_Init+0x98>)
 8005288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800528a:	4b22      	ldr	r3, [pc, #136]	; (8005314 <MX_USART2_UART_Init+0x94>)
 800528c:	22e1      	movs	r2, #225	; 0xe1
 800528e:	0252      	lsls	r2, r2, #9
 8005290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005292:	4b20      	ldr	r3, [pc, #128]	; (8005314 <MX_USART2_UART_Init+0x94>)
 8005294:	2200      	movs	r2, #0
 8005296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005298:	4b1e      	ldr	r3, [pc, #120]	; (8005314 <MX_USART2_UART_Init+0x94>)
 800529a:	2200      	movs	r2, #0
 800529c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800529e:	4b1d      	ldr	r3, [pc, #116]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80052a4:	4b1b      	ldr	r3, [pc, #108]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052a6:	220c      	movs	r2, #12
 80052a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052aa:	4b1a      	ldr	r3, [pc, #104]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80052b0:	4b18      	ldr	r3, [pc, #96]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80052b6:	4b17      	ldr	r3, [pc, #92]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052bc:	4b15      	ldr	r3, [pc, #84]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052be:	2200      	movs	r2, #0
 80052c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80052c2:	4b14      	ldr	r3, [pc, #80]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80052c8:	4b12      	ldr	r3, [pc, #72]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052ca:	0018      	movs	r0, r3
 80052cc:	f002 f88e 	bl	80073ec <HAL_UART_Init>
 80052d0:	1e03      	subs	r3, r0, #0
 80052d2:	d001      	beq.n	80052d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80052d4:	f000 f8e4 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052d8:	4b0e      	ldr	r3, [pc, #56]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052da:	2100      	movs	r1, #0
 80052dc:	0018      	movs	r0, r3
 80052de:	f004 f885 	bl	80093ec <HAL_UARTEx_SetTxFifoThreshold>
 80052e2:	1e03      	subs	r3, r0, #0
 80052e4:	d001      	beq.n	80052ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80052e6:	f000 f8db 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052ea:	4b0a      	ldr	r3, [pc, #40]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052ec:	2100      	movs	r1, #0
 80052ee:	0018      	movs	r0, r3
 80052f0:	f004 f8bc 	bl	800946c <HAL_UARTEx_SetRxFifoThreshold>
 80052f4:	1e03      	subs	r3, r0, #0
 80052f6:	d001      	beq.n	80052fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80052f8:	f000 f8d2 	bl	80054a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80052fc:	4b05      	ldr	r3, [pc, #20]	; (8005314 <MX_USART2_UART_Init+0x94>)
 80052fe:	0018      	movs	r0, r3
 8005300:	f004 f83a 	bl	8009378 <HAL_UARTEx_DisableFifoMode>
 8005304:	1e03      	subs	r3, r0, #0
 8005306:	d001      	beq.n	800530c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005308:	f000 f8ca 	bl	80054a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800530c:	46c0      	nop			; (mov r8, r8)
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	46c0      	nop			; (mov r8, r8)
 8005314:	20000878 	.word	0x20000878
 8005318:	40004400 	.word	0x40004400

0800531c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800531c:	b590      	push	{r4, r7, lr}
 800531e:	b089      	sub	sp, #36	; 0x24
 8005320:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005322:	240c      	movs	r4, #12
 8005324:	193b      	adds	r3, r7, r4
 8005326:	0018      	movs	r0, r3
 8005328:	2314      	movs	r3, #20
 800532a:	001a      	movs	r2, r3
 800532c:	2100      	movs	r1, #0
 800532e:	f008 f8d7 	bl	800d4e0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005332:	4b20      	ldr	r3, [pc, #128]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005336:	4b1f      	ldr	r3, [pc, #124]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005338:	2104      	movs	r1, #4
 800533a:	430a      	orrs	r2, r1
 800533c:	635a      	str	r2, [r3, #52]	; 0x34
 800533e:	4b1d      	ldr	r3, [pc, #116]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005342:	2204      	movs	r2, #4
 8005344:	4013      	ands	r3, r2
 8005346:	60bb      	str	r3, [r7, #8]
 8005348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800534a:	4b1a      	ldr	r3, [pc, #104]	; (80053b4 <MX_GPIO_Init+0x98>)
 800534c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800534e:	4b19      	ldr	r3, [pc, #100]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005350:	2120      	movs	r1, #32
 8005352:	430a      	orrs	r2, r1
 8005354:	635a      	str	r2, [r3, #52]	; 0x34
 8005356:	4b17      	ldr	r3, [pc, #92]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800535a:	2220      	movs	r2, #32
 800535c:	4013      	ands	r3, r2
 800535e:	607b      	str	r3, [r7, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005362:	4b14      	ldr	r3, [pc, #80]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005364:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005366:	4b13      	ldr	r3, [pc, #76]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005368:	2101      	movs	r1, #1
 800536a:	430a      	orrs	r2, r1
 800536c:	635a      	str	r2, [r3, #52]	; 0x34
 800536e:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <MX_GPIO_Init+0x98>)
 8005370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005372:	2201      	movs	r2, #1
 8005374:	4013      	ands	r3, r2
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800537a:	193b      	adds	r3, r7, r4
 800537c:	2280      	movs	r2, #128	; 0x80
 800537e:	0192      	lsls	r2, r2, #6
 8005380:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005382:	193b      	adds	r3, r7, r4
 8005384:	2288      	movs	r2, #136	; 0x88
 8005386:	0352      	lsls	r2, r2, #13
 8005388:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800538a:	193b      	adds	r3, r7, r4
 800538c:	2200      	movs	r2, #0
 800538e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005390:	193b      	adds	r3, r7, r4
 8005392:	4a09      	ldr	r2, [pc, #36]	; (80053b8 <MX_GPIO_Init+0x9c>)
 8005394:	0019      	movs	r1, r3
 8005396:	0010      	movs	r0, r2
 8005398:	f000 fd0a 	bl	8005db0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 800539c:	2200      	movs	r2, #0
 800539e:	2103      	movs	r1, #3
 80053a0:	2007      	movs	r0, #7
 80053a2:	f000 fc13 	bl	8005bcc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80053a6:	2007      	movs	r0, #7
 80053a8:	f000 fc25 	bl	8005bf6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80053ac:	46c0      	nop			; (mov r8, r8)
 80053ae:	46bd      	mov	sp, r7
 80053b0:	b009      	add	sp, #36	; 0x24
 80053b2:	bd90      	pop	{r4, r7, pc}
 80053b4:	40021000 	.word	0x40021000
 80053b8:	50000800 	.word	0x50000800

080053bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80053bc:	b590      	push	{r4, r7, lr}
 80053be:	b085      	sub	sp, #20
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  xTimerStart(Telemetry_timer, 0);
 80053c4:	4b27      	ldr	r3, [pc, #156]	; (8005464 <StartDefaultTask+0xa8>)
 80053c6:	681c      	ldr	r4, [r3, #0]
 80053c8:	f005 f88c 	bl	800a4e4 <xTaskGetTickCount>
 80053cc:	0002      	movs	r2, r0
 80053ce:	2300      	movs	r3, #0
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	2300      	movs	r3, #0
 80053d4:	2101      	movs	r1, #1
 80053d6:	0020      	movs	r0, r4
 80053d8:	f005 fd5a 	bl	800ae90 <xTimerGenericCommand>
  HAL_UARTEx_ReceiveToIdle_IT(&huart1,(uint8_t*)EC200u_Rx_Buff, sizeof(EC200u_Rx_Buff));
 80053dc:	4922      	ldr	r1, [pc, #136]	; (8005468 <StartDefaultTask+0xac>)
 80053de:	4b23      	ldr	r3, [pc, #140]	; (800546c <StartDefaultTask+0xb0>)
 80053e0:	22c8      	movs	r2, #200	; 0xc8
 80053e2:	0018      	movs	r0, r3
 80053e4:	f004 f884 	bl	80094f0 <HAL_UARTEx_ReceiveToIdle_IT>

//  osDelay(1000);

  modem_initiate_cmd(MODEM_AT_CHECK);
 80053e8:	2000      	movs	r0, #0
 80053ea:	f7fd f875 	bl	80024d8 <modem_initiate_cmd>
  osDelay(300);
 80053ee:	2396      	movs	r3, #150	; 0x96
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	0018      	movs	r0, r3
 80053f4:	f004 f987 	bl	8009706 <osDelay>

  modem_initiate_cmd(MODEM_DISABLE_ECHO);
 80053f8:	2003      	movs	r0, #3
 80053fa:	f7fd f86d 	bl	80024d8 <modem_initiate_cmd>
  osDelay(300);
 80053fe:	2396      	movs	r3, #150	; 0x96
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	0018      	movs	r0, r3
 8005404:	f004 f97f 	bl	8009706 <osDelay>

  get_modem_info();
 8005408:	f7fd fa38 	bl	800287c <get_modem_info>

  modem_set_sim_configurations();
 800540c:	f7fd fa53 	bl	80028b6 <modem_set_sim_configurations>

  modem_mqtt_init();
 8005410:	f7fd fa7e 	bl	8002910 <modem_mqtt_init>
	modem_initiate_cmd(MODEM_GPS_GET_CURR_LOCATION);
	osDelay(500);

	#endif
    //osDelay(1000);
    if(telemetry_send_time)
 8005414:	4b16      	ldr	r3, [pc, #88]	; (8005470 <StartDefaultTask+0xb4>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d009      	beq.n	8005430 <StartDefaultTask+0x74>
    {
    	Msg_cnt++;
 800541c:	4b15      	ldr	r3, [pc, #84]	; (8005474 <StartDefaultTask+0xb8>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	4b14      	ldr	r3, [pc, #80]	; (8005474 <StartDefaultTask+0xb8>)
 8005424:	601a      	str	r2, [r3, #0]
    	modem_mqtt_publish();
 8005426:	f7fd fa98 	bl	800295a <modem_mqtt_publish>
    	telemetry_send_time=0;
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <StartDefaultTask+0xb4>)
 800542c:	2200      	movs	r2, #0
 800542e:	701a      	strb	r2, [r3, #0]
    }

    if( (mqtt_flag.change_on_mqtt_username ==1) && (mqtt_flag.change_on_mqtt_password==1) && (mqtt_flag.change_on_mqtt_clientid==1) )
 8005430:	4b11      	ldr	r3, [pc, #68]	; (8005478 <StartDefaultTask+0xbc>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d110      	bne.n	800545a <StartDefaultTask+0x9e>
 8005438:	4b0f      	ldr	r3, [pc, #60]	; (8005478 <StartDefaultTask+0xbc>)
 800543a:	785b      	ldrb	r3, [r3, #1]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d10c      	bne.n	800545a <StartDefaultTask+0x9e>
 8005440:	4b0d      	ldr	r3, [pc, #52]	; (8005478 <StartDefaultTask+0xbc>)
 8005442:	789b      	ldrb	r3, [r3, #2]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d108      	bne.n	800545a <StartDefaultTask+0x9e>
    {
    	modem_mqtt_disconnect();
 8005448:	f7fd fab4 	bl	80029b4 <modem_mqtt_disconnect>
    	modem_mqtt_connect();
 800544c:	f7fd fa94 	bl	8002978 <modem_mqtt_connect>
    	osDelay(2000);
 8005450:	23fa      	movs	r3, #250	; 0xfa
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	0018      	movs	r0, r3
 8005456:	f004 f956 	bl	8009706 <osDelay>
    }
    osDelay(100);
 800545a:	2064      	movs	r0, #100	; 0x64
 800545c:	f004 f953 	bl	8009706 <osDelay>
    if(telemetry_send_time)
 8005460:	e7d8      	b.n	8005414 <StartDefaultTask+0x58>
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	20000918 	.word	0x20000918
 8005468:	2000091c 	.word	0x2000091c
 800546c:	200007e4 	.word	0x200007e4
 8005470:	200009e8 	.word	0x200009e8
 8005474:	200009e4 	.word	0x200009e4
 8005478:	200004d0 	.word	0x200004d0

0800547c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a04      	ldr	r2, [pc, #16]	; (800549c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d101      	bne.n	8005492 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800548e:	f000 fae3 	bl	8005a58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005492:	46c0      	nop			; (mov r8, r8)
 8005494:	46bd      	mov	sp, r7
 8005496:	b002      	add	sp, #8
 8005498:	bd80      	pop	{r7, pc}
 800549a:	46c0      	nop			; (mov r8, r8)
 800549c:	40014800 	.word	0x40014800

080054a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80054a4:	b672      	cpsid	i
}
 80054a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80054a8:	e7fe      	b.n	80054a8 <Error_Handler+0x8>
	...

080054ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054b2:	4b15      	ldr	r3, [pc, #84]	; (8005508 <HAL_MspInit+0x5c>)
 80054b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054b6:	4b14      	ldr	r3, [pc, #80]	; (8005508 <HAL_MspInit+0x5c>)
 80054b8:	2101      	movs	r1, #1
 80054ba:	430a      	orrs	r2, r1
 80054bc:	641a      	str	r2, [r3, #64]	; 0x40
 80054be:	4b12      	ldr	r3, [pc, #72]	; (8005508 <HAL_MspInit+0x5c>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	2201      	movs	r2, #1
 80054c4:	4013      	ands	r3, r2
 80054c6:	607b      	str	r3, [r7, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054ca:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <HAL_MspInit+0x5c>)
 80054cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054ce:	4b0e      	ldr	r3, [pc, #56]	; (8005508 <HAL_MspInit+0x5c>)
 80054d0:	2180      	movs	r1, #128	; 0x80
 80054d2:	0549      	lsls	r1, r1, #21
 80054d4:	430a      	orrs	r2, r1
 80054d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80054d8:	4b0b      	ldr	r3, [pc, #44]	; (8005508 <HAL_MspInit+0x5c>)
 80054da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054dc:	2380      	movs	r3, #128	; 0x80
 80054de:	055b      	lsls	r3, r3, #21
 80054e0:	4013      	ands	r3, r2
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80054e6:	2302      	movs	r3, #2
 80054e8:	425b      	negs	r3, r3
 80054ea:	2200      	movs	r2, #0
 80054ec:	2103      	movs	r1, #3
 80054ee:	0018      	movs	r0, r3
 80054f0:	f000 fb6c 	bl	8005bcc <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80054f4:	23c0      	movs	r3, #192	; 0xc0
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	0018      	movs	r0, r3
 80054fa:	f000 fac9 	bl	8005a90 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054fe:	46c0      	nop			; (mov r8, r8)
 8005500:	46bd      	mov	sp, r7
 8005502:	b002      	add	sp, #8
 8005504:	bd80      	pop	{r7, pc}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	40021000 	.word	0x40021000

0800550c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800550c:	b590      	push	{r4, r7, lr}
 800550e:	b099      	sub	sp, #100	; 0x64
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005514:	234c      	movs	r3, #76	; 0x4c
 8005516:	18fb      	adds	r3, r7, r3
 8005518:	0018      	movs	r0, r3
 800551a:	2314      	movs	r3, #20
 800551c:	001a      	movs	r2, r3
 800551e:	2100      	movs	r1, #0
 8005520:	f007 ffde 	bl	800d4e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005524:	2418      	movs	r4, #24
 8005526:	193b      	adds	r3, r7, r4
 8005528:	0018      	movs	r0, r3
 800552a:	2334      	movs	r3, #52	; 0x34
 800552c:	001a      	movs	r2, r3
 800552e:	2100      	movs	r1, #0
 8005530:	f007 ffd6 	bl	800d4e0 <memset>
  if(huart->Instance==USART1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a4d      	ldr	r2, [pc, #308]	; (8005670 <HAL_UART_MspInit+0x164>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d146      	bne.n	80055cc <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800553e:	193b      	adds	r3, r7, r4
 8005540:	2201      	movs	r2, #1
 8005542:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005544:	193b      	adds	r3, r7, r4
 8005546:	2200      	movs	r2, #0
 8005548:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800554a:	193b      	adds	r3, r7, r4
 800554c:	0018      	movs	r0, r3
 800554e:	f001 fb0b 	bl	8006b68 <HAL_RCCEx_PeriphCLKConfig>
 8005552:	1e03      	subs	r3, r0, #0
 8005554:	d001      	beq.n	800555a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005556:	f7ff ffa3 	bl	80054a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800555a:	4b46      	ldr	r3, [pc, #280]	; (8005674 <HAL_UART_MspInit+0x168>)
 800555c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800555e:	4b45      	ldr	r3, [pc, #276]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005560:	2180      	movs	r1, #128	; 0x80
 8005562:	01c9      	lsls	r1, r1, #7
 8005564:	430a      	orrs	r2, r1
 8005566:	641a      	str	r2, [r3, #64]	; 0x40
 8005568:	4b42      	ldr	r3, [pc, #264]	; (8005674 <HAL_UART_MspInit+0x168>)
 800556a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800556c:	2380      	movs	r3, #128	; 0x80
 800556e:	01db      	lsls	r3, r3, #7
 8005570:	4013      	ands	r3, r2
 8005572:	617b      	str	r3, [r7, #20]
 8005574:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005576:	4b3f      	ldr	r3, [pc, #252]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005578:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800557a:	4b3e      	ldr	r3, [pc, #248]	; (8005674 <HAL_UART_MspInit+0x168>)
 800557c:	2104      	movs	r1, #4
 800557e:	430a      	orrs	r2, r1
 8005580:	635a      	str	r2, [r3, #52]	; 0x34
 8005582:	4b3c      	ldr	r3, [pc, #240]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005586:	2204      	movs	r2, #4
 8005588:	4013      	ands	r3, r2
 800558a:	613b      	str	r3, [r7, #16]
 800558c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800558e:	214c      	movs	r1, #76	; 0x4c
 8005590:	187b      	adds	r3, r7, r1
 8005592:	2230      	movs	r2, #48	; 0x30
 8005594:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005596:	187b      	adds	r3, r7, r1
 8005598:	2202      	movs	r2, #2
 800559a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559c:	187b      	adds	r3, r7, r1
 800559e:	2200      	movs	r2, #0
 80055a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055a2:	187b      	adds	r3, r7, r1
 80055a4:	2200      	movs	r2, #0
 80055a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80055a8:	187b      	adds	r3, r7, r1
 80055aa:	2201      	movs	r2, #1
 80055ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055ae:	187b      	adds	r3, r7, r1
 80055b0:	4a31      	ldr	r2, [pc, #196]	; (8005678 <HAL_UART_MspInit+0x16c>)
 80055b2:	0019      	movs	r1, r3
 80055b4:	0010      	movs	r0, r2
 80055b6:	f000 fbfb 	bl	8005db0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80055ba:	2200      	movs	r2, #0
 80055bc:	2103      	movs	r1, #3
 80055be:	201b      	movs	r0, #27
 80055c0:	f000 fb04 	bl	8005bcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80055c4:	201b      	movs	r0, #27
 80055c6:	f000 fb16 	bl	8005bf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80055ca:	e04c      	b.n	8005666 <HAL_UART_MspInit+0x15a>
  else if(huart->Instance==USART2)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a2a      	ldr	r2, [pc, #168]	; (800567c <HAL_UART_MspInit+0x170>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d147      	bne.n	8005666 <HAL_UART_MspInit+0x15a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80055d6:	2118      	movs	r1, #24
 80055d8:	187b      	adds	r3, r7, r1
 80055da:	2202      	movs	r2, #2
 80055dc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80055de:	187b      	adds	r3, r7, r1
 80055e0:	2200      	movs	r2, #0
 80055e2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055e4:	187b      	adds	r3, r7, r1
 80055e6:	0018      	movs	r0, r3
 80055e8:	f001 fabe 	bl	8006b68 <HAL_RCCEx_PeriphCLKConfig>
 80055ec:	1e03      	subs	r3, r0, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_UART_MspInit+0xe8>
      Error_Handler();
 80055f0:	f7ff ff56 	bl	80054a0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80055f4:	4b1f      	ldr	r3, [pc, #124]	; (8005674 <HAL_UART_MspInit+0x168>)
 80055f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055f8:	4b1e      	ldr	r3, [pc, #120]	; (8005674 <HAL_UART_MspInit+0x168>)
 80055fa:	2180      	movs	r1, #128	; 0x80
 80055fc:	0289      	lsls	r1, r1, #10
 80055fe:	430a      	orrs	r2, r1
 8005600:	63da      	str	r2, [r3, #60]	; 0x3c
 8005602:	4b1c      	ldr	r3, [pc, #112]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005604:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005606:	2380      	movs	r3, #128	; 0x80
 8005608:	029b      	lsls	r3, r3, #10
 800560a:	4013      	ands	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
 800560e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005610:	4b18      	ldr	r3, [pc, #96]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005612:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005614:	4b17      	ldr	r3, [pc, #92]	; (8005674 <HAL_UART_MspInit+0x168>)
 8005616:	2101      	movs	r1, #1
 8005618:	430a      	orrs	r2, r1
 800561a:	635a      	str	r2, [r3, #52]	; 0x34
 800561c:	4b15      	ldr	r3, [pc, #84]	; (8005674 <HAL_UART_MspInit+0x168>)
 800561e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005620:	2201      	movs	r2, #1
 8005622:	4013      	ands	r3, r2
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005628:	214c      	movs	r1, #76	; 0x4c
 800562a:	187b      	adds	r3, r7, r1
 800562c:	220c      	movs	r2, #12
 800562e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005630:	187b      	adds	r3, r7, r1
 8005632:	2202      	movs	r2, #2
 8005634:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005636:	187b      	adds	r3, r7, r1
 8005638:	2200      	movs	r2, #0
 800563a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800563c:	187b      	adds	r3, r7, r1
 800563e:	2200      	movs	r2, #0
 8005640:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8005642:	187b      	adds	r3, r7, r1
 8005644:	2201      	movs	r2, #1
 8005646:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005648:	187a      	adds	r2, r7, r1
 800564a:	23a0      	movs	r3, #160	; 0xa0
 800564c:	05db      	lsls	r3, r3, #23
 800564e:	0011      	movs	r1, r2
 8005650:	0018      	movs	r0, r3
 8005652:	f000 fbad 	bl	8005db0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8005656:	2200      	movs	r2, #0
 8005658:	2103      	movs	r1, #3
 800565a:	201c      	movs	r0, #28
 800565c:	f000 fab6 	bl	8005bcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005660:	201c      	movs	r0, #28
 8005662:	f000 fac8 	bl	8005bf6 <HAL_NVIC_EnableIRQ>
}
 8005666:	46c0      	nop			; (mov r8, r8)
 8005668:	46bd      	mov	sp, r7
 800566a:	b019      	add	sp, #100	; 0x64
 800566c:	bd90      	pop	{r4, r7, pc}
 800566e:	46c0      	nop			; (mov r8, r8)
 8005670:	40013800 	.word	0x40013800
 8005674:	40021000 	.word	0x40021000
 8005678:	50000800 	.word	0x50000800
 800567c:	40004400 	.word	0x40004400

08005680 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005680:	b5b0      	push	{r4, r5, r7, lr}
 8005682:	b08c      	sub	sp, #48	; 0x30
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8005688:	232b      	movs	r3, #43	; 0x2b
 800568a:	18fb      	adds	r3, r7, r3
 800568c:	2200      	movs	r2, #0
 800568e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8005690:	4b38      	ldr	r3, [pc, #224]	; (8005774 <HAL_InitTick+0xf4>)
 8005692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005694:	4b37      	ldr	r3, [pc, #220]	; (8005774 <HAL_InitTick+0xf4>)
 8005696:	2180      	movs	r1, #128	; 0x80
 8005698:	02c9      	lsls	r1, r1, #11
 800569a:	430a      	orrs	r2, r1
 800569c:	641a      	str	r2, [r3, #64]	; 0x40
 800569e:	4b35      	ldr	r3, [pc, #212]	; (8005774 <HAL_InitTick+0xf4>)
 80056a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056a2:	2380      	movs	r3, #128	; 0x80
 80056a4:	02db      	lsls	r3, r3, #11
 80056a6:	4013      	ands	r3, r2
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80056ac:	230c      	movs	r3, #12
 80056ae:	18fa      	adds	r2, r7, r3
 80056b0:	2410      	movs	r4, #16
 80056b2:	193b      	adds	r3, r7, r4
 80056b4:	0011      	movs	r1, r2
 80056b6:	0018      	movs	r0, r3
 80056b8:	f001 fa2c 	bl	8006b14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80056bc:	193b      	adds	r3, r7, r4
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM17 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80056c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d104      	bne.n	80056d2 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80056c8:	f001 fa0e 	bl	8006ae8 <HAL_RCC_GetPCLK1Freq>
 80056cc:	0003      	movs	r3, r0
 80056ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056d0:	e004      	b.n	80056dc <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80056d2:	f001 fa09 	bl	8006ae8 <HAL_RCC_GetPCLK1Freq>
 80056d6:	0003      	movs	r3, r0
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80056dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056de:	4926      	ldr	r1, [pc, #152]	; (8005778 <HAL_InitTick+0xf8>)
 80056e0:	0018      	movs	r0, r3
 80056e2:	f7fa fd2d 	bl	8000140 <__udivsi3>
 80056e6:	0003      	movs	r3, r0
 80056e8:	3b01      	subs	r3, #1
 80056ea:	623b      	str	r3, [r7, #32]

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80056ec:	4b23      	ldr	r3, [pc, #140]	; (800577c <HAL_InitTick+0xfc>)
 80056ee:	4a24      	ldr	r2, [pc, #144]	; (8005780 <HAL_InitTick+0x100>)
 80056f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80056f2:	4b22      	ldr	r3, [pc, #136]	; (800577c <HAL_InitTick+0xfc>)
 80056f4:	4a23      	ldr	r2, [pc, #140]	; (8005784 <HAL_InitTick+0x104>)
 80056f6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80056f8:	4b20      	ldr	r3, [pc, #128]	; (800577c <HAL_InitTick+0xfc>)
 80056fa:	6a3a      	ldr	r2, [r7, #32]
 80056fc:	605a      	str	r2, [r3, #4]
  htim17.Init.ClockDivision = 0;
 80056fe:	4b1f      	ldr	r3, [pc, #124]	; (800577c <HAL_InitTick+0xfc>)
 8005700:	2200      	movs	r2, #0
 8005702:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005704:	4b1d      	ldr	r3, [pc, #116]	; (800577c <HAL_InitTick+0xfc>)
 8005706:	2200      	movs	r2, #0
 8005708:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800570a:	4b1c      	ldr	r3, [pc, #112]	; (800577c <HAL_InitTick+0xfc>)
 800570c:	2200      	movs	r2, #0
 800570e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8005710:	252b      	movs	r5, #43	; 0x2b
 8005712:	197c      	adds	r4, r7, r5
 8005714:	4b19      	ldr	r3, [pc, #100]	; (800577c <HAL_InitTick+0xfc>)
 8005716:	0018      	movs	r0, r3
 8005718:	f001 fbde 	bl	8006ed8 <HAL_TIM_Base_Init>
 800571c:	0003      	movs	r3, r0
 800571e:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8005720:	197b      	adds	r3, r7, r5
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d11e      	bne.n	8005766 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8005728:	197c      	adds	r4, r7, r5
 800572a:	4b14      	ldr	r3, [pc, #80]	; (800577c <HAL_InitTick+0xfc>)
 800572c:	0018      	movs	r0, r3
 800572e:	f001 fc33 	bl	8006f98 <HAL_TIM_Base_Start_IT>
 8005732:	0003      	movs	r3, r0
 8005734:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8005736:	197b      	adds	r3, r7, r5
 8005738:	781b      	ldrb	r3, [r3, #0]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d113      	bne.n	8005766 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800573e:	2016      	movs	r0, #22
 8005740:	f000 fa59 	bl	8005bf6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b03      	cmp	r3, #3
 8005748:	d809      	bhi.n	800575e <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	0019      	movs	r1, r3
 8005750:	2016      	movs	r0, #22
 8005752:	f000 fa3b 	bl	8005bcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005756:	4b0c      	ldr	r3, [pc, #48]	; (8005788 <HAL_InitTick+0x108>)
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	e003      	b.n	8005766 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 800575e:	232b      	movs	r3, #43	; 0x2b
 8005760:	18fb      	adds	r3, r7, r3
 8005762:	2201      	movs	r2, #1
 8005764:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8005766:	232b      	movs	r3, #43	; 0x2b
 8005768:	18fb      	adds	r3, r7, r3
 800576a:	781b      	ldrb	r3, [r3, #0]
}
 800576c:	0018      	movs	r0, r3
 800576e:	46bd      	mov	sp, r7
 8005770:	b00c      	add	sp, #48	; 0x30
 8005772:	bdb0      	pop	{r4, r5, r7, pc}
 8005774:	40021000 	.word	0x40021000
 8005778:	000f4240 	.word	0x000f4240
 800577c:	200009ec 	.word	0x200009ec
 8005780:	40014800 	.word	0x40014800
 8005784:	000003e7 	.word	0x000003e7
 8005788:	20000010 	.word	0x20000010

0800578c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005790:	e7fe      	b.n	8005790 <NMI_Handler+0x4>

08005792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005796:	e7fe      	b.n	8005796 <HardFault_Handler+0x4>

08005798 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800579c:	2380      	movs	r3, #128	; 0x80
 800579e:	019b      	lsls	r3, r3, #6
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 fc69 	bl	8006078 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80057a6:	46c0      	nop			; (mov r8, r8)
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80057b0:	4b03      	ldr	r3, [pc, #12]	; (80057c0 <TIM17_IRQHandler+0x14>)
 80057b2:	0018      	movs	r0, r3
 80057b4:	f001 fc4c 	bl	8007050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80057b8:	46c0      	nop			; (mov r8, r8)
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	46c0      	nop			; (mov r8, r8)
 80057c0:	200009ec 	.word	0x200009ec

080057c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80057ca:	2300      	movs	r3, #0
 80057cc:	607b      	str	r3, [r7, #4]

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80057ce:	4b0e      	ldr	r3, [pc, #56]	; (8005808 <USART1_IRQHandler+0x44>)
 80057d0:	0018      	movs	r0, r3
 80057d2:	f001 ff05 	bl	80075e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  vTaskNotifyGiveFromISR(ModemRx_TaskHandle, &xHigherPriorityTaskWoken);
 80057d6:	4b0d      	ldr	r3, [pc, #52]	; (800580c <USART1_IRQHandler+0x48>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	1d3a      	adds	r2, r7, #4
 80057dc:	0011      	movs	r1, r2
 80057de:	0018      	movs	r0, r3
 80057e0:	f005 fa0a 	bl	800abf8 <vTaskNotifyGiveFromISR>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <USART1_IRQHandler+0x2e>
 80057ea:	4b09      	ldr	r3, [pc, #36]	; (8005810 <USART1_IRQHandler+0x4c>)
 80057ec:	2280      	movs	r2, #128	; 0x80
 80057ee:	0552      	lsls	r2, r2, #21
 80057f0:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_IT(&huart1,(uint8_t*)EC200u_Rx_Buff, sizeof(EC200u_Rx_Buff));
 80057f2:	4908      	ldr	r1, [pc, #32]	; (8005814 <USART1_IRQHandler+0x50>)
 80057f4:	4b04      	ldr	r3, [pc, #16]	; (8005808 <USART1_IRQHandler+0x44>)
 80057f6:	22c8      	movs	r2, #200	; 0xc8
 80057f8:	0018      	movs	r0, r3
 80057fa:	f003 fe79 	bl	80094f0 <HAL_UARTEx_ReceiveToIdle_IT>
//  memset(EC200u_Rx_Buff,0,sizeof(EC200u_Rx_Buff));
  /* USER CODE END USART1_IRQn 1 */
}
 80057fe:	46c0      	nop			; (mov r8, r8)
 8005800:	46bd      	mov	sp, r7
 8005802:	b002      	add	sp, #8
 8005804:	bd80      	pop	{r7, pc}
 8005806:	46c0      	nop			; (mov r8, r8)
 8005808:	200007e4 	.word	0x200007e4
 800580c:	20000910 	.word	0x20000910
 8005810:	e000ed04 	.word	0xe000ed04
 8005814:	2000091c 	.word	0x2000091c

08005818 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800581c:	4b03      	ldr	r3, [pc, #12]	; (800582c <USART2_IRQHandler+0x14>)
 800581e:	0018      	movs	r0, r3
 8005820:	f001 fede 	bl	80075e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005824:	46c0      	nop			; (mov r8, r8)
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	46c0      	nop			; (mov r8, r8)
 800582c:	20000878 	.word	0x20000878

08005830 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
  return 1;
 8005834:	2301      	movs	r3, #1
}
 8005836:	0018      	movs	r0, r3
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <_kill>:

int _kill(int pid, int sig)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005846:	f007 ff65 	bl	800d714 <__errno>
 800584a:	0003      	movs	r3, r0
 800584c:	2216      	movs	r2, #22
 800584e:	601a      	str	r2, [r3, #0]
  return -1;
 8005850:	2301      	movs	r3, #1
 8005852:	425b      	negs	r3, r3
}
 8005854:	0018      	movs	r0, r3
 8005856:	46bd      	mov	sp, r7
 8005858:	b002      	add	sp, #8
 800585a:	bd80      	pop	{r7, pc}

0800585c <_exit>:

void _exit (int status)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005864:	2301      	movs	r3, #1
 8005866:	425a      	negs	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	0011      	movs	r1, r2
 800586c:	0018      	movs	r0, r3
 800586e:	f7ff ffe5 	bl	800583c <_kill>
  while (1) {}    /* Make sure we hang here */
 8005872:	e7fe      	b.n	8005872 <_exit+0x16>

08005874 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005880:	2300      	movs	r3, #0
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	e00a      	b.n	800589c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005886:	e000      	b.n	800588a <_read+0x16>
 8005888:	bf00      	nop
 800588a:	0001      	movs	r1, r0
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	1c5a      	adds	r2, r3, #1
 8005890:	60ba      	str	r2, [r7, #8]
 8005892:	b2ca      	uxtb	r2, r1
 8005894:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	3301      	adds	r3, #1
 800589a:	617b      	str	r3, [r7, #20]
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	dbf0      	blt.n	8005886 <_read+0x12>
  }

  return len;
 80058a4:	687b      	ldr	r3, [r7, #4]
}
 80058a6:	0018      	movs	r0, r3
 80058a8:	46bd      	mov	sp, r7
 80058aa:	b006      	add	sp, #24
 80058ac:	bd80      	pop	{r7, pc}

080058ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b086      	sub	sp, #24
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	60f8      	str	r0, [r7, #12]
 80058b6:	60b9      	str	r1, [r7, #8]
 80058b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058ba:	2300      	movs	r3, #0
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	e009      	b.n	80058d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	1c5a      	adds	r2, r3, #1
 80058c4:	60ba      	str	r2, [r7, #8]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	0018      	movs	r0, r3
 80058ca:	e000      	b.n	80058ce <_write+0x20>
 80058cc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	3301      	adds	r3, #1
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	429a      	cmp	r2, r3
 80058da:	dbf1      	blt.n	80058c0 <_write+0x12>
  }
  return len;
 80058dc:	687b      	ldr	r3, [r7, #4]
}
 80058de:	0018      	movs	r0, r3
 80058e0:	46bd      	mov	sp, r7
 80058e2:	b006      	add	sp, #24
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <_close>:

int _close(int file)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b082      	sub	sp, #8
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80058ee:	2301      	movs	r3, #1
 80058f0:	425b      	negs	r3, r3
}
 80058f2:	0018      	movs	r0, r3
 80058f4:	46bd      	mov	sp, r7
 80058f6:	b002      	add	sp, #8
 80058f8:	bd80      	pop	{r7, pc}

080058fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b082      	sub	sp, #8
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2280      	movs	r2, #128	; 0x80
 8005908:	0192      	lsls	r2, r2, #6
 800590a:	605a      	str	r2, [r3, #4]
  return 0;
 800590c:	2300      	movs	r3, #0
}
 800590e:	0018      	movs	r0, r3
 8005910:	46bd      	mov	sp, r7
 8005912:	b002      	add	sp, #8
 8005914:	bd80      	pop	{r7, pc}

08005916 <_isatty>:

int _isatty(int file)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b082      	sub	sp, #8
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800591e:	2301      	movs	r3, #1
}
 8005920:	0018      	movs	r0, r3
 8005922:	46bd      	mov	sp, r7
 8005924:	b002      	add	sp, #8
 8005926:	bd80      	pop	{r7, pc}

08005928 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005934:	2300      	movs	r3, #0
}
 8005936:	0018      	movs	r0, r3
 8005938:	46bd      	mov	sp, r7
 800593a:	b004      	add	sp, #16
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005948:	4a14      	ldr	r2, [pc, #80]	; (800599c <_sbrk+0x5c>)
 800594a:	4b15      	ldr	r3, [pc, #84]	; (80059a0 <_sbrk+0x60>)
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005954:	4b13      	ldr	r3, [pc, #76]	; (80059a4 <_sbrk+0x64>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d102      	bne.n	8005962 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800595c:	4b11      	ldr	r3, [pc, #68]	; (80059a4 <_sbrk+0x64>)
 800595e:	4a12      	ldr	r2, [pc, #72]	; (80059a8 <_sbrk+0x68>)
 8005960:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005962:	4b10      	ldr	r3, [pc, #64]	; (80059a4 <_sbrk+0x64>)
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	18d3      	adds	r3, r2, r3
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	429a      	cmp	r2, r3
 800596e:	d207      	bcs.n	8005980 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005970:	f007 fed0 	bl	800d714 <__errno>
 8005974:	0003      	movs	r3, r0
 8005976:	220c      	movs	r2, #12
 8005978:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800597a:	2301      	movs	r3, #1
 800597c:	425b      	negs	r3, r3
 800597e:	e009      	b.n	8005994 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005980:	4b08      	ldr	r3, [pc, #32]	; (80059a4 <_sbrk+0x64>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005986:	4b07      	ldr	r3, [pc, #28]	; (80059a4 <_sbrk+0x64>)
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	18d2      	adds	r2, r2, r3
 800598e:	4b05      	ldr	r3, [pc, #20]	; (80059a4 <_sbrk+0x64>)
 8005990:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005992:	68fb      	ldr	r3, [r7, #12]
}
 8005994:	0018      	movs	r0, r3
 8005996:	46bd      	mov	sp, r7
 8005998:	b006      	add	sp, #24
 800599a:	bd80      	pop	{r7, pc}
 800599c:	20009000 	.word	0x20009000
 80059a0:	00000400 	.word	0x00000400
 80059a4:	20000a38 	.word	0x20000a38
 80059a8:	200028b0 	.word	0x200028b0

080059ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 80059b0:	4b03      	ldr	r3, [pc, #12]	; (80059c0 <SystemInit+0x14>)
 80059b2:	2280      	movs	r2, #128	; 0x80
 80059b4:	0512      	lsls	r2, r2, #20
 80059b6:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059b8:	46c0      	nop			; (mov r8, r8)
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	46c0      	nop			; (mov r8, r8)
 80059c0:	e000ed00 	.word	0xe000ed00

080059c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80059c4:	480d      	ldr	r0, [pc, #52]	; (80059fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80059c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80059c8:	f7ff fff0 	bl	80059ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80059cc:	480c      	ldr	r0, [pc, #48]	; (8005a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80059ce:	490d      	ldr	r1, [pc, #52]	; (8005a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80059d0:	4a0d      	ldr	r2, [pc, #52]	; (8005a08 <LoopForever+0xe>)
  movs r3, #0
 80059d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059d4:	e002      	b.n	80059dc <LoopCopyDataInit>

080059d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059da:	3304      	adds	r3, #4

080059dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059e0:	d3f9      	bcc.n	80059d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059e2:	4a0a      	ldr	r2, [pc, #40]	; (8005a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80059e4:	4c0a      	ldr	r4, [pc, #40]	; (8005a10 <LoopForever+0x16>)
  movs r3, #0
 80059e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059e8:	e001      	b.n	80059ee <LoopFillZerobss>

080059ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059ec:	3204      	adds	r2, #4

080059ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059f0:	d3fb      	bcc.n	80059ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80059f2:	f007 fe95 	bl	800d720 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80059f6:	f7ff fb31 	bl	800505c <main>

080059fa <LoopForever>:

LoopForever:
  b LoopForever
 80059fa:	e7fe      	b.n	80059fa <LoopForever>
  ldr   r0, =_estack
 80059fc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005a04:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8005a08:	08010f90 	.word	0x08010f90
  ldr r2, =_sbss
 8005a0c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8005a10:	200028ac 	.word	0x200028ac

08005a14 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005a14:	e7fe      	b.n	8005a14 <ADC1_COMP_IRQHandler>
	...

08005a18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005a1e:	1dfb      	adds	r3, r7, #7
 8005a20:	2200      	movs	r2, #0
 8005a22:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a24:	4b0b      	ldr	r3, [pc, #44]	; (8005a54 <HAL_Init+0x3c>)
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	4b0a      	ldr	r3, [pc, #40]	; (8005a54 <HAL_Init+0x3c>)
 8005a2a:	2180      	movs	r1, #128	; 0x80
 8005a2c:	0049      	lsls	r1, r1, #1
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a32:	2003      	movs	r0, #3
 8005a34:	f7ff fe24 	bl	8005680 <HAL_InitTick>
 8005a38:	1e03      	subs	r3, r0, #0
 8005a3a:	d003      	beq.n	8005a44 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005a3c:	1dfb      	adds	r3, r7, #7
 8005a3e:	2201      	movs	r2, #1
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	e001      	b.n	8005a48 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005a44:	f7ff fd32 	bl	80054ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005a48:	1dfb      	adds	r3, r7, #7
 8005a4a:	781b      	ldrb	r3, [r3, #0]
}
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	b002      	add	sp, #8
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40022000 	.word	0x40022000

08005a58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005a5c:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <HAL_IncTick+0x1c>)
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	001a      	movs	r2, r3
 8005a62:	4b05      	ldr	r3, [pc, #20]	; (8005a78 <HAL_IncTick+0x20>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	18d2      	adds	r2, r2, r3
 8005a68:	4b03      	ldr	r3, [pc, #12]	; (8005a78 <HAL_IncTick+0x20>)
 8005a6a:	601a      	str	r2, [r3, #0]
}
 8005a6c:	46c0      	nop			; (mov r8, r8)
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	20000014 	.word	0x20000014
 8005a78:	20000a3c 	.word	0x20000a3c

08005a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8005a80:	4b02      	ldr	r3, [pc, #8]	; (8005a8c <HAL_GetTick+0x10>)
 8005a82:	681b      	ldr	r3, [r3, #0]
}
 8005a84:	0018      	movs	r0, r3
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	46c0      	nop			; (mov r8, r8)
 8005a8c:	20000a3c 	.word	0x20000a3c

08005a90 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8005a98:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a06      	ldr	r2, [pc, #24]	; (8005ab8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	0019      	movs	r1, r3
 8005aa2:	4b04      	ldr	r3, [pc, #16]	; (8005ab4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]
}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b002      	add	sp, #8
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	46c0      	nop			; (mov r8, r8)
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	fffff9ff 	.word	0xfffff9ff

08005abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	0002      	movs	r2, r0
 8005ac4:	1dfb      	adds	r3, r7, #7
 8005ac6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005ac8:	1dfb      	adds	r3, r7, #7
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	2b7f      	cmp	r3, #127	; 0x7f
 8005ace:	d809      	bhi.n	8005ae4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ad0:	1dfb      	adds	r3, r7, #7
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	001a      	movs	r2, r3
 8005ad6:	231f      	movs	r3, #31
 8005ad8:	401a      	ands	r2, r3
 8005ada:	4b04      	ldr	r3, [pc, #16]	; (8005aec <__NVIC_EnableIRQ+0x30>)
 8005adc:	2101      	movs	r1, #1
 8005ade:	4091      	lsls	r1, r2
 8005ae0:	000a      	movs	r2, r1
 8005ae2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005ae4:	46c0      	nop			; (mov r8, r8)
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	b002      	add	sp, #8
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	e000e100 	.word	0xe000e100

08005af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005af0:	b590      	push	{r4, r7, lr}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	0002      	movs	r2, r0
 8005af8:	6039      	str	r1, [r7, #0]
 8005afa:	1dfb      	adds	r3, r7, #7
 8005afc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005afe:	1dfb      	adds	r3, r7, #7
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	2b7f      	cmp	r3, #127	; 0x7f
 8005b04:	d828      	bhi.n	8005b58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005b06:	4a2f      	ldr	r2, [pc, #188]	; (8005bc4 <__NVIC_SetPriority+0xd4>)
 8005b08:	1dfb      	adds	r3, r7, #7
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	b25b      	sxtb	r3, r3
 8005b0e:	089b      	lsrs	r3, r3, #2
 8005b10:	33c0      	adds	r3, #192	; 0xc0
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	589b      	ldr	r3, [r3, r2]
 8005b16:	1dfa      	adds	r2, r7, #7
 8005b18:	7812      	ldrb	r2, [r2, #0]
 8005b1a:	0011      	movs	r1, r2
 8005b1c:	2203      	movs	r2, #3
 8005b1e:	400a      	ands	r2, r1
 8005b20:	00d2      	lsls	r2, r2, #3
 8005b22:	21ff      	movs	r1, #255	; 0xff
 8005b24:	4091      	lsls	r1, r2
 8005b26:	000a      	movs	r2, r1
 8005b28:	43d2      	mvns	r2, r2
 8005b2a:	401a      	ands	r2, r3
 8005b2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	019b      	lsls	r3, r3, #6
 8005b32:	22ff      	movs	r2, #255	; 0xff
 8005b34:	401a      	ands	r2, r3
 8005b36:	1dfb      	adds	r3, r7, #7
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	4003      	ands	r3, r0
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005b44:	481f      	ldr	r0, [pc, #124]	; (8005bc4 <__NVIC_SetPriority+0xd4>)
 8005b46:	1dfb      	adds	r3, r7, #7
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	b25b      	sxtb	r3, r3
 8005b4c:	089b      	lsrs	r3, r3, #2
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	33c0      	adds	r3, #192	; 0xc0
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005b56:	e031      	b.n	8005bbc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005b58:	4a1b      	ldr	r2, [pc, #108]	; (8005bc8 <__NVIC_SetPriority+0xd8>)
 8005b5a:	1dfb      	adds	r3, r7, #7
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	0019      	movs	r1, r3
 8005b60:	230f      	movs	r3, #15
 8005b62:	400b      	ands	r3, r1
 8005b64:	3b08      	subs	r3, #8
 8005b66:	089b      	lsrs	r3, r3, #2
 8005b68:	3306      	adds	r3, #6
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	18d3      	adds	r3, r2, r3
 8005b6e:	3304      	adds	r3, #4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	1dfa      	adds	r2, r7, #7
 8005b74:	7812      	ldrb	r2, [r2, #0]
 8005b76:	0011      	movs	r1, r2
 8005b78:	2203      	movs	r2, #3
 8005b7a:	400a      	ands	r2, r1
 8005b7c:	00d2      	lsls	r2, r2, #3
 8005b7e:	21ff      	movs	r1, #255	; 0xff
 8005b80:	4091      	lsls	r1, r2
 8005b82:	000a      	movs	r2, r1
 8005b84:	43d2      	mvns	r2, r2
 8005b86:	401a      	ands	r2, r3
 8005b88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	019b      	lsls	r3, r3, #6
 8005b8e:	22ff      	movs	r2, #255	; 0xff
 8005b90:	401a      	ands	r2, r3
 8005b92:	1dfb      	adds	r3, r7, #7
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	0018      	movs	r0, r3
 8005b98:	2303      	movs	r3, #3
 8005b9a:	4003      	ands	r3, r0
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ba0:	4809      	ldr	r0, [pc, #36]	; (8005bc8 <__NVIC_SetPriority+0xd8>)
 8005ba2:	1dfb      	adds	r3, r7, #7
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	001c      	movs	r4, r3
 8005ba8:	230f      	movs	r3, #15
 8005baa:	4023      	ands	r3, r4
 8005bac:	3b08      	subs	r3, #8
 8005bae:	089b      	lsrs	r3, r3, #2
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	3306      	adds	r3, #6
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	18c3      	adds	r3, r0, r3
 8005bb8:	3304      	adds	r3, #4
 8005bba:	601a      	str	r2, [r3, #0]
}
 8005bbc:	46c0      	nop			; (mov r8, r8)
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	b003      	add	sp, #12
 8005bc2:	bd90      	pop	{r4, r7, pc}
 8005bc4:	e000e100 	.word	0xe000e100
 8005bc8:	e000ed00 	.word	0xe000ed00

08005bcc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	210f      	movs	r1, #15
 8005bd8:	187b      	adds	r3, r7, r1
 8005bda:	1c02      	adds	r2, r0, #0
 8005bdc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	187b      	adds	r3, r7, r1
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	b25b      	sxtb	r3, r3
 8005be6:	0011      	movs	r1, r2
 8005be8:	0018      	movs	r0, r3
 8005bea:	f7ff ff81 	bl	8005af0 <__NVIC_SetPriority>
}
 8005bee:	46c0      	nop			; (mov r8, r8)
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	b004      	add	sp, #16
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b082      	sub	sp, #8
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	0002      	movs	r2, r0
 8005bfe:	1dfb      	adds	r3, r7, #7
 8005c00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c02:	1dfb      	adds	r3, r7, #7
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	b25b      	sxtb	r3, r3
 8005c08:	0018      	movs	r0, r3
 8005c0a:	f7ff ff57 	bl	8005abc <__NVIC_EnableIRQ>
}
 8005c0e:	46c0      	nop			; (mov r8, r8)
 8005c10:	46bd      	mov	sp, r7
 8005c12:	b002      	add	sp, #8
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e050      	b.n	8005ccc <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2225      	movs	r2, #37	; 0x25
 8005c2e:	5c9b      	ldrb	r3, [r3, r2]
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d008      	beq.n	8005c48 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2204      	movs	r2, #4
 8005c3a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2224      	movs	r2, #36	; 0x24
 8005c40:	2100      	movs	r1, #0
 8005c42:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e041      	b.n	8005ccc <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	210e      	movs	r1, #14
 8005c54:	438a      	bics	r2, r1
 8005c56:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c62:	491c      	ldr	r1, [pc, #112]	; (8005cd4 <HAL_DMA_Abort+0xbc>)
 8005c64:	400a      	ands	r2, r1
 8005c66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2101      	movs	r1, #1
 8005c74:	438a      	bics	r2, r1
 8005c76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8005c78:	4b17      	ldr	r3, [pc, #92]	; (8005cd8 <HAL_DMA_Abort+0xc0>)
 8005c7a:	6859      	ldr	r1, [r3, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c80:	221c      	movs	r2, #28
 8005c82:	4013      	ands	r3, r2
 8005c84:	2201      	movs	r2, #1
 8005c86:	409a      	lsls	r2, r3
 8005c88:	4b13      	ldr	r3, [pc, #76]	; (8005cd8 <HAL_DMA_Abort+0xc0>)
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005c96:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00c      	beq.n	8005cba <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005caa:	490a      	ldr	r1, [pc, #40]	; (8005cd4 <HAL_DMA_Abort+0xbc>)
 8005cac:	400a      	ands	r2, r1
 8005cae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005cb8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2225      	movs	r2, #37	; 0x25
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2224      	movs	r2, #36	; 0x24
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	0018      	movs	r0, r3
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b002      	add	sp, #8
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	fffffeff 	.word	0xfffffeff
 8005cd8:	40020000 	.word	0x40020000

08005cdc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce4:	210f      	movs	r1, #15
 8005ce6:	187b      	adds	r3, r7, r1
 8005ce8:	2200      	movs	r2, #0
 8005cea:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2225      	movs	r2, #37	; 0x25
 8005cf0:	5c9b      	ldrb	r3, [r3, r2]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d006      	beq.n	8005d06 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2204      	movs	r2, #4
 8005cfc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005cfe:	187b      	adds	r3, r7, r1
 8005d00:	2201      	movs	r2, #1
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e049      	b.n	8005d9a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	210e      	movs	r1, #14
 8005d12:	438a      	bics	r2, r1
 8005d14:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2101      	movs	r1, #1
 8005d22:	438a      	bics	r2, r1
 8005d24:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d30:	491d      	ldr	r1, [pc, #116]	; (8005da8 <HAL_DMA_Abort_IT+0xcc>)
 8005d32:	400a      	ands	r2, r1
 8005d34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005d36:	4b1d      	ldr	r3, [pc, #116]	; (8005dac <HAL_DMA_Abort_IT+0xd0>)
 8005d38:	6859      	ldr	r1, [r3, #4]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	221c      	movs	r2, #28
 8005d40:	4013      	ands	r3, r2
 8005d42:	2201      	movs	r2, #1
 8005d44:	409a      	lsls	r2, r3
 8005d46:	4b19      	ldr	r3, [pc, #100]	; (8005dac <HAL_DMA_Abort_IT+0xd0>)
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005d54:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00c      	beq.n	8005d78 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d68:	490f      	ldr	r1, [pc, #60]	; (8005da8 <HAL_DMA_Abort_IT+0xcc>)
 8005d6a:	400a      	ands	r2, r1
 8005d6c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d76:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2225      	movs	r2, #37	; 0x25
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2224      	movs	r2, #36	; 0x24
 8005d84:	2100      	movs	r1, #0
 8005d86:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d004      	beq.n	8005d9a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	0010      	movs	r0, r2
 8005d98:	4798      	blx	r3
    }
  }
  return status;
 8005d9a:	230f      	movs	r3, #15
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	781b      	ldrb	r3, [r3, #0]
}
 8005da0:	0018      	movs	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	b004      	add	sp, #16
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	fffffeff 	.word	0xfffffeff
 8005dac:	40020000 	.word	0x40020000

08005db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dbe:	e147      	b.n	8006050 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4091      	lsls	r1, r2
 8005dca:	000a      	movs	r2, r1
 8005dcc:	4013      	ands	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d100      	bne.n	8005dd8 <HAL_GPIO_Init+0x28>
 8005dd6:	e138      	b.n	800604a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2203      	movs	r2, #3
 8005dde:	4013      	ands	r3, r2
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d005      	beq.n	8005df0 <HAL_GPIO_Init+0x40>
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	2203      	movs	r2, #3
 8005dea:	4013      	ands	r3, r2
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d130      	bne.n	8005e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	409a      	lsls	r2, r3
 8005dfe:	0013      	movs	r3, r2
 8005e00:	43da      	mvns	r2, r3
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	4013      	ands	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	68da      	ldr	r2, [r3, #12]
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	005b      	lsls	r3, r3, #1
 8005e10:	409a      	lsls	r2, r3
 8005e12:	0013      	movs	r3, r2
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e26:	2201      	movs	r2, #1
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	409a      	lsls	r2, r3
 8005e2c:	0013      	movs	r3, r2
 8005e2e:	43da      	mvns	r2, r3
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	4013      	ands	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	091b      	lsrs	r3, r3, #4
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	401a      	ands	r2, r3
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	409a      	lsls	r2, r3
 8005e44:	0013      	movs	r3, r2
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2203      	movs	r2, #3
 8005e58:	4013      	ands	r3, r2
 8005e5a:	2b03      	cmp	r3, #3
 8005e5c:	d017      	beq.n	8005e8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	2203      	movs	r2, #3
 8005e6a:	409a      	lsls	r2, r3
 8005e6c:	0013      	movs	r3, r2
 8005e6e:	43da      	mvns	r2, r3
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	4013      	ands	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	689a      	ldr	r2, [r3, #8]
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	409a      	lsls	r2, r3
 8005e80:	0013      	movs	r3, r2
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2203      	movs	r2, #3
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d123      	bne.n	8005ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	08da      	lsrs	r2, r3, #3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	3208      	adds	r2, #8
 8005ea2:	0092      	lsls	r2, r2, #2
 8005ea4:	58d3      	ldr	r3, [r2, r3]
 8005ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	2207      	movs	r2, #7
 8005eac:	4013      	ands	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	220f      	movs	r2, #15
 8005eb2:	409a      	lsls	r2, r3
 8005eb4:	0013      	movs	r3, r2
 8005eb6:	43da      	mvns	r2, r3
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	691a      	ldr	r2, [r3, #16]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	2107      	movs	r1, #7
 8005ec6:	400b      	ands	r3, r1
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	409a      	lsls	r2, r3
 8005ecc:	0013      	movs	r3, r2
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	08da      	lsrs	r2, r3, #3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3208      	adds	r2, #8
 8005edc:	0092      	lsls	r2, r2, #2
 8005ede:	6939      	ldr	r1, [r7, #16]
 8005ee0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	2203      	movs	r2, #3
 8005eee:	409a      	lsls	r2, r3
 8005ef0:	0013      	movs	r3, r2
 8005ef2:	43da      	mvns	r2, r3
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	2203      	movs	r2, #3
 8005f00:	401a      	ands	r2, r3
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	409a      	lsls	r2, r3
 8005f08:	0013      	movs	r3, r2
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	23c0      	movs	r3, #192	; 0xc0
 8005f1c:	029b      	lsls	r3, r3, #10
 8005f1e:	4013      	ands	r3, r2
 8005f20:	d100      	bne.n	8005f24 <HAL_GPIO_Init+0x174>
 8005f22:	e092      	b.n	800604a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005f24:	4a50      	ldr	r2, [pc, #320]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	089b      	lsrs	r3, r3, #2
 8005f2a:	3318      	adds	r3, #24
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	589b      	ldr	r3, [r3, r2]
 8005f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2203      	movs	r2, #3
 8005f36:	4013      	ands	r3, r2
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	220f      	movs	r2, #15
 8005f3c:	409a      	lsls	r2, r3
 8005f3e:	0013      	movs	r3, r2
 8005f40:	43da      	mvns	r2, r3
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	4013      	ands	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	23a0      	movs	r3, #160	; 0xa0
 8005f4c:	05db      	lsls	r3, r3, #23
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d013      	beq.n	8005f7a <HAL_GPIO_Init+0x1ca>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a45      	ldr	r2, [pc, #276]	; (800606c <HAL_GPIO_Init+0x2bc>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d00d      	beq.n	8005f76 <HAL_GPIO_Init+0x1c6>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a44      	ldr	r2, [pc, #272]	; (8006070 <HAL_GPIO_Init+0x2c0>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d007      	beq.n	8005f72 <HAL_GPIO_Init+0x1c2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a43      	ldr	r2, [pc, #268]	; (8006074 <HAL_GPIO_Init+0x2c4>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d101      	bne.n	8005f6e <HAL_GPIO_Init+0x1be>
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e006      	b.n	8005f7c <HAL_GPIO_Init+0x1cc>
 8005f6e:	2305      	movs	r3, #5
 8005f70:	e004      	b.n	8005f7c <HAL_GPIO_Init+0x1cc>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e002      	b.n	8005f7c <HAL_GPIO_Init+0x1cc>
 8005f76:	2301      	movs	r3, #1
 8005f78:	e000      	b.n	8005f7c <HAL_GPIO_Init+0x1cc>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	2103      	movs	r1, #3
 8005f80:	400a      	ands	r2, r1
 8005f82:	00d2      	lsls	r2, r2, #3
 8005f84:	4093      	lsls	r3, r2
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005f8c:	4936      	ldr	r1, [pc, #216]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	089b      	lsrs	r3, r3, #2
 8005f92:	3318      	adds	r3, #24
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f9a:	4b33      	ldr	r3, [pc, #204]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	43da      	mvns	r2, r3
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	2380      	movs	r3, #128	; 0x80
 8005fb0:	035b      	lsls	r3, r3, #13
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	d003      	beq.n	8005fbe <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005fbe:	4b2a      	ldr	r3, [pc, #168]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005fc4:	4b28      	ldr	r3, [pc, #160]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	43da      	mvns	r2, r3
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	2380      	movs	r3, #128	; 0x80
 8005fda:	039b      	lsls	r3, r3, #14
 8005fdc:	4013      	ands	r3, r2
 8005fde:	d003      	beq.n	8005fe8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005fe8:	4b1f      	ldr	r3, [pc, #124]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005fee:	4a1e      	ldr	r2, [pc, #120]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8005ff0:	2384      	movs	r3, #132	; 0x84
 8005ff2:	58d3      	ldr	r3, [r2, r3]
 8005ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	43da      	mvns	r2, r3
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	2380      	movs	r3, #128	; 0x80
 8006006:	029b      	lsls	r3, r3, #10
 8006008:	4013      	ands	r3, r2
 800600a:	d003      	beq.n	8006014 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006014:	4914      	ldr	r1, [pc, #80]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8006016:	2284      	movs	r2, #132	; 0x84
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800601c:	4a12      	ldr	r2, [pc, #72]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 800601e:	2380      	movs	r3, #128	; 0x80
 8006020:	58d3      	ldr	r3, [r2, r3]
 8006022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	43da      	mvns	r2, r3
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	4013      	ands	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	685a      	ldr	r2, [r3, #4]
 8006032:	2380      	movs	r3, #128	; 0x80
 8006034:	025b      	lsls	r3, r3, #9
 8006036:	4013      	ands	r3, r2
 8006038:	d003      	beq.n	8006042 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006042:	4909      	ldr	r1, [pc, #36]	; (8006068 <HAL_GPIO_Init+0x2b8>)
 8006044:	2280      	movs	r2, #128	; 0x80
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	3301      	adds	r3, #1
 800604e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	40da      	lsrs	r2, r3
 8006058:	1e13      	subs	r3, r2, #0
 800605a:	d000      	beq.n	800605e <HAL_GPIO_Init+0x2ae>
 800605c:	e6b0      	b.n	8005dc0 <HAL_GPIO_Init+0x10>
  }
}
 800605e:	46c0      	nop			; (mov r8, r8)
 8006060:	46c0      	nop			; (mov r8, r8)
 8006062:	46bd      	mov	sp, r7
 8006064:	b006      	add	sp, #24
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40021800 	.word	0x40021800
 800606c:	50000400 	.word	0x50000400
 8006070:	50000800 	.word	0x50000800
 8006074:	50000c00 	.word	0x50000c00

08006078 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	0002      	movs	r2, r0
 8006080:	1dbb      	adds	r3, r7, #6
 8006082:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8006084:	4b10      	ldr	r3, [pc, #64]	; (80060c8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	1dba      	adds	r2, r7, #6
 800608a:	8812      	ldrh	r2, [r2, #0]
 800608c:	4013      	ands	r3, r2
 800608e:	d008      	beq.n	80060a2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006090:	4b0d      	ldr	r3, [pc, #52]	; (80060c8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006092:	1dba      	adds	r2, r7, #6
 8006094:	8812      	ldrh	r2, [r2, #0]
 8006096:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006098:	1dbb      	adds	r3, r7, #6
 800609a:	881b      	ldrh	r3, [r3, #0]
 800609c:	0018      	movs	r0, r3
 800609e:	f000 f815 	bl	80060cc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80060a2:	4b09      	ldr	r3, [pc, #36]	; (80060c8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	1dba      	adds	r2, r7, #6
 80060a8:	8812      	ldrh	r2, [r2, #0]
 80060aa:	4013      	ands	r3, r2
 80060ac:	d008      	beq.n	80060c0 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80060ae:	4b06      	ldr	r3, [pc, #24]	; (80060c8 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80060b0:	1dba      	adds	r2, r7, #6
 80060b2:	8812      	ldrh	r2, [r2, #0]
 80060b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80060b6:	1dbb      	adds	r3, r7, #6
 80060b8:	881b      	ldrh	r3, [r3, #0]
 80060ba:	0018      	movs	r0, r3
 80060bc:	f000 f810 	bl	80060e0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80060c0:	46c0      	nop			; (mov r8, r8)
 80060c2:	46bd      	mov	sp, r7
 80060c4:	b002      	add	sp, #8
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	40021800 	.word	0x40021800

080060cc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	0002      	movs	r2, r0
 80060d4:	1dbb      	adds	r3, r7, #6
 80060d6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80060d8:	46c0      	nop			; (mov r8, r8)
 80060da:	46bd      	mov	sp, r7
 80060dc:	b002      	add	sp, #8
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	0002      	movs	r2, r0
 80060e8:	1dbb      	adds	r3, r7, #6
 80060ea:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80060ec:	46c0      	nop			; (mov r8, r8)
 80060ee:	46bd      	mov	sp, r7
 80060f0:	b002      	add	sp, #8
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80060fc:	4b19      	ldr	r3, [pc, #100]	; (8006164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a19      	ldr	r2, [pc, #100]	; (8006168 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8006102:	4013      	ands	r3, r2
 8006104:	0019      	movs	r1, r3
 8006106:	4b17      	ldr	r3, [pc, #92]	; (8006164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	430a      	orrs	r2, r1
 800610c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	2380      	movs	r3, #128	; 0x80
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	429a      	cmp	r2, r3
 8006116:	d11f      	bne.n	8006158 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006118:	4b14      	ldr	r3, [pc, #80]	; (800616c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	0013      	movs	r3, r2
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	189b      	adds	r3, r3, r2
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	4912      	ldr	r1, [pc, #72]	; (8006170 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006126:	0018      	movs	r0, r3
 8006128:	f7fa f80a 	bl	8000140 <__udivsi3>
 800612c:	0003      	movs	r3, r0
 800612e:	3301      	adds	r3, #1
 8006130:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006132:	e008      	b.n	8006146 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	3b01      	subs	r3, #1
 800613e:	60fb      	str	r3, [r7, #12]
 8006140:	e001      	b.n	8006146 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e009      	b.n	800615a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006148:	695a      	ldr	r2, [r3, #20]
 800614a:	2380      	movs	r3, #128	; 0x80
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	401a      	ands	r2, r3
 8006150:	2380      	movs	r3, #128	; 0x80
 8006152:	00db      	lsls	r3, r3, #3
 8006154:	429a      	cmp	r2, r3
 8006156:	d0ed      	beq.n	8006134 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	0018      	movs	r0, r3
 800615c:	46bd      	mov	sp, r7
 800615e:	b004      	add	sp, #16
 8006160:	bd80      	pop	{r7, pc}
 8006162:	46c0      	nop			; (mov r8, r8)
 8006164:	40007000 	.word	0x40007000
 8006168:	fffff9ff 	.word	0xfffff9ff
 800616c:	2000000c 	.word	0x2000000c
 8006170:	000f4240 	.word	0x000f4240

08006174 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006178:	4b03      	ldr	r3, [pc, #12]	; (8006188 <LL_RCC_GetAPB1Prescaler+0x14>)
 800617a:	689a      	ldr	r2, [r3, #8]
 800617c:	23e0      	movs	r3, #224	; 0xe0
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4013      	ands	r3, r2
}
 8006182:	0018      	movs	r0, r3
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40021000 	.word	0x40021000

0800618c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b088      	sub	sp, #32
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e2fe      	b.n	800679c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2201      	movs	r2, #1
 80061a4:	4013      	ands	r3, r2
 80061a6:	d100      	bne.n	80061aa <HAL_RCC_OscConfig+0x1e>
 80061a8:	e07c      	b.n	80062a4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061aa:	4bc3      	ldr	r3, [pc, #780]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2238      	movs	r2, #56	; 0x38
 80061b0:	4013      	ands	r3, r2
 80061b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061b4:	4bc0      	ldr	r3, [pc, #768]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	2203      	movs	r2, #3
 80061ba:	4013      	ands	r3, r2
 80061bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	2b10      	cmp	r3, #16
 80061c2:	d102      	bne.n	80061ca <HAL_RCC_OscConfig+0x3e>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	d002      	beq.n	80061d0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	2b08      	cmp	r3, #8
 80061ce:	d10b      	bne.n	80061e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061d0:	4bb9      	ldr	r3, [pc, #740]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	2380      	movs	r3, #128	; 0x80
 80061d6:	029b      	lsls	r3, r3, #10
 80061d8:	4013      	ands	r3, r2
 80061da:	d062      	beq.n	80062a2 <HAL_RCC_OscConfig+0x116>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d15e      	bne.n	80062a2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e2d9      	b.n	800679c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	025b      	lsls	r3, r3, #9
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d107      	bne.n	8006204 <HAL_RCC_OscConfig+0x78>
 80061f4:	4bb0      	ldr	r3, [pc, #704]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4baf      	ldr	r3, [pc, #700]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80061fa:	2180      	movs	r1, #128	; 0x80
 80061fc:	0249      	lsls	r1, r1, #9
 80061fe:	430a      	orrs	r2, r1
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	e020      	b.n	8006246 <HAL_RCC_OscConfig+0xba>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	23a0      	movs	r3, #160	; 0xa0
 800620a:	02db      	lsls	r3, r3, #11
 800620c:	429a      	cmp	r2, r3
 800620e:	d10e      	bne.n	800622e <HAL_RCC_OscConfig+0xa2>
 8006210:	4ba9      	ldr	r3, [pc, #676]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	4ba8      	ldr	r3, [pc, #672]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006216:	2180      	movs	r1, #128	; 0x80
 8006218:	02c9      	lsls	r1, r1, #11
 800621a:	430a      	orrs	r2, r1
 800621c:	601a      	str	r2, [r3, #0]
 800621e:	4ba6      	ldr	r3, [pc, #664]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	4ba5      	ldr	r3, [pc, #660]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006224:	2180      	movs	r1, #128	; 0x80
 8006226:	0249      	lsls	r1, r1, #9
 8006228:	430a      	orrs	r2, r1
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	e00b      	b.n	8006246 <HAL_RCC_OscConfig+0xba>
 800622e:	4ba2      	ldr	r3, [pc, #648]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	4ba1      	ldr	r3, [pc, #644]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006234:	49a1      	ldr	r1, [pc, #644]	; (80064bc <HAL_RCC_OscConfig+0x330>)
 8006236:	400a      	ands	r2, r1
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	4b9f      	ldr	r3, [pc, #636]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	4b9e      	ldr	r3, [pc, #632]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006240:	499f      	ldr	r1, [pc, #636]	; (80064c0 <HAL_RCC_OscConfig+0x334>)
 8006242:	400a      	ands	r2, r1
 8006244:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d014      	beq.n	8006278 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624e:	f7ff fc15 	bl	8005a7c <HAL_GetTick>
 8006252:	0003      	movs	r3, r0
 8006254:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006256:	e008      	b.n	800626a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006258:	f7ff fc10 	bl	8005a7c <HAL_GetTick>
 800625c:	0002      	movs	r2, r0
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	2b64      	cmp	r3, #100	; 0x64
 8006264:	d901      	bls.n	800626a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e298      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800626a:	4b93      	ldr	r3, [pc, #588]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	2380      	movs	r3, #128	; 0x80
 8006270:	029b      	lsls	r3, r3, #10
 8006272:	4013      	ands	r3, r2
 8006274:	d0f0      	beq.n	8006258 <HAL_RCC_OscConfig+0xcc>
 8006276:	e015      	b.n	80062a4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006278:	f7ff fc00 	bl	8005a7c <HAL_GetTick>
 800627c:	0003      	movs	r3, r0
 800627e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006280:	e008      	b.n	8006294 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006282:	f7ff fbfb 	bl	8005a7c <HAL_GetTick>
 8006286:	0002      	movs	r2, r0
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b64      	cmp	r3, #100	; 0x64
 800628e:	d901      	bls.n	8006294 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e283      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006294:	4b88      	ldr	r3, [pc, #544]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	2380      	movs	r3, #128	; 0x80
 800629a:	029b      	lsls	r3, r3, #10
 800629c:	4013      	ands	r3, r2
 800629e:	d1f0      	bne.n	8006282 <HAL_RCC_OscConfig+0xf6>
 80062a0:	e000      	b.n	80062a4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062a2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2202      	movs	r2, #2
 80062aa:	4013      	ands	r3, r2
 80062ac:	d100      	bne.n	80062b0 <HAL_RCC_OscConfig+0x124>
 80062ae:	e099      	b.n	80063e4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062b0:	4b81      	ldr	r3, [pc, #516]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2238      	movs	r2, #56	; 0x38
 80062b6:	4013      	ands	r3, r2
 80062b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062ba:	4b7f      	ldr	r3, [pc, #508]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	2203      	movs	r2, #3
 80062c0:	4013      	ands	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	2b10      	cmp	r3, #16
 80062c8:	d102      	bne.n	80062d0 <HAL_RCC_OscConfig+0x144>
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d002      	beq.n	80062d6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d135      	bne.n	8006342 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062d6:	4b78      	ldr	r3, [pc, #480]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	2380      	movs	r3, #128	; 0x80
 80062dc:	00db      	lsls	r3, r3, #3
 80062de:	4013      	ands	r3, r2
 80062e0:	d005      	beq.n	80062ee <HAL_RCC_OscConfig+0x162>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e256      	b.n	800679c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ee:	4b72      	ldr	r3, [pc, #456]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	4a74      	ldr	r2, [pc, #464]	; (80064c4 <HAL_RCC_OscConfig+0x338>)
 80062f4:	4013      	ands	r3, r2
 80062f6:	0019      	movs	r1, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	021a      	lsls	r2, r3, #8
 80062fe:	4b6e      	ldr	r3, [pc, #440]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006300:	430a      	orrs	r2, r1
 8006302:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d112      	bne.n	8006330 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800630a:	4b6b      	ldr	r3, [pc, #428]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a6e      	ldr	r2, [pc, #440]	; (80064c8 <HAL_RCC_OscConfig+0x33c>)
 8006310:	4013      	ands	r3, r2
 8006312:	0019      	movs	r1, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691a      	ldr	r2, [r3, #16]
 8006318:	4b67      	ldr	r3, [pc, #412]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800631a:	430a      	orrs	r2, r1
 800631c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800631e:	4b66      	ldr	r3, [pc, #408]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	0adb      	lsrs	r3, r3, #11
 8006324:	2207      	movs	r2, #7
 8006326:	4013      	ands	r3, r2
 8006328:	4a68      	ldr	r2, [pc, #416]	; (80064cc <HAL_RCC_OscConfig+0x340>)
 800632a:	40da      	lsrs	r2, r3
 800632c:	4b68      	ldr	r3, [pc, #416]	; (80064d0 <HAL_RCC_OscConfig+0x344>)
 800632e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006330:	4b68      	ldr	r3, [pc, #416]	; (80064d4 <HAL_RCC_OscConfig+0x348>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	0018      	movs	r0, r3
 8006336:	f7ff f9a3 	bl	8005680 <HAL_InitTick>
 800633a:	1e03      	subs	r3, r0, #0
 800633c:	d051      	beq.n	80063e2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e22c      	b.n	800679c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d030      	beq.n	80063ac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800634a:	4b5b      	ldr	r3, [pc, #364]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a5e      	ldr	r2, [pc, #376]	; (80064c8 <HAL_RCC_OscConfig+0x33c>)
 8006350:	4013      	ands	r3, r2
 8006352:	0019      	movs	r1, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	691a      	ldr	r2, [r3, #16]
 8006358:	4b57      	ldr	r3, [pc, #348]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800635a:	430a      	orrs	r2, r1
 800635c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800635e:	4b56      	ldr	r3, [pc, #344]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	4b55      	ldr	r3, [pc, #340]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006364:	2180      	movs	r1, #128	; 0x80
 8006366:	0049      	lsls	r1, r1, #1
 8006368:	430a      	orrs	r2, r1
 800636a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636c:	f7ff fb86 	bl	8005a7c <HAL_GetTick>
 8006370:	0003      	movs	r3, r0
 8006372:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006374:	e008      	b.n	8006388 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006376:	f7ff fb81 	bl	8005a7c <HAL_GetTick>
 800637a:	0002      	movs	r2, r0
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e209      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006388:	4b4b      	ldr	r3, [pc, #300]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	2380      	movs	r3, #128	; 0x80
 800638e:	00db      	lsls	r3, r3, #3
 8006390:	4013      	ands	r3, r2
 8006392:	d0f0      	beq.n	8006376 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006394:	4b48      	ldr	r3, [pc, #288]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	4a4a      	ldr	r2, [pc, #296]	; (80064c4 <HAL_RCC_OscConfig+0x338>)
 800639a:	4013      	ands	r3, r2
 800639c:	0019      	movs	r1, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	021a      	lsls	r2, r3, #8
 80063a4:	4b44      	ldr	r3, [pc, #272]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063a6:	430a      	orrs	r2, r1
 80063a8:	605a      	str	r2, [r3, #4]
 80063aa:	e01b      	b.n	80063e4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80063ac:	4b42      	ldr	r3, [pc, #264]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	4b41      	ldr	r3, [pc, #260]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063b2:	4949      	ldr	r1, [pc, #292]	; (80064d8 <HAL_RCC_OscConfig+0x34c>)
 80063b4:	400a      	ands	r2, r1
 80063b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b8:	f7ff fb60 	bl	8005a7c <HAL_GetTick>
 80063bc:	0003      	movs	r3, r0
 80063be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063c0:	e008      	b.n	80063d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063c2:	f7ff fb5b 	bl	8005a7c <HAL_GetTick>
 80063c6:	0002      	movs	r2, r0
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d901      	bls.n	80063d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e1e3      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063d4:	4b38      	ldr	r3, [pc, #224]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	2380      	movs	r3, #128	; 0x80
 80063da:	00db      	lsls	r3, r3, #3
 80063dc:	4013      	ands	r3, r2
 80063de:	d1f0      	bne.n	80063c2 <HAL_RCC_OscConfig+0x236>
 80063e0:	e000      	b.n	80063e4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2208      	movs	r2, #8
 80063ea:	4013      	ands	r3, r2
 80063ec:	d047      	beq.n	800647e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80063ee:	4b32      	ldr	r3, [pc, #200]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	2238      	movs	r2, #56	; 0x38
 80063f4:	4013      	ands	r3, r2
 80063f6:	2b18      	cmp	r3, #24
 80063f8:	d10a      	bne.n	8006410 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80063fa:	4b2f      	ldr	r3, [pc, #188]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80063fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063fe:	2202      	movs	r2, #2
 8006400:	4013      	ands	r3, r2
 8006402:	d03c      	beq.n	800647e <HAL_RCC_OscConfig+0x2f2>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d138      	bne.n	800647e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e1c5      	b.n	800679c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d019      	beq.n	800644c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006418:	4b27      	ldr	r3, [pc, #156]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800641a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800641c:	4b26      	ldr	r3, [pc, #152]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800641e:	2101      	movs	r1, #1
 8006420:	430a      	orrs	r2, r1
 8006422:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006424:	f7ff fb2a 	bl	8005a7c <HAL_GetTick>
 8006428:	0003      	movs	r3, r0
 800642a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800642c:	e008      	b.n	8006440 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800642e:	f7ff fb25 	bl	8005a7c <HAL_GetTick>
 8006432:	0002      	movs	r2, r0
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	2b02      	cmp	r3, #2
 800643a:	d901      	bls.n	8006440 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e1ad      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006440:	4b1d      	ldr	r3, [pc, #116]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006442:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006444:	2202      	movs	r2, #2
 8006446:	4013      	ands	r3, r2
 8006448:	d0f1      	beq.n	800642e <HAL_RCC_OscConfig+0x2a2>
 800644a:	e018      	b.n	800647e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800644c:	4b1a      	ldr	r3, [pc, #104]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 800644e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006450:	4b19      	ldr	r3, [pc, #100]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006452:	2101      	movs	r1, #1
 8006454:	438a      	bics	r2, r1
 8006456:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006458:	f7ff fb10 	bl	8005a7c <HAL_GetTick>
 800645c:	0003      	movs	r3, r0
 800645e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006460:	e008      	b.n	8006474 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006462:	f7ff fb0b 	bl	8005a7c <HAL_GetTick>
 8006466:	0002      	movs	r2, r0
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	2b02      	cmp	r3, #2
 800646e:	d901      	bls.n	8006474 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e193      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006474:	4b10      	ldr	r3, [pc, #64]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006478:	2202      	movs	r2, #2
 800647a:	4013      	ands	r3, r2
 800647c:	d1f1      	bne.n	8006462 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2204      	movs	r2, #4
 8006484:	4013      	ands	r3, r2
 8006486:	d100      	bne.n	800648a <HAL_RCC_OscConfig+0x2fe>
 8006488:	e0c6      	b.n	8006618 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800648a:	231f      	movs	r3, #31
 800648c:	18fb      	adds	r3, r7, r3
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006492:	4b09      	ldr	r3, [pc, #36]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	2238      	movs	r2, #56	; 0x38
 8006498:	4013      	ands	r3, r2
 800649a:	2b20      	cmp	r3, #32
 800649c:	d11e      	bne.n	80064dc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800649e:	4b06      	ldr	r3, [pc, #24]	; (80064b8 <HAL_RCC_OscConfig+0x32c>)
 80064a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064a2:	2202      	movs	r2, #2
 80064a4:	4013      	ands	r3, r2
 80064a6:	d100      	bne.n	80064aa <HAL_RCC_OscConfig+0x31e>
 80064a8:	e0b6      	b.n	8006618 <HAL_RCC_OscConfig+0x48c>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d000      	beq.n	80064b4 <HAL_RCC_OscConfig+0x328>
 80064b2:	e0b1      	b.n	8006618 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e171      	b.n	800679c <HAL_RCC_OscConfig+0x610>
 80064b8:	40021000 	.word	0x40021000
 80064bc:	fffeffff 	.word	0xfffeffff
 80064c0:	fffbffff 	.word	0xfffbffff
 80064c4:	ffff80ff 	.word	0xffff80ff
 80064c8:	ffffc7ff 	.word	0xffffc7ff
 80064cc:	00f42400 	.word	0x00f42400
 80064d0:	2000000c 	.word	0x2000000c
 80064d4:	20000010 	.word	0x20000010
 80064d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80064dc:	4bb1      	ldr	r3, [pc, #708]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80064de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064e0:	2380      	movs	r3, #128	; 0x80
 80064e2:	055b      	lsls	r3, r3, #21
 80064e4:	4013      	ands	r3, r2
 80064e6:	d101      	bne.n	80064ec <HAL_RCC_OscConfig+0x360>
 80064e8:	2301      	movs	r3, #1
 80064ea:	e000      	b.n	80064ee <HAL_RCC_OscConfig+0x362>
 80064ec:	2300      	movs	r3, #0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d011      	beq.n	8006516 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80064f2:	4bac      	ldr	r3, [pc, #688]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80064f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064f6:	4bab      	ldr	r3, [pc, #684]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80064f8:	2180      	movs	r1, #128	; 0x80
 80064fa:	0549      	lsls	r1, r1, #21
 80064fc:	430a      	orrs	r2, r1
 80064fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8006500:	4ba8      	ldr	r3, [pc, #672]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006504:	2380      	movs	r3, #128	; 0x80
 8006506:	055b      	lsls	r3, r3, #21
 8006508:	4013      	ands	r3, r2
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800650e:	231f      	movs	r3, #31
 8006510:	18fb      	adds	r3, r7, r3
 8006512:	2201      	movs	r2, #1
 8006514:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006516:	4ba4      	ldr	r3, [pc, #656]	; (80067a8 <HAL_RCC_OscConfig+0x61c>)
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	2380      	movs	r3, #128	; 0x80
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	4013      	ands	r3, r2
 8006520:	d11a      	bne.n	8006558 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006522:	4ba1      	ldr	r3, [pc, #644]	; (80067a8 <HAL_RCC_OscConfig+0x61c>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	4ba0      	ldr	r3, [pc, #640]	; (80067a8 <HAL_RCC_OscConfig+0x61c>)
 8006528:	2180      	movs	r1, #128	; 0x80
 800652a:	0049      	lsls	r1, r1, #1
 800652c:	430a      	orrs	r2, r1
 800652e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006530:	f7ff faa4 	bl	8005a7c <HAL_GetTick>
 8006534:	0003      	movs	r3, r0
 8006536:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006538:	e008      	b.n	800654c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800653a:	f7ff fa9f 	bl	8005a7c <HAL_GetTick>
 800653e:	0002      	movs	r2, r0
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e127      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800654c:	4b96      	ldr	r3, [pc, #600]	; (80067a8 <HAL_RCC_OscConfig+0x61c>)
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	2380      	movs	r3, #128	; 0x80
 8006552:	005b      	lsls	r3, r3, #1
 8006554:	4013      	ands	r3, r2
 8006556:	d0f0      	beq.n	800653a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d106      	bne.n	800656e <HAL_RCC_OscConfig+0x3e2>
 8006560:	4b90      	ldr	r3, [pc, #576]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006562:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006564:	4b8f      	ldr	r3, [pc, #572]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006566:	2101      	movs	r1, #1
 8006568:	430a      	orrs	r2, r1
 800656a:	65da      	str	r2, [r3, #92]	; 0x5c
 800656c:	e01c      	b.n	80065a8 <HAL_RCC_OscConfig+0x41c>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	2b05      	cmp	r3, #5
 8006574:	d10c      	bne.n	8006590 <HAL_RCC_OscConfig+0x404>
 8006576:	4b8b      	ldr	r3, [pc, #556]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006578:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800657a:	4b8a      	ldr	r3, [pc, #552]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800657c:	2104      	movs	r1, #4
 800657e:	430a      	orrs	r2, r1
 8006580:	65da      	str	r2, [r3, #92]	; 0x5c
 8006582:	4b88      	ldr	r3, [pc, #544]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006584:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006586:	4b87      	ldr	r3, [pc, #540]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006588:	2101      	movs	r1, #1
 800658a:	430a      	orrs	r2, r1
 800658c:	65da      	str	r2, [r3, #92]	; 0x5c
 800658e:	e00b      	b.n	80065a8 <HAL_RCC_OscConfig+0x41c>
 8006590:	4b84      	ldr	r3, [pc, #528]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006592:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006594:	4b83      	ldr	r3, [pc, #524]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006596:	2101      	movs	r1, #1
 8006598:	438a      	bics	r2, r1
 800659a:	65da      	str	r2, [r3, #92]	; 0x5c
 800659c:	4b81      	ldr	r3, [pc, #516]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800659e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065a0:	4b80      	ldr	r3, [pc, #512]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80065a2:	2104      	movs	r1, #4
 80065a4:	438a      	bics	r2, r1
 80065a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d014      	beq.n	80065da <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b0:	f7ff fa64 	bl	8005a7c <HAL_GetTick>
 80065b4:	0003      	movs	r3, r0
 80065b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065b8:	e009      	b.n	80065ce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ba:	f7ff fa5f 	bl	8005a7c <HAL_GetTick>
 80065be:	0002      	movs	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	4a79      	ldr	r2, [pc, #484]	; (80067ac <HAL_RCC_OscConfig+0x620>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e0e6      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065ce:	4b75      	ldr	r3, [pc, #468]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80065d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065d2:	2202      	movs	r2, #2
 80065d4:	4013      	ands	r3, r2
 80065d6:	d0f0      	beq.n	80065ba <HAL_RCC_OscConfig+0x42e>
 80065d8:	e013      	b.n	8006602 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065da:	f7ff fa4f 	bl	8005a7c <HAL_GetTick>
 80065de:	0003      	movs	r3, r0
 80065e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80065e2:	e009      	b.n	80065f8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e4:	f7ff fa4a 	bl	8005a7c <HAL_GetTick>
 80065e8:	0002      	movs	r2, r0
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	4a6f      	ldr	r2, [pc, #444]	; (80067ac <HAL_RCC_OscConfig+0x620>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e0d1      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80065f8:	4b6a      	ldr	r3, [pc, #424]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80065fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065fc:	2202      	movs	r2, #2
 80065fe:	4013      	ands	r3, r2
 8006600:	d1f0      	bne.n	80065e4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006602:	231f      	movs	r3, #31
 8006604:	18fb      	adds	r3, r7, r3
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d105      	bne.n	8006618 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800660c:	4b65      	ldr	r3, [pc, #404]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800660e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006610:	4b64      	ldr	r3, [pc, #400]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006612:	4967      	ldr	r1, [pc, #412]	; (80067b0 <HAL_RCC_OscConfig+0x624>)
 8006614:	400a      	ands	r2, r1
 8006616:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d100      	bne.n	8006622 <HAL_RCC_OscConfig+0x496>
 8006620:	e0bb      	b.n	800679a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006622:	4b60      	ldr	r3, [pc, #384]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2238      	movs	r2, #56	; 0x38
 8006628:	4013      	ands	r3, r2
 800662a:	2b10      	cmp	r3, #16
 800662c:	d100      	bne.n	8006630 <HAL_RCC_OscConfig+0x4a4>
 800662e:	e07b      	b.n	8006728 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	2b02      	cmp	r3, #2
 8006636:	d156      	bne.n	80066e6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006638:	4b5a      	ldr	r3, [pc, #360]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	4b59      	ldr	r3, [pc, #356]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800663e:	495d      	ldr	r1, [pc, #372]	; (80067b4 <HAL_RCC_OscConfig+0x628>)
 8006640:	400a      	ands	r2, r1
 8006642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006644:	f7ff fa1a 	bl	8005a7c <HAL_GetTick>
 8006648:	0003      	movs	r3, r0
 800664a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800664c:	e008      	b.n	8006660 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800664e:	f7ff fa15 	bl	8005a7c <HAL_GetTick>
 8006652:	0002      	movs	r2, r0
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e09d      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006660:	4b50      	ldr	r3, [pc, #320]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	2380      	movs	r3, #128	; 0x80
 8006666:	049b      	lsls	r3, r3, #18
 8006668:	4013      	ands	r3, r2
 800666a:	d1f0      	bne.n	800664e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800666c:	4b4d      	ldr	r3, [pc, #308]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	4a51      	ldr	r2, [pc, #324]	; (80067b8 <HAL_RCC_OscConfig+0x62c>)
 8006672:	4013      	ands	r3, r2
 8006674:	0019      	movs	r1, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667e:	431a      	orrs	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006684:	021b      	lsls	r3, r3, #8
 8006686:	431a      	orrs	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668c:	431a      	orrs	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006692:	431a      	orrs	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006698:	431a      	orrs	r2, r3
 800669a:	4b42      	ldr	r3, [pc, #264]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800669c:	430a      	orrs	r2, r1
 800669e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066a0:	4b40      	ldr	r3, [pc, #256]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	4b3f      	ldr	r3, [pc, #252]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066a6:	2180      	movs	r1, #128	; 0x80
 80066a8:	0449      	lsls	r1, r1, #17
 80066aa:	430a      	orrs	r2, r1
 80066ac:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80066ae:	4b3d      	ldr	r3, [pc, #244]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	4b3c      	ldr	r3, [pc, #240]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066b4:	2180      	movs	r1, #128	; 0x80
 80066b6:	0549      	lsls	r1, r1, #21
 80066b8:	430a      	orrs	r2, r1
 80066ba:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066bc:	f7ff f9de 	bl	8005a7c <HAL_GetTick>
 80066c0:	0003      	movs	r3, r0
 80066c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066c4:	e008      	b.n	80066d8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066c6:	f7ff f9d9 	bl	8005a7c <HAL_GetTick>
 80066ca:	0002      	movs	r2, r0
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d901      	bls.n	80066d8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e061      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066d8:	4b32      	ldr	r3, [pc, #200]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	2380      	movs	r3, #128	; 0x80
 80066de:	049b      	lsls	r3, r3, #18
 80066e0:	4013      	ands	r3, r2
 80066e2:	d0f0      	beq.n	80066c6 <HAL_RCC_OscConfig+0x53a>
 80066e4:	e059      	b.n	800679a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066e6:	4b2f      	ldr	r3, [pc, #188]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4b2e      	ldr	r3, [pc, #184]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 80066ec:	4931      	ldr	r1, [pc, #196]	; (80067b4 <HAL_RCC_OscConfig+0x628>)
 80066ee:	400a      	ands	r2, r1
 80066f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f2:	f7ff f9c3 	bl	8005a7c <HAL_GetTick>
 80066f6:	0003      	movs	r3, r0
 80066f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066fa:	e008      	b.n	800670e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066fc:	f7ff f9be 	bl	8005a7c <HAL_GetTick>
 8006700:	0002      	movs	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e046      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800670e:	4b25      	ldr	r3, [pc, #148]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	2380      	movs	r3, #128	; 0x80
 8006714:	049b      	lsls	r3, r3, #18
 8006716:	4013      	ands	r3, r2
 8006718:	d1f0      	bne.n	80066fc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800671a:	4b22      	ldr	r3, [pc, #136]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 800671c:	68da      	ldr	r2, [r3, #12]
 800671e:	4b21      	ldr	r3, [pc, #132]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006720:	4926      	ldr	r1, [pc, #152]	; (80067bc <HAL_RCC_OscConfig+0x630>)
 8006722:	400a      	ands	r2, r1
 8006724:	60da      	str	r2, [r3, #12]
 8006726:	e038      	b.n	800679a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	2b01      	cmp	r3, #1
 800672e:	d101      	bne.n	8006734 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e033      	b.n	800679c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006734:	4b1b      	ldr	r3, [pc, #108]	; (80067a4 <HAL_RCC_OscConfig+0x618>)
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	2203      	movs	r2, #3
 800673e:	401a      	ands	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	429a      	cmp	r2, r3
 8006746:	d126      	bne.n	8006796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	2270      	movs	r2, #112	; 0x70
 800674c:	401a      	ands	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006752:	429a      	cmp	r2, r3
 8006754:	d11f      	bne.n	8006796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	23fe      	movs	r3, #254	; 0xfe
 800675a:	01db      	lsls	r3, r3, #7
 800675c:	401a      	ands	r2, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006762:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006764:	429a      	cmp	r2, r3
 8006766:	d116      	bne.n	8006796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	23f8      	movs	r3, #248	; 0xf8
 800676c:	039b      	lsls	r3, r3, #14
 800676e:	401a      	ands	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006774:	429a      	cmp	r2, r3
 8006776:	d10e      	bne.n	8006796 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	23e0      	movs	r3, #224	; 0xe0
 800677c:	051b      	lsls	r3, r3, #20
 800677e:	401a      	ands	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006784:	429a      	cmp	r2, r3
 8006786:	d106      	bne.n	8006796 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	0f5b      	lsrs	r3, r3, #29
 800678c:	075a      	lsls	r2, r3, #29
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006792:	429a      	cmp	r2, r3
 8006794:	d001      	beq.n	800679a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e000      	b.n	800679c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	0018      	movs	r0, r3
 800679e:	46bd      	mov	sp, r7
 80067a0:	b008      	add	sp, #32
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40021000 	.word	0x40021000
 80067a8:	40007000 	.word	0x40007000
 80067ac:	00001388 	.word	0x00001388
 80067b0:	efffffff 	.word	0xefffffff
 80067b4:	feffffff 	.word	0xfeffffff
 80067b8:	11c1808c 	.word	0x11c1808c
 80067bc:	eefefffc 	.word	0xeefefffc

080067c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d101      	bne.n	80067d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e0e9      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067d4:	4b76      	ldr	r3, [pc, #472]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2207      	movs	r2, #7
 80067da:	4013      	ands	r3, r2
 80067dc:	683a      	ldr	r2, [r7, #0]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d91e      	bls.n	8006820 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067e2:	4b73      	ldr	r3, [pc, #460]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2207      	movs	r2, #7
 80067e8:	4393      	bics	r3, r2
 80067ea:	0019      	movs	r1, r3
 80067ec:	4b70      	ldr	r3, [pc, #448]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80067f4:	f7ff f942 	bl	8005a7c <HAL_GetTick>
 80067f8:	0003      	movs	r3, r0
 80067fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80067fc:	e009      	b.n	8006812 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067fe:	f7ff f93d 	bl	8005a7c <HAL_GetTick>
 8006802:	0002      	movs	r2, r0
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	4a6a      	ldr	r2, [pc, #424]	; (80069b4 <HAL_RCC_ClockConfig+0x1f4>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d901      	bls.n	8006812 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e0ca      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006812:	4b67      	ldr	r3, [pc, #412]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2207      	movs	r2, #7
 8006818:	4013      	ands	r3, r2
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d1ee      	bne.n	80067fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2202      	movs	r2, #2
 8006826:	4013      	ands	r3, r2
 8006828:	d015      	beq.n	8006856 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2204      	movs	r2, #4
 8006830:	4013      	ands	r3, r2
 8006832:	d006      	beq.n	8006842 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006834:	4b60      	ldr	r3, [pc, #384]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006836:	689a      	ldr	r2, [r3, #8]
 8006838:	4b5f      	ldr	r3, [pc, #380]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 800683a:	21e0      	movs	r1, #224	; 0xe0
 800683c:	01c9      	lsls	r1, r1, #7
 800683e:	430a      	orrs	r2, r1
 8006840:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006842:	4b5d      	ldr	r3, [pc, #372]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	4a5d      	ldr	r2, [pc, #372]	; (80069bc <HAL_RCC_ClockConfig+0x1fc>)
 8006848:	4013      	ands	r3, r2
 800684a:	0019      	movs	r1, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689a      	ldr	r2, [r3, #8]
 8006850:	4b59      	ldr	r3, [pc, #356]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006852:	430a      	orrs	r2, r1
 8006854:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2201      	movs	r2, #1
 800685c:	4013      	ands	r3, r2
 800685e:	d057      	beq.n	8006910 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d107      	bne.n	8006878 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006868:	4b53      	ldr	r3, [pc, #332]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	2380      	movs	r3, #128	; 0x80
 800686e:	029b      	lsls	r3, r3, #10
 8006870:	4013      	ands	r3, r2
 8006872:	d12b      	bne.n	80068cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e097      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b02      	cmp	r3, #2
 800687e:	d107      	bne.n	8006890 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006880:	4b4d      	ldr	r3, [pc, #308]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	2380      	movs	r3, #128	; 0x80
 8006886:	049b      	lsls	r3, r3, #18
 8006888:	4013      	ands	r3, r2
 800688a:	d11f      	bne.n	80068cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e08b      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d107      	bne.n	80068a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006898:	4b47      	ldr	r3, [pc, #284]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	2380      	movs	r3, #128	; 0x80
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	4013      	ands	r3, r2
 80068a2:	d113      	bne.n	80068cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e07f      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b03      	cmp	r3, #3
 80068ae:	d106      	bne.n	80068be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80068b0:	4b41      	ldr	r3, [pc, #260]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 80068b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068b4:	2202      	movs	r2, #2
 80068b6:	4013      	ands	r3, r2
 80068b8:	d108      	bne.n	80068cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e074      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068be:	4b3e      	ldr	r3, [pc, #248]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 80068c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068c2:	2202      	movs	r2, #2
 80068c4:	4013      	ands	r3, r2
 80068c6:	d101      	bne.n	80068cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e06d      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068cc:	4b3a      	ldr	r3, [pc, #232]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	2207      	movs	r2, #7
 80068d2:	4393      	bics	r3, r2
 80068d4:	0019      	movs	r1, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	4b37      	ldr	r3, [pc, #220]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 80068dc:	430a      	orrs	r2, r1
 80068de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068e0:	f7ff f8cc 	bl	8005a7c <HAL_GetTick>
 80068e4:	0003      	movs	r3, r0
 80068e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068e8:	e009      	b.n	80068fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068ea:	f7ff f8c7 	bl	8005a7c <HAL_GetTick>
 80068ee:	0002      	movs	r2, r0
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	4a2f      	ldr	r2, [pc, #188]	; (80069b4 <HAL_RCC_ClockConfig+0x1f4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e054      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068fe:	4b2e      	ldr	r3, [pc, #184]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	2238      	movs	r2, #56	; 0x38
 8006904:	401a      	ands	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	00db      	lsls	r3, r3, #3
 800690c:	429a      	cmp	r2, r3
 800690e:	d1ec      	bne.n	80068ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006910:	4b27      	ldr	r3, [pc, #156]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2207      	movs	r2, #7
 8006916:	4013      	ands	r3, r2
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	429a      	cmp	r2, r3
 800691c:	d21e      	bcs.n	800695c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800691e:	4b24      	ldr	r3, [pc, #144]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2207      	movs	r2, #7
 8006924:	4393      	bics	r3, r2
 8006926:	0019      	movs	r1, r3
 8006928:	4b21      	ldr	r3, [pc, #132]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	430a      	orrs	r2, r1
 800692e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006930:	f7ff f8a4 	bl	8005a7c <HAL_GetTick>
 8006934:	0003      	movs	r3, r0
 8006936:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006938:	e009      	b.n	800694e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800693a:	f7ff f89f 	bl	8005a7c <HAL_GetTick>
 800693e:	0002      	movs	r2, r0
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	4a1b      	ldr	r2, [pc, #108]	; (80069b4 <HAL_RCC_ClockConfig+0x1f4>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d901      	bls.n	800694e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e02c      	b.n	80069a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800694e:	4b18      	ldr	r3, [pc, #96]	; (80069b0 <HAL_RCC_ClockConfig+0x1f0>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2207      	movs	r2, #7
 8006954:	4013      	ands	r3, r2
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	429a      	cmp	r2, r3
 800695a:	d1ee      	bne.n	800693a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2204      	movs	r2, #4
 8006962:	4013      	ands	r3, r2
 8006964:	d009      	beq.n	800697a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006966:	4b14      	ldr	r3, [pc, #80]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	4a15      	ldr	r2, [pc, #84]	; (80069c0 <HAL_RCC_ClockConfig+0x200>)
 800696c:	4013      	ands	r3, r2
 800696e:	0019      	movs	r1, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	4b10      	ldr	r3, [pc, #64]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006976:	430a      	orrs	r2, r1
 8006978:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800697a:	f000 f829 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 800697e:	0001      	movs	r1, r0
 8006980:	4b0d      	ldr	r3, [pc, #52]	; (80069b8 <HAL_RCC_ClockConfig+0x1f8>)
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	0a1b      	lsrs	r3, r3, #8
 8006986:	220f      	movs	r2, #15
 8006988:	401a      	ands	r2, r3
 800698a:	4b0e      	ldr	r3, [pc, #56]	; (80069c4 <HAL_RCC_ClockConfig+0x204>)
 800698c:	0092      	lsls	r2, r2, #2
 800698e:	58d3      	ldr	r3, [r2, r3]
 8006990:	221f      	movs	r2, #31
 8006992:	4013      	ands	r3, r2
 8006994:	000a      	movs	r2, r1
 8006996:	40da      	lsrs	r2, r3
 8006998:	4b0b      	ldr	r3, [pc, #44]	; (80069c8 <HAL_RCC_ClockConfig+0x208>)
 800699a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800699c:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <HAL_RCC_ClockConfig+0x20c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	0018      	movs	r0, r3
 80069a2:	f7fe fe6d 	bl	8005680 <HAL_InitTick>
 80069a6:	0003      	movs	r3, r0
}
 80069a8:	0018      	movs	r0, r3
 80069aa:	46bd      	mov	sp, r7
 80069ac:	b004      	add	sp, #16
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	40022000 	.word	0x40022000
 80069b4:	00001388 	.word	0x00001388
 80069b8:	40021000 	.word	0x40021000
 80069bc:	fffff0ff 	.word	0xfffff0ff
 80069c0:	ffff8fff 	.word	0xffff8fff
 80069c4:	08010a4c 	.word	0x08010a4c
 80069c8:	2000000c 	.word	0x2000000c
 80069cc:	20000010 	.word	0x20000010

080069d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069d6:	4b3c      	ldr	r3, [pc, #240]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	2238      	movs	r2, #56	; 0x38
 80069dc:	4013      	ands	r3, r2
 80069de:	d10f      	bne.n	8006a00 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80069e0:	4b39      	ldr	r3, [pc, #228]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	0adb      	lsrs	r3, r3, #11
 80069e6:	2207      	movs	r2, #7
 80069e8:	4013      	ands	r3, r2
 80069ea:	2201      	movs	r2, #1
 80069ec:	409a      	lsls	r2, r3
 80069ee:	0013      	movs	r3, r2
 80069f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80069f2:	6839      	ldr	r1, [r7, #0]
 80069f4:	4835      	ldr	r0, [pc, #212]	; (8006acc <HAL_RCC_GetSysClockFreq+0xfc>)
 80069f6:	f7f9 fba3 	bl	8000140 <__udivsi3>
 80069fa:	0003      	movs	r3, r0
 80069fc:	613b      	str	r3, [r7, #16]
 80069fe:	e05d      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a00:	4b31      	ldr	r3, [pc, #196]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	2238      	movs	r2, #56	; 0x38
 8006a06:	4013      	ands	r3, r2
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d102      	bne.n	8006a12 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a0c:	4b30      	ldr	r3, [pc, #192]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x100>)
 8006a0e:	613b      	str	r3, [r7, #16]
 8006a10:	e054      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a12:	4b2d      	ldr	r3, [pc, #180]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2238      	movs	r2, #56	; 0x38
 8006a18:	4013      	ands	r3, r2
 8006a1a:	2b10      	cmp	r3, #16
 8006a1c:	d138      	bne.n	8006a90 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006a1e:	4b2a      	ldr	r3, [pc, #168]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	2203      	movs	r2, #3
 8006a24:	4013      	ands	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a28:	4b27      	ldr	r3, [pc, #156]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	091b      	lsrs	r3, r3, #4
 8006a2e:	2207      	movs	r2, #7
 8006a30:	4013      	ands	r3, r2
 8006a32:	3301      	adds	r3, #1
 8006a34:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b03      	cmp	r3, #3
 8006a3a:	d10d      	bne.n	8006a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a3c:	68b9      	ldr	r1, [r7, #8]
 8006a3e:	4824      	ldr	r0, [pc, #144]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x100>)
 8006a40:	f7f9 fb7e 	bl	8000140 <__udivsi3>
 8006a44:	0003      	movs	r3, r0
 8006a46:	0019      	movs	r1, r3
 8006a48:	4b1f      	ldr	r3, [pc, #124]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	0a1b      	lsrs	r3, r3, #8
 8006a4e:	227f      	movs	r2, #127	; 0x7f
 8006a50:	4013      	ands	r3, r2
 8006a52:	434b      	muls	r3, r1
 8006a54:	617b      	str	r3, [r7, #20]
        break;
 8006a56:	e00d      	b.n	8006a74 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	481c      	ldr	r0, [pc, #112]	; (8006acc <HAL_RCC_GetSysClockFreq+0xfc>)
 8006a5c:	f7f9 fb70 	bl	8000140 <__udivsi3>
 8006a60:	0003      	movs	r3, r0
 8006a62:	0019      	movs	r1, r3
 8006a64:	4b18      	ldr	r3, [pc, #96]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	0a1b      	lsrs	r3, r3, #8
 8006a6a:	227f      	movs	r2, #127	; 0x7f
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	434b      	muls	r3, r1
 8006a70:	617b      	str	r3, [r7, #20]
        break;
 8006a72:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006a74:	4b14      	ldr	r3, [pc, #80]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	0f5b      	lsrs	r3, r3, #29
 8006a7a:	2207      	movs	r2, #7
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	3301      	adds	r3, #1
 8006a80:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006a82:	6879      	ldr	r1, [r7, #4]
 8006a84:	6978      	ldr	r0, [r7, #20]
 8006a86:	f7f9 fb5b 	bl	8000140 <__udivsi3>
 8006a8a:	0003      	movs	r3, r0
 8006a8c:	613b      	str	r3, [r7, #16]
 8006a8e:	e015      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006a90:	4b0d      	ldr	r3, [pc, #52]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	2238      	movs	r2, #56	; 0x38
 8006a96:	4013      	ands	r3, r2
 8006a98:	2b20      	cmp	r3, #32
 8006a9a:	d103      	bne.n	8006aa4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006a9c:	2380      	movs	r3, #128	; 0x80
 8006a9e:	021b      	lsls	r3, r3, #8
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	e00b      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006aa4:	4b08      	ldr	r3, [pc, #32]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2238      	movs	r2, #56	; 0x38
 8006aaa:	4013      	ands	r3, r2
 8006aac:	2b18      	cmp	r3, #24
 8006aae:	d103      	bne.n	8006ab8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006ab0:	23fa      	movs	r3, #250	; 0xfa
 8006ab2:	01db      	lsls	r3, r3, #7
 8006ab4:	613b      	str	r3, [r7, #16]
 8006ab6:	e001      	b.n	8006abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006abc:	693b      	ldr	r3, [r7, #16]
}
 8006abe:	0018      	movs	r0, r3
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	b006      	add	sp, #24
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	46c0      	nop			; (mov r8, r8)
 8006ac8:	40021000 	.word	0x40021000
 8006acc:	00f42400 	.word	0x00f42400
 8006ad0:	007a1200 	.word	0x007a1200

08006ad4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ad8:	4b02      	ldr	r3, [pc, #8]	; (8006ae4 <HAL_RCC_GetHCLKFreq+0x10>)
 8006ada:	681b      	ldr	r3, [r3, #0]
}
 8006adc:	0018      	movs	r0, r3
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	46c0      	nop			; (mov r8, r8)
 8006ae4:	2000000c 	.word	0x2000000c

08006ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ae8:	b5b0      	push	{r4, r5, r7, lr}
 8006aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006aec:	f7ff fff2 	bl	8006ad4 <HAL_RCC_GetHCLKFreq>
 8006af0:	0004      	movs	r4, r0
 8006af2:	f7ff fb3f 	bl	8006174 <LL_RCC_GetAPB1Prescaler>
 8006af6:	0003      	movs	r3, r0
 8006af8:	0b1a      	lsrs	r2, r3, #12
 8006afa:	4b05      	ldr	r3, [pc, #20]	; (8006b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006afc:	0092      	lsls	r2, r2, #2
 8006afe:	58d3      	ldr	r3, [r2, r3]
 8006b00:	221f      	movs	r2, #31
 8006b02:	4013      	ands	r3, r2
 8006b04:	40dc      	lsrs	r4, r3
 8006b06:	0023      	movs	r3, r4
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bdb0      	pop	{r4, r5, r7, pc}
 8006b0e:	46c0      	nop			; (mov r8, r8)
 8006b10:	08010a8c 	.word	0x08010a8c

08006b14 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2207      	movs	r2, #7
 8006b22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006b24:	4b0e      	ldr	r3, [pc, #56]	; (8006b60 <HAL_RCC_GetClockConfig+0x4c>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	2207      	movs	r2, #7
 8006b2a:	401a      	ands	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006b30:	4b0b      	ldr	r3, [pc, #44]	; (8006b60 <HAL_RCC_GetClockConfig+0x4c>)
 8006b32:	689a      	ldr	r2, [r3, #8]
 8006b34:	23f0      	movs	r3, #240	; 0xf0
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	401a      	ands	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8006b3e:	4b08      	ldr	r3, [pc, #32]	; (8006b60 <HAL_RCC_GetClockConfig+0x4c>)
 8006b40:	689a      	ldr	r2, [r3, #8]
 8006b42:	23e0      	movs	r3, #224	; 0xe0
 8006b44:	01db      	lsls	r3, r3, #7
 8006b46:	401a      	ands	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b4c:	4b05      	ldr	r3, [pc, #20]	; (8006b64 <HAL_RCC_GetClockConfig+0x50>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2207      	movs	r2, #7
 8006b52:	401a      	ands	r2, r3
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	601a      	str	r2, [r3, #0]
}
 8006b58:	46c0      	nop			; (mov r8, r8)
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	b002      	add	sp, #8
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	40021000 	.word	0x40021000
 8006b64:	40022000 	.word	0x40022000

08006b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006b70:	2313      	movs	r3, #19
 8006b72:	18fb      	adds	r3, r7, r3
 8006b74:	2200      	movs	r2, #0
 8006b76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b78:	2312      	movs	r3, #18
 8006b7a:	18fb      	adds	r3, r7, r3
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	2380      	movs	r3, #128	; 0x80
 8006b86:	029b      	lsls	r3, r3, #10
 8006b88:	4013      	ands	r3, r2
 8006b8a:	d100      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006b8c:	e0a3      	b.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b8e:	2011      	movs	r0, #17
 8006b90:	183b      	adds	r3, r7, r0
 8006b92:	2200      	movs	r2, #0
 8006b94:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b96:	4bc3      	ldr	r3, [pc, #780]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006b98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b9a:	2380      	movs	r3, #128	; 0x80
 8006b9c:	055b      	lsls	r3, r3, #21
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	d110      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ba2:	4bc0      	ldr	r3, [pc, #768]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006ba4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ba6:	4bbf      	ldr	r3, [pc, #764]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006ba8:	2180      	movs	r1, #128	; 0x80
 8006baa:	0549      	lsls	r1, r1, #21
 8006bac:	430a      	orrs	r2, r1
 8006bae:	63da      	str	r2, [r3, #60]	; 0x3c
 8006bb0:	4bbc      	ldr	r3, [pc, #752]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006bb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bb4:	2380      	movs	r3, #128	; 0x80
 8006bb6:	055b      	lsls	r3, r3, #21
 8006bb8:	4013      	ands	r3, r2
 8006bba:	60bb      	str	r3, [r7, #8]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bbe:	183b      	adds	r3, r7, r0
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bc4:	4bb8      	ldr	r3, [pc, #736]	; (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	4bb7      	ldr	r3, [pc, #732]	; (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006bca:	2180      	movs	r1, #128	; 0x80
 8006bcc:	0049      	lsls	r1, r1, #1
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bd2:	f7fe ff53 	bl	8005a7c <HAL_GetTick>
 8006bd6:	0003      	movs	r3, r0
 8006bd8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bda:	e00b      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bdc:	f7fe ff4e 	bl	8005a7c <HAL_GetTick>
 8006be0:	0002      	movs	r2, r0
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d904      	bls.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006bea:	2313      	movs	r3, #19
 8006bec:	18fb      	adds	r3, r7, r3
 8006bee:	2203      	movs	r2, #3
 8006bf0:	701a      	strb	r2, [r3, #0]
        break;
 8006bf2:	e005      	b.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bf4:	4bac      	ldr	r3, [pc, #688]	; (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	2380      	movs	r3, #128	; 0x80
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	d0ed      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006c00:	2313      	movs	r3, #19
 8006c02:	18fb      	adds	r3, r7, r3
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d154      	bne.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006c0a:	4ba6      	ldr	r3, [pc, #664]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006c0e:	23c0      	movs	r3, #192	; 0xc0
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	4013      	ands	r3, r2
 8006c14:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d019      	beq.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d014      	beq.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c26:	4b9f      	ldr	r3, [pc, #636]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c2a:	4aa0      	ldr	r2, [pc, #640]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c30:	4b9c      	ldr	r3, [pc, #624]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006c34:	4b9b      	ldr	r3, [pc, #620]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c36:	2180      	movs	r1, #128	; 0x80
 8006c38:	0249      	lsls	r1, r1, #9
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c3e:	4b99      	ldr	r3, [pc, #612]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006c42:	4b98      	ldr	r3, [pc, #608]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c44:	499a      	ldr	r1, [pc, #616]	; (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8006c46:	400a      	ands	r2, r1
 8006c48:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c4a:	4b96      	ldr	r3, [pc, #600]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	2201      	movs	r2, #1
 8006c54:	4013      	ands	r3, r2
 8006c56:	d016      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c58:	f7fe ff10 	bl	8005a7c <HAL_GetTick>
 8006c5c:	0003      	movs	r3, r0
 8006c5e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c60:	e00c      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c62:	f7fe ff0b 	bl	8005a7c <HAL_GetTick>
 8006c66:	0002      	movs	r2, r0
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	4a91      	ldr	r2, [pc, #580]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d904      	bls.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006c72:	2313      	movs	r3, #19
 8006c74:	18fb      	adds	r3, r7, r3
 8006c76:	2203      	movs	r2, #3
 8006c78:	701a      	strb	r2, [r3, #0]
            break;
 8006c7a:	e004      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c7c:	4b89      	ldr	r3, [pc, #548]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c80:	2202      	movs	r2, #2
 8006c82:	4013      	ands	r3, r2
 8006c84:	d0ed      	beq.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006c86:	2313      	movs	r3, #19
 8006c88:	18fb      	adds	r3, r7, r3
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d10a      	bne.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c90:	4b84      	ldr	r3, [pc, #528]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c94:	4a85      	ldr	r2, [pc, #532]	; (8006eac <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8006c96:	4013      	ands	r3, r2
 8006c98:	0019      	movs	r1, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c9e:	4b81      	ldr	r3, [pc, #516]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	65da      	str	r2, [r3, #92]	; 0x5c
 8006ca4:	e00c      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ca6:	2312      	movs	r3, #18
 8006ca8:	18fb      	adds	r3, r7, r3
 8006caa:	2213      	movs	r2, #19
 8006cac:	18ba      	adds	r2, r7, r2
 8006cae:	7812      	ldrb	r2, [r2, #0]
 8006cb0:	701a      	strb	r2, [r3, #0]
 8006cb2:	e005      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cb4:	2312      	movs	r3, #18
 8006cb6:	18fb      	adds	r3, r7, r3
 8006cb8:	2213      	movs	r2, #19
 8006cba:	18ba      	adds	r2, r7, r2
 8006cbc:	7812      	ldrb	r2, [r2, #0]
 8006cbe:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cc0:	2311      	movs	r3, #17
 8006cc2:	18fb      	adds	r3, r7, r3
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d105      	bne.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cca:	4b76      	ldr	r3, [pc, #472]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006ccc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cce:	4b75      	ldr	r3, [pc, #468]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006cd0:	4979      	ldr	r1, [pc, #484]	; (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8006cd2:	400a      	ands	r2, r1
 8006cd4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	4013      	ands	r3, r2
 8006cde:	d009      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006ce0:	4b70      	ldr	r3, [pc, #448]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ce4:	2203      	movs	r2, #3
 8006ce6:	4393      	bics	r3, r2
 8006ce8:	0019      	movs	r1, r3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	4b6d      	ldr	r3, [pc, #436]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	d009      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cfe:	4b69      	ldr	r3, [pc, #420]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d02:	220c      	movs	r2, #12
 8006d04:	4393      	bics	r3, r2
 8006d06:	0019      	movs	r1, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	4b65      	ldr	r3, [pc, #404]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2210      	movs	r2, #16
 8006d18:	4013      	ands	r3, r2
 8006d1a:	d009      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d1c:	4b61      	ldr	r3, [pc, #388]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d20:	4a66      	ldr	r2, [pc, #408]	; (8006ebc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8006d22:	4013      	ands	r3, r2
 8006d24:	0019      	movs	r1, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68da      	ldr	r2, [r3, #12]
 8006d2a:	4b5e      	ldr	r3, [pc, #376]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	2380      	movs	r3, #128	; 0x80
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4013      	ands	r3, r2
 8006d3a:	d009      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d3c:	4b59      	ldr	r3, [pc, #356]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d40:	4a5f      	ldr	r2, [pc, #380]	; (8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	0019      	movs	r1, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	4b56      	ldr	r3, [pc, #344]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	2380      	movs	r3, #128	; 0x80
 8006d56:	00db      	lsls	r3, r3, #3
 8006d58:	4013      	ands	r3, r2
 8006d5a:	d009      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d5c:	4b51      	ldr	r3, [pc, #324]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d60:	4a58      	ldr	r2, [pc, #352]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d62:	4013      	ands	r3, r2
 8006d64:	0019      	movs	r1, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69da      	ldr	r2, [r3, #28]
 8006d6a:	4b4e      	ldr	r3, [pc, #312]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d6c:	430a      	orrs	r2, r1
 8006d6e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2220      	movs	r2, #32
 8006d76:	4013      	ands	r3, r2
 8006d78:	d009      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d7a:	4b4a      	ldr	r3, [pc, #296]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d7e:	4a52      	ldr	r2, [pc, #328]	; (8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8006d80:	4013      	ands	r3, r2
 8006d82:	0019      	movs	r1, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	691a      	ldr	r2, [r3, #16]
 8006d88:	4b46      	ldr	r3, [pc, #280]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	2380      	movs	r3, #128	; 0x80
 8006d94:	01db      	lsls	r3, r3, #7
 8006d96:	4013      	ands	r3, r2
 8006d98:	d015      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006d9a:	4b42      	ldr	r3, [pc, #264]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	0899      	lsrs	r1, r3, #2
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1a      	ldr	r2, [r3, #32]
 8006da6:	4b3f      	ldr	r3, [pc, #252]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006da8:	430a      	orrs	r2, r1
 8006daa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1a      	ldr	r2, [r3, #32]
 8006db0:	2380      	movs	r3, #128	; 0x80
 8006db2:	05db      	lsls	r3, r3, #23
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d106      	bne.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006db8:	4b3a      	ldr	r3, [pc, #232]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006dba:	68da      	ldr	r2, [r3, #12]
 8006dbc:	4b39      	ldr	r3, [pc, #228]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006dbe:	2180      	movs	r1, #128	; 0x80
 8006dc0:	0249      	lsls	r1, r1, #9
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	2380      	movs	r3, #128	; 0x80
 8006dcc:	031b      	lsls	r3, r3, #12
 8006dce:	4013      	ands	r3, r2
 8006dd0:	d009      	beq.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006dd2:	4b34      	ldr	r3, [pc, #208]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd6:	2240      	movs	r2, #64	; 0x40
 8006dd8:	4393      	bics	r3, r2
 8006dda:	0019      	movs	r1, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006de0:	4b30      	ldr	r3, [pc, #192]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006de2:	430a      	orrs	r2, r1
 8006de4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	2380      	movs	r3, #128	; 0x80
 8006dec:	039b      	lsls	r3, r3, #14
 8006dee:	4013      	ands	r3, r2
 8006df0:	d016      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006df2:	4b2c      	ldr	r3, [pc, #176]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df6:	4a35      	ldr	r2, [pc, #212]	; (8006ecc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006df8:	4013      	ands	r3, r2
 8006dfa:	0019      	movs	r1, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e00:	4b28      	ldr	r3, [pc, #160]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e02:	430a      	orrs	r2, r1
 8006e04:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e0a:	2380      	movs	r3, #128	; 0x80
 8006e0c:	03db      	lsls	r3, r3, #15
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d106      	bne.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006e12:	4b24      	ldr	r3, [pc, #144]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e14:	68da      	ldr	r2, [r3, #12]
 8006e16:	4b23      	ldr	r3, [pc, #140]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e18:	2180      	movs	r1, #128	; 0x80
 8006e1a:	0449      	lsls	r1, r1, #17
 8006e1c:	430a      	orrs	r2, r1
 8006e1e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	2380      	movs	r3, #128	; 0x80
 8006e26:	03db      	lsls	r3, r3, #15
 8006e28:	4013      	ands	r3, r2
 8006e2a:	d016      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006e2c:	4b1d      	ldr	r3, [pc, #116]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e30:	4a27      	ldr	r2, [pc, #156]	; (8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8006e32:	4013      	ands	r3, r2
 8006e34:	0019      	movs	r1, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e3a:	4b1a      	ldr	r3, [pc, #104]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e44:	2380      	movs	r3, #128	; 0x80
 8006e46:	045b      	lsls	r3, r3, #17
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d106      	bne.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006e4c:	4b15      	ldr	r3, [pc, #84]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e4e:	68da      	ldr	r2, [r3, #12]
 8006e50:	4b14      	ldr	r3, [pc, #80]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e52:	2180      	movs	r1, #128	; 0x80
 8006e54:	0449      	lsls	r1, r1, #17
 8006e56:	430a      	orrs	r2, r1
 8006e58:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	2380      	movs	r3, #128	; 0x80
 8006e60:	011b      	lsls	r3, r3, #4
 8006e62:	4013      	ands	r3, r2
 8006e64:	d016      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006e66:	4b0f      	ldr	r3, [pc, #60]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e6a:	4a1a      	ldr	r2, [pc, #104]	; (8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	0019      	movs	r1, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	695a      	ldr	r2, [r3, #20]
 8006e74:	4b0b      	ldr	r3, [pc, #44]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e76:	430a      	orrs	r2, r1
 8006e78:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	695a      	ldr	r2, [r3, #20]
 8006e7e:	2380      	movs	r3, #128	; 0x80
 8006e80:	01db      	lsls	r3, r3, #7
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d106      	bne.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006e86:	4b07      	ldr	r3, [pc, #28]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e88:	68da      	ldr	r2, [r3, #12]
 8006e8a:	4b06      	ldr	r3, [pc, #24]	; (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006e8c:	2180      	movs	r1, #128	; 0x80
 8006e8e:	0249      	lsls	r1, r1, #9
 8006e90:	430a      	orrs	r2, r1
 8006e92:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006e94:	2312      	movs	r3, #18
 8006e96:	18fb      	adds	r3, r7, r3
 8006e98:	781b      	ldrb	r3, [r3, #0]
}
 8006e9a:	0018      	movs	r0, r3
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	b006      	add	sp, #24
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	46c0      	nop			; (mov r8, r8)
 8006ea4:	40021000 	.word	0x40021000
 8006ea8:	40007000 	.word	0x40007000
 8006eac:	fffffcff 	.word	0xfffffcff
 8006eb0:	fffeffff 	.word	0xfffeffff
 8006eb4:	00001388 	.word	0x00001388
 8006eb8:	efffffff 	.word	0xefffffff
 8006ebc:	fffff3ff 	.word	0xfffff3ff
 8006ec0:	fff3ffff 	.word	0xfff3ffff
 8006ec4:	ffcfffff 	.word	0xffcfffff
 8006ec8:	ffffcfff 	.word	0xffffcfff
 8006ecc:	ffbfffff 	.word	0xffbfffff
 8006ed0:	feffffff 	.word	0xfeffffff
 8006ed4:	ffff3fff 	.word	0xffff3fff

08006ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e04a      	b.n	8006f80 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	223d      	movs	r2, #61	; 0x3d
 8006eee:	5c9b      	ldrb	r3, [r3, r2]
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d107      	bne.n	8006f06 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	223c      	movs	r2, #60	; 0x3c
 8006efa:	2100      	movs	r1, #0
 8006efc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	0018      	movs	r0, r3
 8006f02:	f000 f841 	bl	8006f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	223d      	movs	r2, #61	; 0x3d
 8006f0a:	2102      	movs	r1, #2
 8006f0c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	3304      	adds	r3, #4
 8006f16:	0019      	movs	r1, r3
 8006f18:	0010      	movs	r0, r2
 8006f1a:	f000 f9c1 	bl	80072a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2248      	movs	r2, #72	; 0x48
 8006f22:	2101      	movs	r1, #1
 8006f24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	223e      	movs	r2, #62	; 0x3e
 8006f2a:	2101      	movs	r1, #1
 8006f2c:	5499      	strb	r1, [r3, r2]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	223f      	movs	r2, #63	; 0x3f
 8006f32:	2101      	movs	r1, #1
 8006f34:	5499      	strb	r1, [r3, r2]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2240      	movs	r2, #64	; 0x40
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	5499      	strb	r1, [r3, r2]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2241      	movs	r2, #65	; 0x41
 8006f42:	2101      	movs	r1, #1
 8006f44:	5499      	strb	r1, [r3, r2]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2242      	movs	r2, #66	; 0x42
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	5499      	strb	r1, [r3, r2]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2243      	movs	r2, #67	; 0x43
 8006f52:	2101      	movs	r1, #1
 8006f54:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2244      	movs	r2, #68	; 0x44
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	5499      	strb	r1, [r3, r2]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2245      	movs	r2, #69	; 0x45
 8006f62:	2101      	movs	r1, #1
 8006f64:	5499      	strb	r1, [r3, r2]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2246      	movs	r2, #70	; 0x46
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	5499      	strb	r1, [r3, r2]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2247      	movs	r2, #71	; 0x47
 8006f72:	2101      	movs	r1, #1
 8006f74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	223d      	movs	r2, #61	; 0x3d
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	0018      	movs	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	b002      	add	sp, #8
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f90:	46c0      	nop			; (mov r8, r8)
 8006f92:	46bd      	mov	sp, r7
 8006f94:	b002      	add	sp, #8
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	223d      	movs	r2, #61	; 0x3d
 8006fa4:	5c9b      	ldrb	r3, [r3, r2]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d001      	beq.n	8006fb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e042      	b.n	8007036 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	223d      	movs	r2, #61	; 0x3d
 8006fb4:	2102      	movs	r1, #2
 8006fb6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68da      	ldr	r2, [r3, #12]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a1c      	ldr	r2, [pc, #112]	; (8007040 <HAL_TIM_Base_Start_IT+0xa8>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d00f      	beq.n	8006ff2 <HAL_TIM_Base_Start_IT+0x5a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	2380      	movs	r3, #128	; 0x80
 8006fd8:	05db      	lsls	r3, r3, #23
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d009      	beq.n	8006ff2 <HAL_TIM_Base_Start_IT+0x5a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a18      	ldr	r2, [pc, #96]	; (8007044 <HAL_TIM_Base_Start_IT+0xac>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d004      	beq.n	8006ff2 <HAL_TIM_Base_Start_IT+0x5a>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a16      	ldr	r2, [pc, #88]	; (8007048 <HAL_TIM_Base_Start_IT+0xb0>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d116      	bne.n	8007020 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	4a14      	ldr	r2, [pc, #80]	; (800704c <HAL_TIM_Base_Start_IT+0xb4>)
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2b06      	cmp	r3, #6
 8007002:	d016      	beq.n	8007032 <HAL_TIM_Base_Start_IT+0x9a>
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	2380      	movs	r3, #128	; 0x80
 8007008:	025b      	lsls	r3, r3, #9
 800700a:	429a      	cmp	r2, r3
 800700c:	d011      	beq.n	8007032 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2101      	movs	r1, #1
 800701a:	430a      	orrs	r2, r1
 800701c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800701e:	e008      	b.n	8007032 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2101      	movs	r1, #1
 800702c:	430a      	orrs	r2, r1
 800702e:	601a      	str	r2, [r3, #0]
 8007030:	e000      	b.n	8007034 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007032:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	0018      	movs	r0, r3
 8007038:	46bd      	mov	sp, r7
 800703a:	b004      	add	sp, #16
 800703c:	bd80      	pop	{r7, pc}
 800703e:	46c0      	nop			; (mov r8, r8)
 8007040:	40012c00 	.word	0x40012c00
 8007044:	40000400 	.word	0x40000400
 8007048:	40014000 	.word	0x40014000
 800704c:	00010007 	.word	0x00010007

08007050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2202      	movs	r2, #2
 800706c:	4013      	ands	r3, r2
 800706e:	d021      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2202      	movs	r2, #2
 8007074:	4013      	ands	r3, r2
 8007076:	d01d      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2203      	movs	r2, #3
 800707e:	4252      	negs	r2, r2
 8007080:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2201      	movs	r2, #1
 8007086:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	2203      	movs	r2, #3
 8007090:	4013      	ands	r3, r2
 8007092:	d004      	beq.n	800709e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	0018      	movs	r0, r3
 8007098:	f000 f8ea 	bl	8007270 <HAL_TIM_IC_CaptureCallback>
 800709c:	e007      	b.n	80070ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	0018      	movs	r0, r3
 80070a2:	f000 f8dd 	bl	8007260 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	0018      	movs	r0, r3
 80070aa:	f000 f8e9 	bl	8007280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2204      	movs	r2, #4
 80070b8:	4013      	ands	r3, r2
 80070ba:	d022      	beq.n	8007102 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2204      	movs	r2, #4
 80070c0:	4013      	ands	r3, r2
 80070c2:	d01e      	beq.n	8007102 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2205      	movs	r2, #5
 80070ca:	4252      	negs	r2, r2
 80070cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2202      	movs	r2, #2
 80070d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	699a      	ldr	r2, [r3, #24]
 80070da:	23c0      	movs	r3, #192	; 0xc0
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4013      	ands	r3, r2
 80070e0:	d004      	beq.n	80070ec <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	0018      	movs	r0, r3
 80070e6:	f000 f8c3 	bl	8007270 <HAL_TIM_IC_CaptureCallback>
 80070ea:	e007      	b.n	80070fc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	0018      	movs	r0, r3
 80070f0:	f000 f8b6 	bl	8007260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	0018      	movs	r0, r3
 80070f8:	f000 f8c2 	bl	8007280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	2208      	movs	r2, #8
 8007106:	4013      	ands	r3, r2
 8007108:	d021      	beq.n	800714e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2208      	movs	r2, #8
 800710e:	4013      	ands	r3, r2
 8007110:	d01d      	beq.n	800714e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2209      	movs	r2, #9
 8007118:	4252      	negs	r2, r2
 800711a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2204      	movs	r2, #4
 8007120:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	2203      	movs	r2, #3
 800712a:	4013      	ands	r3, r2
 800712c:	d004      	beq.n	8007138 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	0018      	movs	r0, r3
 8007132:	f000 f89d 	bl	8007270 <HAL_TIM_IC_CaptureCallback>
 8007136:	e007      	b.n	8007148 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	0018      	movs	r0, r3
 800713c:	f000 f890 	bl	8007260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	0018      	movs	r0, r3
 8007144:	f000 f89c 	bl	8007280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	2210      	movs	r2, #16
 8007152:	4013      	ands	r3, r2
 8007154:	d022      	beq.n	800719c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2210      	movs	r2, #16
 800715a:	4013      	ands	r3, r2
 800715c:	d01e      	beq.n	800719c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2211      	movs	r2, #17
 8007164:	4252      	negs	r2, r2
 8007166:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2208      	movs	r2, #8
 800716c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69da      	ldr	r2, [r3, #28]
 8007174:	23c0      	movs	r3, #192	; 0xc0
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	4013      	ands	r3, r2
 800717a:	d004      	beq.n	8007186 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	0018      	movs	r0, r3
 8007180:	f000 f876 	bl	8007270 <HAL_TIM_IC_CaptureCallback>
 8007184:	e007      	b.n	8007196 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	0018      	movs	r0, r3
 800718a:	f000 f869 	bl	8007260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	0018      	movs	r0, r3
 8007192:	f000 f875 	bl	8007280 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2201      	movs	r2, #1
 80071a0:	4013      	ands	r3, r2
 80071a2:	d00c      	beq.n	80071be <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2201      	movs	r2, #1
 80071a8:	4013      	ands	r3, r2
 80071aa:	d008      	beq.n	80071be <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2202      	movs	r2, #2
 80071b2:	4252      	negs	r2, r2
 80071b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	0018      	movs	r0, r3
 80071ba:	f7fe f95f 	bl	800547c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2280      	movs	r2, #128	; 0x80
 80071c2:	4013      	ands	r3, r2
 80071c4:	d104      	bne.n	80071d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	2380      	movs	r3, #128	; 0x80
 80071ca:	019b      	lsls	r3, r3, #6
 80071cc:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071ce:	d00b      	beq.n	80071e8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2280      	movs	r2, #128	; 0x80
 80071d4:	4013      	ands	r3, r2
 80071d6:	d007      	beq.n	80071e8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1e      	ldr	r2, [pc, #120]	; (8007258 <HAL_TIM_IRQHandler+0x208>)
 80071de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	0018      	movs	r0, r3
 80071e4:	f000 f8f2 	bl	80073cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071e8:	68ba      	ldr	r2, [r7, #8]
 80071ea:	2380      	movs	r3, #128	; 0x80
 80071ec:	005b      	lsls	r3, r3, #1
 80071ee:	4013      	ands	r3, r2
 80071f0:	d00b      	beq.n	800720a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2280      	movs	r2, #128	; 0x80
 80071f6:	4013      	ands	r3, r2
 80071f8:	d007      	beq.n	800720a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a17      	ldr	r2, [pc, #92]	; (800725c <HAL_TIM_IRQHandler+0x20c>)
 8007200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	0018      	movs	r0, r3
 8007206:	f000 f8e9 	bl	80073dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	2240      	movs	r2, #64	; 0x40
 800720e:	4013      	ands	r3, r2
 8007210:	d00c      	beq.n	800722c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2240      	movs	r2, #64	; 0x40
 8007216:	4013      	ands	r3, r2
 8007218:	d008      	beq.n	800722c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2241      	movs	r2, #65	; 0x41
 8007220:	4252      	negs	r2, r2
 8007222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	0018      	movs	r0, r3
 8007228:	f000 f832 	bl	8007290 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2220      	movs	r2, #32
 8007230:	4013      	ands	r3, r2
 8007232:	d00c      	beq.n	800724e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2220      	movs	r2, #32
 8007238:	4013      	ands	r3, r2
 800723a:	d008      	beq.n	800724e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2221      	movs	r2, #33	; 0x21
 8007242:	4252      	negs	r2, r2
 8007244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	0018      	movs	r0, r3
 800724a:	f000 f8b7 	bl	80073bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800724e:	46c0      	nop			; (mov r8, r8)
 8007250:	46bd      	mov	sp, r7
 8007252:	b004      	add	sp, #16
 8007254:	bd80      	pop	{r7, pc}
 8007256:	46c0      	nop			; (mov r8, r8)
 8007258:	ffffdf7f 	.word	0xffffdf7f
 800725c:	fffffeff 	.word	0xfffffeff

08007260 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007268:	46c0      	nop			; (mov r8, r8)
 800726a:	46bd      	mov	sp, r7
 800726c:	b002      	add	sp, #8
 800726e:	bd80      	pop	{r7, pc}

08007270 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007278:	46c0      	nop			; (mov r8, r8)
 800727a:	46bd      	mov	sp, r7
 800727c:	b002      	add	sp, #8
 800727e:	bd80      	pop	{r7, pc}

08007280 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007288:	46c0      	nop			; (mov r8, r8)
 800728a:	46bd      	mov	sp, r7
 800728c:	b002      	add	sp, #8
 800728e:	bd80      	pop	{r7, pc}

08007290 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007298:	46c0      	nop			; (mov r8, r8)
 800729a:	46bd      	mov	sp, r7
 800729c:	b002      	add	sp, #8
 800729e:	bd80      	pop	{r7, pc}

080072a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a3b      	ldr	r2, [pc, #236]	; (80073a0 <TIM_Base_SetConfig+0x100>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d008      	beq.n	80072ca <TIM_Base_SetConfig+0x2a>
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	2380      	movs	r3, #128	; 0x80
 80072bc:	05db      	lsls	r3, r3, #23
 80072be:	429a      	cmp	r2, r3
 80072c0:	d003      	beq.n	80072ca <TIM_Base_SetConfig+0x2a>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a37      	ldr	r2, [pc, #220]	; (80073a4 <TIM_Base_SetConfig+0x104>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d108      	bne.n	80072dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2270      	movs	r2, #112	; 0x70
 80072ce:	4393      	bics	r3, r2
 80072d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	4313      	orrs	r3, r2
 80072da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a30      	ldr	r2, [pc, #192]	; (80073a0 <TIM_Base_SetConfig+0x100>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d018      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	2380      	movs	r3, #128	; 0x80
 80072e8:	05db      	lsls	r3, r3, #23
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d013      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a2c      	ldr	r2, [pc, #176]	; (80073a4 <TIM_Base_SetConfig+0x104>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d00f      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a2b      	ldr	r2, [pc, #172]	; (80073a8 <TIM_Base_SetConfig+0x108>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d00b      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a2a      	ldr	r2, [pc, #168]	; (80073ac <TIM_Base_SetConfig+0x10c>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d007      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a29      	ldr	r2, [pc, #164]	; (80073b0 <TIM_Base_SetConfig+0x110>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d003      	beq.n	8007316 <TIM_Base_SetConfig+0x76>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a28      	ldr	r2, [pc, #160]	; (80073b4 <TIM_Base_SetConfig+0x114>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d108      	bne.n	8007328 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	4a27      	ldr	r2, [pc, #156]	; (80073b8 <TIM_Base_SetConfig+0x118>)
 800731a:	4013      	ands	r3, r2
 800731c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	4313      	orrs	r3, r2
 8007326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2280      	movs	r2, #128	; 0x80
 800732c:	4393      	bics	r3, r2
 800732e:	001a      	movs	r2, r3
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	4313      	orrs	r3, r2
 8007336:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	689a      	ldr	r2, [r3, #8]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a13      	ldr	r2, [pc, #76]	; (80073a0 <TIM_Base_SetConfig+0x100>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d00b      	beq.n	800736e <TIM_Base_SetConfig+0xce>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a14      	ldr	r2, [pc, #80]	; (80073ac <TIM_Base_SetConfig+0x10c>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d007      	beq.n	800736e <TIM_Base_SetConfig+0xce>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a13      	ldr	r2, [pc, #76]	; (80073b0 <TIM_Base_SetConfig+0x110>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d003      	beq.n	800736e <TIM_Base_SetConfig+0xce>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a12      	ldr	r2, [pc, #72]	; (80073b4 <TIM_Base_SetConfig+0x114>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d103      	bne.n	8007376 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	691a      	ldr	r2, [r3, #16]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2201      	movs	r2, #1
 800737a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	2201      	movs	r2, #1
 8007382:	4013      	ands	r3, r2
 8007384:	2b01      	cmp	r3, #1
 8007386:	d106      	bne.n	8007396 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	2201      	movs	r2, #1
 800738e:	4393      	bics	r3, r2
 8007390:	001a      	movs	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	611a      	str	r2, [r3, #16]
  }
}
 8007396:	46c0      	nop			; (mov r8, r8)
 8007398:	46bd      	mov	sp, r7
 800739a:	b004      	add	sp, #16
 800739c:	bd80      	pop	{r7, pc}
 800739e:	46c0      	nop			; (mov r8, r8)
 80073a0:	40012c00 	.word	0x40012c00
 80073a4:	40000400 	.word	0x40000400
 80073a8:	40002000 	.word	0x40002000
 80073ac:	40014000 	.word	0x40014000
 80073b0:	40014400 	.word	0x40014400
 80073b4:	40014800 	.word	0x40014800
 80073b8:	fffffcff 	.word	0xfffffcff

080073bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073c4:	46c0      	nop			; (mov r8, r8)
 80073c6:	46bd      	mov	sp, r7
 80073c8:	b002      	add	sp, #8
 80073ca:	bd80      	pop	{r7, pc}

080073cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b082      	sub	sp, #8
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073d4:	46c0      	nop			; (mov r8, r8)
 80073d6:	46bd      	mov	sp, r7
 80073d8:	b002      	add	sp, #8
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073e4:	46c0      	nop			; (mov r8, r8)
 80073e6:	46bd      	mov	sp, r7
 80073e8:	b002      	add	sp, #8
 80073ea:	bd80      	pop	{r7, pc}

080073ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d101      	bne.n	80073fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e046      	b.n	800748c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2288      	movs	r2, #136	; 0x88
 8007402:	589b      	ldr	r3, [r3, r2]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d107      	bne.n	8007418 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2284      	movs	r2, #132	; 0x84
 800740c:	2100      	movs	r1, #0
 800740e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	0018      	movs	r0, r3
 8007414:	f7fe f87a 	bl	800550c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2288      	movs	r2, #136	; 0x88
 800741c:	2124      	movs	r1, #36	; 0x24
 800741e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2101      	movs	r1, #1
 800742c:	438a      	bics	r2, r1
 800742e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007434:	2b00      	cmp	r3, #0
 8007436:	d003      	beq.n	8007440 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	0018      	movs	r0, r3
 800743c:	f000 fed8 	bl	80081f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	0018      	movs	r0, r3
 8007444:	f000 fc16 	bl	8007c74 <UART_SetConfig>
 8007448:	0003      	movs	r3, r0
 800744a:	2b01      	cmp	r3, #1
 800744c:	d101      	bne.n	8007452 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e01c      	b.n	800748c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	490d      	ldr	r1, [pc, #52]	; (8007494 <HAL_UART_Init+0xa8>)
 800745e:	400a      	ands	r2, r1
 8007460:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	212a      	movs	r1, #42	; 0x2a
 800746e:	438a      	bics	r2, r1
 8007470:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2101      	movs	r1, #1
 800747e:	430a      	orrs	r2, r1
 8007480:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	0018      	movs	r0, r3
 8007486:	f000 ff67 	bl	8008358 <UART_CheckIdleState>
 800748a:	0003      	movs	r3, r0
}
 800748c:	0018      	movs	r0, r3
 800748e:	46bd      	mov	sp, r7
 8007490:	b002      	add	sp, #8
 8007492:	bd80      	pop	{r7, pc}
 8007494:	ffffb7ff 	.word	0xffffb7ff

08007498 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b08a      	sub	sp, #40	; 0x28
 800749c:	af02      	add	r7, sp, #8
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	603b      	str	r3, [r7, #0]
 80074a4:	1dbb      	adds	r3, r7, #6
 80074a6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2288      	movs	r2, #136	; 0x88
 80074ac:	589b      	ldr	r3, [r3, r2]
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d000      	beq.n	80074b4 <HAL_UART_Transmit+0x1c>
 80074b2:	e090      	b.n	80075d6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d003      	beq.n	80074c2 <HAL_UART_Transmit+0x2a>
 80074ba:	1dbb      	adds	r3, r7, #6
 80074bc:	881b      	ldrh	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e088      	b.n	80075d8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	689a      	ldr	r2, [r3, #8]
 80074ca:	2380      	movs	r3, #128	; 0x80
 80074cc:	015b      	lsls	r3, r3, #5
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d109      	bne.n	80074e6 <HAL_UART_Transmit+0x4e>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d105      	bne.n	80074e6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	2201      	movs	r2, #1
 80074de:	4013      	ands	r3, r2
 80074e0:	d001      	beq.n	80074e6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e078      	b.n	80075d8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2290      	movs	r2, #144	; 0x90
 80074ea:	2100      	movs	r1, #0
 80074ec:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2288      	movs	r2, #136	; 0x88
 80074f2:	2121      	movs	r1, #33	; 0x21
 80074f4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074f6:	f7fe fac1 	bl	8005a7c <HAL_GetTick>
 80074fa:	0003      	movs	r3, r0
 80074fc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	1dba      	adds	r2, r7, #6
 8007502:	2154      	movs	r1, #84	; 0x54
 8007504:	8812      	ldrh	r2, [r2, #0]
 8007506:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	1dba      	adds	r2, r7, #6
 800750c:	2156      	movs	r1, #86	; 0x56
 800750e:	8812      	ldrh	r2, [r2, #0]
 8007510:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	689a      	ldr	r2, [r3, #8]
 8007516:	2380      	movs	r3, #128	; 0x80
 8007518:	015b      	lsls	r3, r3, #5
 800751a:	429a      	cmp	r2, r3
 800751c:	d108      	bne.n	8007530 <HAL_UART_Transmit+0x98>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d104      	bne.n	8007530 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8007526:	2300      	movs	r3, #0
 8007528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	61bb      	str	r3, [r7, #24]
 800752e:	e003      	b.n	8007538 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007534:	2300      	movs	r3, #0
 8007536:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007538:	e030      	b.n	800759c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	0013      	movs	r3, r2
 8007544:	2200      	movs	r2, #0
 8007546:	2180      	movs	r1, #128	; 0x80
 8007548:	f000 ffb0 	bl	80084ac <UART_WaitOnFlagUntilTimeout>
 800754c:	1e03      	subs	r3, r0, #0
 800754e:	d005      	beq.n	800755c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2288      	movs	r2, #136	; 0x88
 8007554:	2120      	movs	r1, #32
 8007556:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e03d      	b.n	80075d8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d10b      	bne.n	800757a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	001a      	movs	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	05d2      	lsls	r2, r2, #23
 800756e:	0dd2      	lsrs	r2, r2, #23
 8007570:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	3302      	adds	r3, #2
 8007576:	61bb      	str	r3, [r7, #24]
 8007578:	e007      	b.n	800758a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	781a      	ldrb	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	3301      	adds	r3, #1
 8007588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2256      	movs	r2, #86	; 0x56
 800758e:	5a9b      	ldrh	r3, [r3, r2]
 8007590:	b29b      	uxth	r3, r3
 8007592:	3b01      	subs	r3, #1
 8007594:	b299      	uxth	r1, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2256      	movs	r2, #86	; 0x56
 800759a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2256      	movs	r2, #86	; 0x56
 80075a0:	5a9b      	ldrh	r3, [r3, r2]
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1c8      	bne.n	800753a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	0013      	movs	r3, r2
 80075b2:	2200      	movs	r2, #0
 80075b4:	2140      	movs	r1, #64	; 0x40
 80075b6:	f000 ff79 	bl	80084ac <UART_WaitOnFlagUntilTimeout>
 80075ba:	1e03      	subs	r3, r0, #0
 80075bc:	d005      	beq.n	80075ca <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2288      	movs	r2, #136	; 0x88
 80075c2:	2120      	movs	r1, #32
 80075c4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e006      	b.n	80075d8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2288      	movs	r2, #136	; 0x88
 80075ce:	2120      	movs	r1, #32
 80075d0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	e000      	b.n	80075d8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80075d6:	2302      	movs	r3, #2
  }
}
 80075d8:	0018      	movs	r0, r3
 80075da:	46bd      	mov	sp, r7
 80075dc:	b008      	add	sp, #32
 80075de:	bd80      	pop	{r7, pc}

080075e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075e0:	b5b0      	push	{r4, r5, r7, lr}
 80075e2:	b0aa      	sub	sp, #168	; 0xa8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	69db      	ldr	r3, [r3, #28]
 80075ee:	22a4      	movs	r2, #164	; 0xa4
 80075f0:	18b9      	adds	r1, r7, r2
 80075f2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	20a0      	movs	r0, #160	; 0xa0
 80075fc:	1839      	adds	r1, r7, r0
 80075fe:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	249c      	movs	r4, #156	; 0x9c
 8007608:	1939      	adds	r1, r7, r4
 800760a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800760c:	0011      	movs	r1, r2
 800760e:	18bb      	adds	r3, r7, r2
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4aa2      	ldr	r2, [pc, #648]	; (800789c <HAL_UART_IRQHandler+0x2bc>)
 8007614:	4013      	ands	r3, r2
 8007616:	2298      	movs	r2, #152	; 0x98
 8007618:	18bd      	adds	r5, r7, r2
 800761a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800761c:	18bb      	adds	r3, r7, r2
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d11a      	bne.n	800765a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007624:	187b      	adds	r3, r7, r1
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2220      	movs	r2, #32
 800762a:	4013      	ands	r3, r2
 800762c:	d015      	beq.n	800765a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800762e:	183b      	adds	r3, r7, r0
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2220      	movs	r2, #32
 8007634:	4013      	ands	r3, r2
 8007636:	d105      	bne.n	8007644 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007638:	193b      	adds	r3, r7, r4
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	2380      	movs	r3, #128	; 0x80
 800763e:	055b      	lsls	r3, r3, #21
 8007640:	4013      	ands	r3, r2
 8007642:	d00a      	beq.n	800765a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007648:	2b00      	cmp	r3, #0
 800764a:	d100      	bne.n	800764e <HAL_UART_IRQHandler+0x6e>
 800764c:	e2dc      	b.n	8007c08 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	0010      	movs	r0, r2
 8007656:	4798      	blx	r3
      }
      return;
 8007658:	e2d6      	b.n	8007c08 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800765a:	2398      	movs	r3, #152	; 0x98
 800765c:	18fb      	adds	r3, r7, r3
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d100      	bne.n	8007666 <HAL_UART_IRQHandler+0x86>
 8007664:	e122      	b.n	80078ac <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007666:	239c      	movs	r3, #156	; 0x9c
 8007668:	18fb      	adds	r3, r7, r3
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a8c      	ldr	r2, [pc, #560]	; (80078a0 <HAL_UART_IRQHandler+0x2c0>)
 800766e:	4013      	ands	r3, r2
 8007670:	d106      	bne.n	8007680 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007672:	23a0      	movs	r3, #160	; 0xa0
 8007674:	18fb      	adds	r3, r7, r3
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a8a      	ldr	r2, [pc, #552]	; (80078a4 <HAL_UART_IRQHandler+0x2c4>)
 800767a:	4013      	ands	r3, r2
 800767c:	d100      	bne.n	8007680 <HAL_UART_IRQHandler+0xa0>
 800767e:	e115      	b.n	80078ac <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007680:	23a4      	movs	r3, #164	; 0xa4
 8007682:	18fb      	adds	r3, r7, r3
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2201      	movs	r2, #1
 8007688:	4013      	ands	r3, r2
 800768a:	d012      	beq.n	80076b2 <HAL_UART_IRQHandler+0xd2>
 800768c:	23a0      	movs	r3, #160	; 0xa0
 800768e:	18fb      	adds	r3, r7, r3
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	2380      	movs	r3, #128	; 0x80
 8007694:	005b      	lsls	r3, r3, #1
 8007696:	4013      	ands	r3, r2
 8007698:	d00b      	beq.n	80076b2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2201      	movs	r2, #1
 80076a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2290      	movs	r2, #144	; 0x90
 80076a6:	589b      	ldr	r3, [r3, r2]
 80076a8:	2201      	movs	r2, #1
 80076aa:	431a      	orrs	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2190      	movs	r1, #144	; 0x90
 80076b0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076b2:	23a4      	movs	r3, #164	; 0xa4
 80076b4:	18fb      	adds	r3, r7, r3
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2202      	movs	r2, #2
 80076ba:	4013      	ands	r3, r2
 80076bc:	d011      	beq.n	80076e2 <HAL_UART_IRQHandler+0x102>
 80076be:	239c      	movs	r3, #156	; 0x9c
 80076c0:	18fb      	adds	r3, r7, r3
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2201      	movs	r2, #1
 80076c6:	4013      	ands	r3, r2
 80076c8:	d00b      	beq.n	80076e2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2202      	movs	r2, #2
 80076d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2290      	movs	r2, #144	; 0x90
 80076d6:	589b      	ldr	r3, [r3, r2]
 80076d8:	2204      	movs	r2, #4
 80076da:	431a      	orrs	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2190      	movs	r1, #144	; 0x90
 80076e0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076e2:	23a4      	movs	r3, #164	; 0xa4
 80076e4:	18fb      	adds	r3, r7, r3
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2204      	movs	r2, #4
 80076ea:	4013      	ands	r3, r2
 80076ec:	d011      	beq.n	8007712 <HAL_UART_IRQHandler+0x132>
 80076ee:	239c      	movs	r3, #156	; 0x9c
 80076f0:	18fb      	adds	r3, r7, r3
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2201      	movs	r2, #1
 80076f6:	4013      	ands	r3, r2
 80076f8:	d00b      	beq.n	8007712 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2204      	movs	r2, #4
 8007700:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2290      	movs	r2, #144	; 0x90
 8007706:	589b      	ldr	r3, [r3, r2]
 8007708:	2202      	movs	r2, #2
 800770a:	431a      	orrs	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2190      	movs	r1, #144	; 0x90
 8007710:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007712:	23a4      	movs	r3, #164	; 0xa4
 8007714:	18fb      	adds	r3, r7, r3
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2208      	movs	r2, #8
 800771a:	4013      	ands	r3, r2
 800771c:	d017      	beq.n	800774e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800771e:	23a0      	movs	r3, #160	; 0xa0
 8007720:	18fb      	adds	r3, r7, r3
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2220      	movs	r2, #32
 8007726:	4013      	ands	r3, r2
 8007728:	d105      	bne.n	8007736 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800772a:	239c      	movs	r3, #156	; 0x9c
 800772c:	18fb      	adds	r3, r7, r3
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a5b      	ldr	r2, [pc, #364]	; (80078a0 <HAL_UART_IRQHandler+0x2c0>)
 8007732:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007734:	d00b      	beq.n	800774e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2208      	movs	r2, #8
 800773c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2290      	movs	r2, #144	; 0x90
 8007742:	589b      	ldr	r3, [r3, r2]
 8007744:	2208      	movs	r2, #8
 8007746:	431a      	orrs	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2190      	movs	r1, #144	; 0x90
 800774c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800774e:	23a4      	movs	r3, #164	; 0xa4
 8007750:	18fb      	adds	r3, r7, r3
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	2380      	movs	r3, #128	; 0x80
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	4013      	ands	r3, r2
 800775a:	d013      	beq.n	8007784 <HAL_UART_IRQHandler+0x1a4>
 800775c:	23a0      	movs	r3, #160	; 0xa0
 800775e:	18fb      	adds	r3, r7, r3
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	2380      	movs	r3, #128	; 0x80
 8007764:	04db      	lsls	r3, r3, #19
 8007766:	4013      	ands	r3, r2
 8007768:	d00c      	beq.n	8007784 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	2280      	movs	r2, #128	; 0x80
 8007770:	0112      	lsls	r2, r2, #4
 8007772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2290      	movs	r2, #144	; 0x90
 8007778:	589b      	ldr	r3, [r3, r2]
 800777a:	2220      	movs	r2, #32
 800777c:	431a      	orrs	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2190      	movs	r1, #144	; 0x90
 8007782:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2290      	movs	r2, #144	; 0x90
 8007788:	589b      	ldr	r3, [r3, r2]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d100      	bne.n	8007790 <HAL_UART_IRQHandler+0x1b0>
 800778e:	e23d      	b.n	8007c0c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007790:	23a4      	movs	r3, #164	; 0xa4
 8007792:	18fb      	adds	r3, r7, r3
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2220      	movs	r2, #32
 8007798:	4013      	ands	r3, r2
 800779a:	d015      	beq.n	80077c8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800779c:	23a0      	movs	r3, #160	; 0xa0
 800779e:	18fb      	adds	r3, r7, r3
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2220      	movs	r2, #32
 80077a4:	4013      	ands	r3, r2
 80077a6:	d106      	bne.n	80077b6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077a8:	239c      	movs	r3, #156	; 0x9c
 80077aa:	18fb      	adds	r3, r7, r3
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	2380      	movs	r3, #128	; 0x80
 80077b0:	055b      	lsls	r3, r3, #21
 80077b2:	4013      	ands	r3, r2
 80077b4:	d008      	beq.n	80077c8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d004      	beq.n	80077c8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	0010      	movs	r0, r2
 80077c6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2290      	movs	r2, #144	; 0x90
 80077cc:	589b      	ldr	r3, [r3, r2]
 80077ce:	2194      	movs	r1, #148	; 0x94
 80077d0:	187a      	adds	r2, r7, r1
 80077d2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	2240      	movs	r2, #64	; 0x40
 80077dc:	4013      	ands	r3, r2
 80077de:	2b40      	cmp	r3, #64	; 0x40
 80077e0:	d004      	beq.n	80077ec <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077e2:	187b      	adds	r3, r7, r1
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2228      	movs	r2, #40	; 0x28
 80077e8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077ea:	d04c      	beq.n	8007886 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	0018      	movs	r0, r3
 80077f0:	f000 fff0 	bl	80087d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	2240      	movs	r2, #64	; 0x40
 80077fc:	4013      	ands	r3, r2
 80077fe:	2b40      	cmp	r3, #64	; 0x40
 8007800:	d13c      	bne.n	800787c <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007802:	f3ef 8310 	mrs	r3, PRIMASK
 8007806:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007808:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800780a:	2090      	movs	r0, #144	; 0x90
 800780c:	183a      	adds	r2, r7, r0
 800780e:	6013      	str	r3, [r2, #0]
 8007810:	2301      	movs	r3, #1
 8007812:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007816:	f383 8810 	msr	PRIMASK, r3
}
 800781a:	46c0      	nop			; (mov r8, r8)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689a      	ldr	r2, [r3, #8]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2140      	movs	r1, #64	; 0x40
 8007828:	438a      	bics	r2, r1
 800782a:	609a      	str	r2, [r3, #8]
 800782c:	183b      	adds	r3, r7, r0
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007832:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007834:	f383 8810 	msr	PRIMASK, r3
}
 8007838:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2280      	movs	r2, #128	; 0x80
 800783e:	589b      	ldr	r3, [r3, r2]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d016      	beq.n	8007872 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2280      	movs	r2, #128	; 0x80
 8007848:	589b      	ldr	r3, [r3, r2]
 800784a:	4a17      	ldr	r2, [pc, #92]	; (80078a8 <HAL_UART_IRQHandler+0x2c8>)
 800784c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2280      	movs	r2, #128	; 0x80
 8007852:	589b      	ldr	r3, [r3, r2]
 8007854:	0018      	movs	r0, r3
 8007856:	f7fe fa41 	bl	8005cdc <HAL_DMA_Abort_IT>
 800785a:	1e03      	subs	r3, r0, #0
 800785c:	d01c      	beq.n	8007898 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2280      	movs	r2, #128	; 0x80
 8007862:	589b      	ldr	r3, [r3, r2]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	2180      	movs	r1, #128	; 0x80
 800786a:	5852      	ldr	r2, [r2, r1]
 800786c:	0010      	movs	r0, r2
 800786e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007870:	e012      	b.n	8007898 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	0018      	movs	r0, r3
 8007876:	f000 f9e9 	bl	8007c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800787a:	e00d      	b.n	8007898 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	0018      	movs	r0, r3
 8007880:	f000 f9e4 	bl	8007c4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007884:	e008      	b.n	8007898 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	0018      	movs	r0, r3
 800788a:	f000 f9df 	bl	8007c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2290      	movs	r2, #144	; 0x90
 8007892:	2100      	movs	r1, #0
 8007894:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007896:	e1b9      	b.n	8007c0c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007898:	46c0      	nop			; (mov r8, r8)
    return;
 800789a:	e1b7      	b.n	8007c0c <HAL_UART_IRQHandler+0x62c>
 800789c:	0000080f 	.word	0x0000080f
 80078a0:	10000001 	.word	0x10000001
 80078a4:	04000120 	.word	0x04000120
 80078a8:	080088a1 	.word	0x080088a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d000      	beq.n	80078b6 <HAL_UART_IRQHandler+0x2d6>
 80078b4:	e13e      	b.n	8007b34 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80078b6:	23a4      	movs	r3, #164	; 0xa4
 80078b8:	18fb      	adds	r3, r7, r3
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2210      	movs	r2, #16
 80078be:	4013      	ands	r3, r2
 80078c0:	d100      	bne.n	80078c4 <HAL_UART_IRQHandler+0x2e4>
 80078c2:	e137      	b.n	8007b34 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80078c4:	23a0      	movs	r3, #160	; 0xa0
 80078c6:	18fb      	adds	r3, r7, r3
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2210      	movs	r2, #16
 80078cc:	4013      	ands	r3, r2
 80078ce:	d100      	bne.n	80078d2 <HAL_UART_IRQHandler+0x2f2>
 80078d0:	e130      	b.n	8007b34 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2210      	movs	r2, #16
 80078d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	2240      	movs	r2, #64	; 0x40
 80078e2:	4013      	ands	r3, r2
 80078e4:	2b40      	cmp	r3, #64	; 0x40
 80078e6:	d000      	beq.n	80078ea <HAL_UART_IRQHandler+0x30a>
 80078e8:	e0a4      	b.n	8007a34 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2280      	movs	r2, #128	; 0x80
 80078ee:	589b      	ldr	r3, [r3, r2]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	217e      	movs	r1, #126	; 0x7e
 80078f6:	187b      	adds	r3, r7, r1
 80078f8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80078fa:	187b      	adds	r3, r7, r1
 80078fc:	881b      	ldrh	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d100      	bne.n	8007904 <HAL_UART_IRQHandler+0x324>
 8007902:	e185      	b.n	8007c10 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	225c      	movs	r2, #92	; 0x5c
 8007908:	5a9b      	ldrh	r3, [r3, r2]
 800790a:	187a      	adds	r2, r7, r1
 800790c:	8812      	ldrh	r2, [r2, #0]
 800790e:	429a      	cmp	r2, r3
 8007910:	d300      	bcc.n	8007914 <HAL_UART_IRQHandler+0x334>
 8007912:	e17d      	b.n	8007c10 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	187a      	adds	r2, r7, r1
 8007918:	215e      	movs	r1, #94	; 0x5e
 800791a:	8812      	ldrh	r2, [r2, #0]
 800791c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2280      	movs	r2, #128	; 0x80
 8007922:	589b      	ldr	r3, [r3, r2]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2220      	movs	r2, #32
 800792a:	4013      	ands	r3, r2
 800792c:	d170      	bne.n	8007a10 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800792e:	f3ef 8310 	mrs	r3, PRIMASK
 8007932:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007936:	67bb      	str	r3, [r7, #120]	; 0x78
 8007938:	2301      	movs	r3, #1
 800793a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800793c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800793e:	f383 8810 	msr	PRIMASK, r3
}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	49b4      	ldr	r1, [pc, #720]	; (8007c20 <HAL_UART_IRQHandler+0x640>)
 8007950:	400a      	ands	r2, r1
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007956:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795a:	f383 8810 	msr	PRIMASK, r3
}
 800795e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007960:	f3ef 8310 	mrs	r3, PRIMASK
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007966:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007968:	677b      	str	r3, [r7, #116]	; 0x74
 800796a:	2301      	movs	r3, #1
 800796c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800796e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007970:	f383 8810 	msr	PRIMASK, r3
}
 8007974:	46c0      	nop			; (mov r8, r8)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	689a      	ldr	r2, [r3, #8]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2101      	movs	r1, #1
 8007982:	438a      	bics	r2, r1
 8007984:	609a      	str	r2, [r3, #8]
 8007986:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007988:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800798a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800798c:	f383 8810 	msr	PRIMASK, r3
}
 8007990:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007992:	f3ef 8310 	mrs	r3, PRIMASK
 8007996:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007998:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800799a:	673b      	str	r3, [r7, #112]	; 0x70
 800799c:	2301      	movs	r3, #1
 800799e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a2:	f383 8810 	msr	PRIMASK, r3
}
 80079a6:	46c0      	nop			; (mov r8, r8)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689a      	ldr	r2, [r3, #8]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2140      	movs	r1, #64	; 0x40
 80079b4:	438a      	bics	r2, r1
 80079b6:	609a      	str	r2, [r3, #8]
 80079b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80079ba:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079be:	f383 8810 	msr	PRIMASK, r3
}
 80079c2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	228c      	movs	r2, #140	; 0x8c
 80079c8:	2120      	movs	r1, #32
 80079ca:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079d2:	f3ef 8310 	mrs	r3, PRIMASK
 80079d6:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80079d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80079dc:	2301      	movs	r3, #1
 80079de:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079e2:	f383 8810 	msr	PRIMASK, r3
}
 80079e6:	46c0      	nop			; (mov r8, r8)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2110      	movs	r1, #16
 80079f4:	438a      	bics	r2, r1
 80079f6:	601a      	str	r2, [r3, #0]
 80079f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079fe:	f383 8810 	msr	PRIMASK, r3
}
 8007a02:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2280      	movs	r2, #128	; 0x80
 8007a08:	589b      	ldr	r3, [r3, r2]
 8007a0a:	0018      	movs	r0, r3
 8007a0c:	f7fe f904 	bl	8005c18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2202      	movs	r2, #2
 8007a14:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	225c      	movs	r2, #92	; 0x5c
 8007a1a:	5a9a      	ldrh	r2, [r3, r2]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	215e      	movs	r1, #94	; 0x5e
 8007a20:	5a5b      	ldrh	r3, [r3, r1]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	1ad3      	subs	r3, r2, r3
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	0011      	movs	r1, r2
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	f000 f915 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a32:	e0ed      	b.n	8007c10 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	225c      	movs	r2, #92	; 0x5c
 8007a38:	5a99      	ldrh	r1, [r3, r2]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	225e      	movs	r2, #94	; 0x5e
 8007a3e:	5a9b      	ldrh	r3, [r3, r2]
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	208e      	movs	r0, #142	; 0x8e
 8007a44:	183b      	adds	r3, r7, r0
 8007a46:	1a8a      	subs	r2, r1, r2
 8007a48:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	225e      	movs	r2, #94	; 0x5e
 8007a4e:	5a9b      	ldrh	r3, [r3, r2]
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d100      	bne.n	8007a58 <HAL_UART_IRQHandler+0x478>
 8007a56:	e0dd      	b.n	8007c14 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8007a58:	183b      	adds	r3, r7, r0
 8007a5a:	881b      	ldrh	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d100      	bne.n	8007a62 <HAL_UART_IRQHandler+0x482>
 8007a60:	e0d8      	b.n	8007c14 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a62:	f3ef 8310 	mrs	r3, PRIMASK
 8007a66:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a68:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a6a:	2488      	movs	r4, #136	; 0x88
 8007a6c:	193a      	adds	r2, r7, r4
 8007a6e:	6013      	str	r3, [r2, #0]
 8007a70:	2301      	movs	r3, #1
 8007a72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	f383 8810 	msr	PRIMASK, r3
}
 8007a7a:	46c0      	nop			; (mov r8, r8)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4967      	ldr	r1, [pc, #412]	; (8007c24 <HAL_UART_IRQHandler+0x644>)
 8007a88:	400a      	ands	r2, r1
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	193b      	adds	r3, r7, r4
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f383 8810 	msr	PRIMASK, r3
}
 8007a98:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a9a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a9e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007aa0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007aa2:	2484      	movs	r4, #132	; 0x84
 8007aa4:	193a      	adds	r2, r7, r4
 8007aa6:	6013      	str	r3, [r2, #0]
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	f383 8810 	msr	PRIMASK, r3
}
 8007ab2:	46c0      	nop			; (mov r8, r8)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	689a      	ldr	r2, [r3, #8]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	495a      	ldr	r1, [pc, #360]	; (8007c28 <HAL_UART_IRQHandler+0x648>)
 8007ac0:	400a      	ands	r2, r1
 8007ac2:	609a      	str	r2, [r3, #8]
 8007ac4:	193b      	adds	r3, r7, r4
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007aca:	6a3b      	ldr	r3, [r7, #32]
 8007acc:	f383 8810 	msr	PRIMASK, r3
}
 8007ad0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	228c      	movs	r2, #140	; 0x8c
 8007ad6:	2120      	movs	r1, #32
 8007ad8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ae6:	f3ef 8310 	mrs	r3, PRIMASK
 8007aea:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aee:	2480      	movs	r4, #128	; 0x80
 8007af0:	193a      	adds	r2, r7, r4
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	2301      	movs	r3, #1
 8007af6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afa:	f383 8810 	msr	PRIMASK, r3
}
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2110      	movs	r1, #16
 8007b0c:	438a      	bics	r2, r1
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	193b      	adds	r3, r7, r4
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b18:	f383 8810 	msr	PRIMASK, r3
}
 8007b1c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2202      	movs	r2, #2
 8007b22:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b24:	183b      	adds	r3, r7, r0
 8007b26:	881a      	ldrh	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	0011      	movs	r1, r2
 8007b2c:	0018      	movs	r0, r3
 8007b2e:	f000 f895 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b32:	e06f      	b.n	8007c14 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b34:	23a4      	movs	r3, #164	; 0xa4
 8007b36:	18fb      	adds	r3, r7, r3
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	2380      	movs	r3, #128	; 0x80
 8007b3c:	035b      	lsls	r3, r3, #13
 8007b3e:	4013      	ands	r3, r2
 8007b40:	d010      	beq.n	8007b64 <HAL_UART_IRQHandler+0x584>
 8007b42:	239c      	movs	r3, #156	; 0x9c
 8007b44:	18fb      	adds	r3, r7, r3
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	2380      	movs	r3, #128	; 0x80
 8007b4a:	03db      	lsls	r3, r3, #15
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	d009      	beq.n	8007b64 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2280      	movs	r2, #128	; 0x80
 8007b56:	0352      	lsls	r2, r2, #13
 8007b58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f001 fbf3 	bl	8009348 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b62:	e05a      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b64:	23a4      	movs	r3, #164	; 0xa4
 8007b66:	18fb      	adds	r3, r7, r3
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2280      	movs	r2, #128	; 0x80
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	d016      	beq.n	8007b9e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007b70:	23a0      	movs	r3, #160	; 0xa0
 8007b72:	18fb      	adds	r3, r7, r3
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2280      	movs	r2, #128	; 0x80
 8007b78:	4013      	ands	r3, r2
 8007b7a:	d106      	bne.n	8007b8a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007b7c:	239c      	movs	r3, #156	; 0x9c
 8007b7e:	18fb      	adds	r3, r7, r3
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	2380      	movs	r3, #128	; 0x80
 8007b84:	041b      	lsls	r3, r3, #16
 8007b86:	4013      	ands	r3, r2
 8007b88:	d009      	beq.n	8007b9e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d042      	beq.n	8007c18 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	0010      	movs	r0, r2
 8007b9a:	4798      	blx	r3
    }
    return;
 8007b9c:	e03c      	b.n	8007c18 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b9e:	23a4      	movs	r3, #164	; 0xa4
 8007ba0:	18fb      	adds	r3, r7, r3
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2240      	movs	r2, #64	; 0x40
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	d00a      	beq.n	8007bc0 <HAL_UART_IRQHandler+0x5e0>
 8007baa:	23a0      	movs	r3, #160	; 0xa0
 8007bac:	18fb      	adds	r3, r7, r3
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2240      	movs	r2, #64	; 0x40
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	0018      	movs	r0, r3
 8007bba:	f000 fe88 	bl	80088ce <UART_EndTransmit_IT>
    return;
 8007bbe:	e02c      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007bc0:	23a4      	movs	r3, #164	; 0xa4
 8007bc2:	18fb      	adds	r3, r7, r3
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	2380      	movs	r3, #128	; 0x80
 8007bc8:	041b      	lsls	r3, r3, #16
 8007bca:	4013      	ands	r3, r2
 8007bcc:	d00b      	beq.n	8007be6 <HAL_UART_IRQHandler+0x606>
 8007bce:	23a0      	movs	r3, #160	; 0xa0
 8007bd0:	18fb      	adds	r3, r7, r3
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	2380      	movs	r3, #128	; 0x80
 8007bd6:	05db      	lsls	r3, r3, #23
 8007bd8:	4013      	ands	r3, r2
 8007bda:	d004      	beq.n	8007be6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	0018      	movs	r0, r3
 8007be0:	f001 fbc2 	bl	8009368 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007be4:	e019      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007be6:	23a4      	movs	r3, #164	; 0xa4
 8007be8:	18fb      	adds	r3, r7, r3
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	2380      	movs	r3, #128	; 0x80
 8007bee:	045b      	lsls	r3, r3, #17
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	d012      	beq.n	8007c1a <HAL_UART_IRQHandler+0x63a>
 8007bf4:	23a0      	movs	r3, #160	; 0xa0
 8007bf6:	18fb      	adds	r3, r7, r3
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	da0d      	bge.n	8007c1a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	0018      	movs	r0, r3
 8007c02:	f001 fba9 	bl	8009358 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c06:	e008      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
      return;
 8007c08:	46c0      	nop			; (mov r8, r8)
 8007c0a:	e006      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
    return;
 8007c0c:	46c0      	nop			; (mov r8, r8)
 8007c0e:	e004      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
      return;
 8007c10:	46c0      	nop			; (mov r8, r8)
 8007c12:	e002      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
      return;
 8007c14:	46c0      	nop			; (mov r8, r8)
 8007c16:	e000      	b.n	8007c1a <HAL_UART_IRQHandler+0x63a>
    return;
 8007c18:	46c0      	nop			; (mov r8, r8)
  }
}
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	b02a      	add	sp, #168	; 0xa8
 8007c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8007c20:	fffffeff 	.word	0xfffffeff
 8007c24:	fffffedf 	.word	0xfffffedf
 8007c28:	effffffe 	.word	0xeffffffe

08007c2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c34:	46c0      	nop			; (mov r8, r8)
 8007c36:	46bd      	mov	sp, r7
 8007c38:	b002      	add	sp, #8
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007c44:	46c0      	nop			; (mov r8, r8)
 8007c46:	46bd      	mov	sp, r7
 8007c48:	b002      	add	sp, #8
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c54:	46c0      	nop			; (mov r8, r8)
 8007c56:	46bd      	mov	sp, r7
 8007c58:	b002      	add	sp, #8
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	000a      	movs	r2, r1
 8007c66:	1cbb      	adds	r3, r7, #2
 8007c68:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b002      	add	sp, #8
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c74:	b5b0      	push	{r4, r5, r7, lr}
 8007c76:	b090      	sub	sp, #64	; 0x40
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c7c:	231a      	movs	r3, #26
 8007c7e:	2220      	movs	r2, #32
 8007c80:	189b      	adds	r3, r3, r2
 8007c82:	19db      	adds	r3, r3, r7
 8007c84:	2200      	movs	r2, #0
 8007c86:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8a:	689a      	ldr	r2, [r3, #8]
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	431a      	orrs	r2, r3
 8007c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c94:	695b      	ldr	r3, [r3, #20]
 8007c96:	431a      	orrs	r2, r3
 8007c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9a:	69db      	ldr	r3, [r3, #28]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4aaf      	ldr	r2, [pc, #700]	; (8007f64 <UART_SetConfig+0x2f0>)
 8007ca8:	4013      	ands	r3, r2
 8007caa:	0019      	movs	r1, r3
 8007cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cb2:	430b      	orrs	r3, r1
 8007cb4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	4aaa      	ldr	r2, [pc, #680]	; (8007f68 <UART_SetConfig+0x2f4>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc4:	68d9      	ldr	r1, [r3, #12]
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	0003      	movs	r3, r0
 8007ccc:	430b      	orrs	r3, r1
 8007cce:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4aa4      	ldr	r2, [pc, #656]	; (8007f6c <UART_SetConfig+0x2f8>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d004      	beq.n	8007cea <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce2:	6a1b      	ldr	r3, [r3, #32]
 8007ce4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	4a9f      	ldr	r2, [pc, #636]	; (8007f70 <UART_SetConfig+0x2fc>)
 8007cf2:	4013      	ands	r3, r2
 8007cf4:	0019      	movs	r1, r3
 8007cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cfc:	430b      	orrs	r3, r1
 8007cfe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d06:	220f      	movs	r2, #15
 8007d08:	4393      	bics	r3, r2
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	0003      	movs	r3, r0
 8007d16:	430b      	orrs	r3, r1
 8007d18:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a95      	ldr	r2, [pc, #596]	; (8007f74 <UART_SetConfig+0x300>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d131      	bne.n	8007d88 <UART_SetConfig+0x114>
 8007d24:	4b94      	ldr	r3, [pc, #592]	; (8007f78 <UART_SetConfig+0x304>)
 8007d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d28:	2203      	movs	r2, #3
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	2b03      	cmp	r3, #3
 8007d2e:	d01d      	beq.n	8007d6c <UART_SetConfig+0xf8>
 8007d30:	d823      	bhi.n	8007d7a <UART_SetConfig+0x106>
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d00c      	beq.n	8007d50 <UART_SetConfig+0xdc>
 8007d36:	d820      	bhi.n	8007d7a <UART_SetConfig+0x106>
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d002      	beq.n	8007d42 <UART_SetConfig+0xce>
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d00e      	beq.n	8007d5e <UART_SetConfig+0xea>
 8007d40:	e01b      	b.n	8007d7a <UART_SetConfig+0x106>
 8007d42:	231b      	movs	r3, #27
 8007d44:	2220      	movs	r2, #32
 8007d46:	189b      	adds	r3, r3, r2
 8007d48:	19db      	adds	r3, r3, r7
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	701a      	strb	r2, [r3, #0]
 8007d4e:	e0b4      	b.n	8007eba <UART_SetConfig+0x246>
 8007d50:	231b      	movs	r3, #27
 8007d52:	2220      	movs	r2, #32
 8007d54:	189b      	adds	r3, r3, r2
 8007d56:	19db      	adds	r3, r3, r7
 8007d58:	2202      	movs	r2, #2
 8007d5a:	701a      	strb	r2, [r3, #0]
 8007d5c:	e0ad      	b.n	8007eba <UART_SetConfig+0x246>
 8007d5e:	231b      	movs	r3, #27
 8007d60:	2220      	movs	r2, #32
 8007d62:	189b      	adds	r3, r3, r2
 8007d64:	19db      	adds	r3, r3, r7
 8007d66:	2204      	movs	r2, #4
 8007d68:	701a      	strb	r2, [r3, #0]
 8007d6a:	e0a6      	b.n	8007eba <UART_SetConfig+0x246>
 8007d6c:	231b      	movs	r3, #27
 8007d6e:	2220      	movs	r2, #32
 8007d70:	189b      	adds	r3, r3, r2
 8007d72:	19db      	adds	r3, r3, r7
 8007d74:	2208      	movs	r2, #8
 8007d76:	701a      	strb	r2, [r3, #0]
 8007d78:	e09f      	b.n	8007eba <UART_SetConfig+0x246>
 8007d7a:	231b      	movs	r3, #27
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	189b      	adds	r3, r3, r2
 8007d80:	19db      	adds	r3, r3, r7
 8007d82:	2210      	movs	r2, #16
 8007d84:	701a      	strb	r2, [r3, #0]
 8007d86:	e098      	b.n	8007eba <UART_SetConfig+0x246>
 8007d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a7b      	ldr	r2, [pc, #492]	; (8007f7c <UART_SetConfig+0x308>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d131      	bne.n	8007df6 <UART_SetConfig+0x182>
 8007d92:	4b79      	ldr	r3, [pc, #484]	; (8007f78 <UART_SetConfig+0x304>)
 8007d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d96:	220c      	movs	r2, #12
 8007d98:	4013      	ands	r3, r2
 8007d9a:	2b0c      	cmp	r3, #12
 8007d9c:	d01d      	beq.n	8007dda <UART_SetConfig+0x166>
 8007d9e:	d823      	bhi.n	8007de8 <UART_SetConfig+0x174>
 8007da0:	2b08      	cmp	r3, #8
 8007da2:	d00c      	beq.n	8007dbe <UART_SetConfig+0x14a>
 8007da4:	d820      	bhi.n	8007de8 <UART_SetConfig+0x174>
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d002      	beq.n	8007db0 <UART_SetConfig+0x13c>
 8007daa:	2b04      	cmp	r3, #4
 8007dac:	d00e      	beq.n	8007dcc <UART_SetConfig+0x158>
 8007dae:	e01b      	b.n	8007de8 <UART_SetConfig+0x174>
 8007db0:	231b      	movs	r3, #27
 8007db2:	2220      	movs	r2, #32
 8007db4:	189b      	adds	r3, r3, r2
 8007db6:	19db      	adds	r3, r3, r7
 8007db8:	2200      	movs	r2, #0
 8007dba:	701a      	strb	r2, [r3, #0]
 8007dbc:	e07d      	b.n	8007eba <UART_SetConfig+0x246>
 8007dbe:	231b      	movs	r3, #27
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	189b      	adds	r3, r3, r2
 8007dc4:	19db      	adds	r3, r3, r7
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	701a      	strb	r2, [r3, #0]
 8007dca:	e076      	b.n	8007eba <UART_SetConfig+0x246>
 8007dcc:	231b      	movs	r3, #27
 8007dce:	2220      	movs	r2, #32
 8007dd0:	189b      	adds	r3, r3, r2
 8007dd2:	19db      	adds	r3, r3, r7
 8007dd4:	2204      	movs	r2, #4
 8007dd6:	701a      	strb	r2, [r3, #0]
 8007dd8:	e06f      	b.n	8007eba <UART_SetConfig+0x246>
 8007dda:	231b      	movs	r3, #27
 8007ddc:	2220      	movs	r2, #32
 8007dde:	189b      	adds	r3, r3, r2
 8007de0:	19db      	adds	r3, r3, r7
 8007de2:	2208      	movs	r2, #8
 8007de4:	701a      	strb	r2, [r3, #0]
 8007de6:	e068      	b.n	8007eba <UART_SetConfig+0x246>
 8007de8:	231b      	movs	r3, #27
 8007dea:	2220      	movs	r2, #32
 8007dec:	189b      	adds	r3, r3, r2
 8007dee:	19db      	adds	r3, r3, r7
 8007df0:	2210      	movs	r2, #16
 8007df2:	701a      	strb	r2, [r3, #0]
 8007df4:	e061      	b.n	8007eba <UART_SetConfig+0x246>
 8007df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a61      	ldr	r2, [pc, #388]	; (8007f80 <UART_SetConfig+0x30c>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d106      	bne.n	8007e0e <UART_SetConfig+0x19a>
 8007e00:	231b      	movs	r3, #27
 8007e02:	2220      	movs	r2, #32
 8007e04:	189b      	adds	r3, r3, r2
 8007e06:	19db      	adds	r3, r3, r7
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]
 8007e0c:	e055      	b.n	8007eba <UART_SetConfig+0x246>
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a5c      	ldr	r2, [pc, #368]	; (8007f84 <UART_SetConfig+0x310>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d106      	bne.n	8007e26 <UART_SetConfig+0x1b2>
 8007e18:	231b      	movs	r3, #27
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	189b      	adds	r3, r3, r2
 8007e1e:	19db      	adds	r3, r3, r7
 8007e20:	2200      	movs	r2, #0
 8007e22:	701a      	strb	r2, [r3, #0]
 8007e24:	e049      	b.n	8007eba <UART_SetConfig+0x246>
 8007e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a50      	ldr	r2, [pc, #320]	; (8007f6c <UART_SetConfig+0x2f8>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d13e      	bne.n	8007eae <UART_SetConfig+0x23a>
 8007e30:	4b51      	ldr	r3, [pc, #324]	; (8007f78 <UART_SetConfig+0x304>)
 8007e32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e34:	23c0      	movs	r3, #192	; 0xc0
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	4013      	ands	r3, r2
 8007e3a:	22c0      	movs	r2, #192	; 0xc0
 8007e3c:	0112      	lsls	r2, r2, #4
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d027      	beq.n	8007e92 <UART_SetConfig+0x21e>
 8007e42:	22c0      	movs	r2, #192	; 0xc0
 8007e44:	0112      	lsls	r2, r2, #4
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d82a      	bhi.n	8007ea0 <UART_SetConfig+0x22c>
 8007e4a:	2280      	movs	r2, #128	; 0x80
 8007e4c:	0112      	lsls	r2, r2, #4
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d011      	beq.n	8007e76 <UART_SetConfig+0x202>
 8007e52:	2280      	movs	r2, #128	; 0x80
 8007e54:	0112      	lsls	r2, r2, #4
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d822      	bhi.n	8007ea0 <UART_SetConfig+0x22c>
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d004      	beq.n	8007e68 <UART_SetConfig+0x1f4>
 8007e5e:	2280      	movs	r2, #128	; 0x80
 8007e60:	00d2      	lsls	r2, r2, #3
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d00e      	beq.n	8007e84 <UART_SetConfig+0x210>
 8007e66:	e01b      	b.n	8007ea0 <UART_SetConfig+0x22c>
 8007e68:	231b      	movs	r3, #27
 8007e6a:	2220      	movs	r2, #32
 8007e6c:	189b      	adds	r3, r3, r2
 8007e6e:	19db      	adds	r3, r3, r7
 8007e70:	2200      	movs	r2, #0
 8007e72:	701a      	strb	r2, [r3, #0]
 8007e74:	e021      	b.n	8007eba <UART_SetConfig+0x246>
 8007e76:	231b      	movs	r3, #27
 8007e78:	2220      	movs	r2, #32
 8007e7a:	189b      	adds	r3, r3, r2
 8007e7c:	19db      	adds	r3, r3, r7
 8007e7e:	2202      	movs	r2, #2
 8007e80:	701a      	strb	r2, [r3, #0]
 8007e82:	e01a      	b.n	8007eba <UART_SetConfig+0x246>
 8007e84:	231b      	movs	r3, #27
 8007e86:	2220      	movs	r2, #32
 8007e88:	189b      	adds	r3, r3, r2
 8007e8a:	19db      	adds	r3, r3, r7
 8007e8c:	2204      	movs	r2, #4
 8007e8e:	701a      	strb	r2, [r3, #0]
 8007e90:	e013      	b.n	8007eba <UART_SetConfig+0x246>
 8007e92:	231b      	movs	r3, #27
 8007e94:	2220      	movs	r2, #32
 8007e96:	189b      	adds	r3, r3, r2
 8007e98:	19db      	adds	r3, r3, r7
 8007e9a:	2208      	movs	r2, #8
 8007e9c:	701a      	strb	r2, [r3, #0]
 8007e9e:	e00c      	b.n	8007eba <UART_SetConfig+0x246>
 8007ea0:	231b      	movs	r3, #27
 8007ea2:	2220      	movs	r2, #32
 8007ea4:	189b      	adds	r3, r3, r2
 8007ea6:	19db      	adds	r3, r3, r7
 8007ea8:	2210      	movs	r2, #16
 8007eaa:	701a      	strb	r2, [r3, #0]
 8007eac:	e005      	b.n	8007eba <UART_SetConfig+0x246>
 8007eae:	231b      	movs	r3, #27
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	189b      	adds	r3, r3, r2
 8007eb4:	19db      	adds	r3, r3, r7
 8007eb6:	2210      	movs	r2, #16
 8007eb8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a2b      	ldr	r2, [pc, #172]	; (8007f6c <UART_SetConfig+0x2f8>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d000      	beq.n	8007ec6 <UART_SetConfig+0x252>
 8007ec4:	e0a9      	b.n	800801a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ec6:	231b      	movs	r3, #27
 8007ec8:	2220      	movs	r2, #32
 8007eca:	189b      	adds	r3, r3, r2
 8007ecc:	19db      	adds	r3, r3, r7
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	2b08      	cmp	r3, #8
 8007ed2:	d015      	beq.n	8007f00 <UART_SetConfig+0x28c>
 8007ed4:	dc18      	bgt.n	8007f08 <UART_SetConfig+0x294>
 8007ed6:	2b04      	cmp	r3, #4
 8007ed8:	d00d      	beq.n	8007ef6 <UART_SetConfig+0x282>
 8007eda:	dc15      	bgt.n	8007f08 <UART_SetConfig+0x294>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d002      	beq.n	8007ee6 <UART_SetConfig+0x272>
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d005      	beq.n	8007ef0 <UART_SetConfig+0x27c>
 8007ee4:	e010      	b.n	8007f08 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ee6:	f7fe fdff 	bl	8006ae8 <HAL_RCC_GetPCLK1Freq>
 8007eea:	0003      	movs	r3, r0
 8007eec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007eee:	e014      	b.n	8007f1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ef0:	4b25      	ldr	r3, [pc, #148]	; (8007f88 <UART_SetConfig+0x314>)
 8007ef2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007ef4:	e011      	b.n	8007f1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ef6:	f7fe fd6b 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 8007efa:	0003      	movs	r3, r0
 8007efc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007efe:	e00c      	b.n	8007f1a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f00:	2380      	movs	r3, #128	; 0x80
 8007f02:	021b      	lsls	r3, r3, #8
 8007f04:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f06:	e008      	b.n	8007f1a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007f0c:	231a      	movs	r3, #26
 8007f0e:	2220      	movs	r2, #32
 8007f10:	189b      	adds	r3, r3, r2
 8007f12:	19db      	adds	r3, r3, r7
 8007f14:	2201      	movs	r2, #1
 8007f16:	701a      	strb	r2, [r3, #0]
        break;
 8007f18:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d100      	bne.n	8007f22 <UART_SetConfig+0x2ae>
 8007f20:	e14b      	b.n	80081ba <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f26:	4b19      	ldr	r3, [pc, #100]	; (8007f8c <UART_SetConfig+0x318>)
 8007f28:	0052      	lsls	r2, r2, #1
 8007f2a:	5ad3      	ldrh	r3, [r2, r3]
 8007f2c:	0019      	movs	r1, r3
 8007f2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f30:	f7f8 f906 	bl	8000140 <__udivsi3>
 8007f34:	0003      	movs	r3, r0
 8007f36:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	0013      	movs	r3, r2
 8007f3e:	005b      	lsls	r3, r3, #1
 8007f40:	189b      	adds	r3, r3, r2
 8007f42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d305      	bcc.n	8007f54 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d91d      	bls.n	8007f90 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8007f54:	231a      	movs	r3, #26
 8007f56:	2220      	movs	r2, #32
 8007f58:	189b      	adds	r3, r3, r2
 8007f5a:	19db      	adds	r3, r3, r7
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	701a      	strb	r2, [r3, #0]
 8007f60:	e12b      	b.n	80081ba <UART_SetConfig+0x546>
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	cfff69f3 	.word	0xcfff69f3
 8007f68:	ffffcfff 	.word	0xffffcfff
 8007f6c:	40008000 	.word	0x40008000
 8007f70:	11fff4ff 	.word	0x11fff4ff
 8007f74:	40013800 	.word	0x40013800
 8007f78:	40021000 	.word	0x40021000
 8007f7c:	40004400 	.word	0x40004400
 8007f80:	40004800 	.word	0x40004800
 8007f84:	40004c00 	.word	0x40004c00
 8007f88:	00f42400 	.word	0x00f42400
 8007f8c:	08010aac 	.word	0x08010aac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f92:	61bb      	str	r3, [r7, #24]
 8007f94:	2300      	movs	r3, #0
 8007f96:	61fb      	str	r3, [r7, #28]
 8007f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f9c:	4b92      	ldr	r3, [pc, #584]	; (80081e8 <UART_SetConfig+0x574>)
 8007f9e:	0052      	lsls	r2, r2, #1
 8007fa0:	5ad3      	ldrh	r3, [r2, r3]
 8007fa2:	613b      	str	r3, [r7, #16]
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	617b      	str	r3, [r7, #20]
 8007fa8:	693a      	ldr	r2, [r7, #16]
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	69b8      	ldr	r0, [r7, #24]
 8007fae:	69f9      	ldr	r1, [r7, #28]
 8007fb0:	f7f8 fa7a 	bl	80004a8 <__aeabi_uldivmod>
 8007fb4:	0002      	movs	r2, r0
 8007fb6:	000b      	movs	r3, r1
 8007fb8:	0e11      	lsrs	r1, r2, #24
 8007fba:	021d      	lsls	r5, r3, #8
 8007fbc:	430d      	orrs	r5, r1
 8007fbe:	0214      	lsls	r4, r2, #8
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	085b      	lsrs	r3, r3, #1
 8007fc6:	60bb      	str	r3, [r7, #8]
 8007fc8:	2300      	movs	r3, #0
 8007fca:	60fb      	str	r3, [r7, #12]
 8007fcc:	68b8      	ldr	r0, [r7, #8]
 8007fce:	68f9      	ldr	r1, [r7, #12]
 8007fd0:	1900      	adds	r0, r0, r4
 8007fd2:	4169      	adcs	r1, r5
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	603b      	str	r3, [r7, #0]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	607b      	str	r3, [r7, #4]
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f7f8 fa61 	bl	80004a8 <__aeabi_uldivmod>
 8007fe6:	0002      	movs	r2, r0
 8007fe8:	000b      	movs	r3, r1
 8007fea:	0013      	movs	r3, r2
 8007fec:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ff0:	23c0      	movs	r3, #192	; 0xc0
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d309      	bcc.n	800800c <UART_SetConfig+0x398>
 8007ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ffa:	2380      	movs	r3, #128	; 0x80
 8007ffc:	035b      	lsls	r3, r3, #13
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d204      	bcs.n	800800c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8008002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008008:	60da      	str	r2, [r3, #12]
 800800a:	e0d6      	b.n	80081ba <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800800c:	231a      	movs	r3, #26
 800800e:	2220      	movs	r2, #32
 8008010:	189b      	adds	r3, r3, r2
 8008012:	19db      	adds	r3, r3, r7
 8008014:	2201      	movs	r2, #1
 8008016:	701a      	strb	r2, [r3, #0]
 8008018:	e0cf      	b.n	80081ba <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800801a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801c:	69da      	ldr	r2, [r3, #28]
 800801e:	2380      	movs	r3, #128	; 0x80
 8008020:	021b      	lsls	r3, r3, #8
 8008022:	429a      	cmp	r2, r3
 8008024:	d000      	beq.n	8008028 <UART_SetConfig+0x3b4>
 8008026:	e070      	b.n	800810a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8008028:	231b      	movs	r3, #27
 800802a:	2220      	movs	r2, #32
 800802c:	189b      	adds	r3, r3, r2
 800802e:	19db      	adds	r3, r3, r7
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	2b08      	cmp	r3, #8
 8008034:	d015      	beq.n	8008062 <UART_SetConfig+0x3ee>
 8008036:	dc18      	bgt.n	800806a <UART_SetConfig+0x3f6>
 8008038:	2b04      	cmp	r3, #4
 800803a:	d00d      	beq.n	8008058 <UART_SetConfig+0x3e4>
 800803c:	dc15      	bgt.n	800806a <UART_SetConfig+0x3f6>
 800803e:	2b00      	cmp	r3, #0
 8008040:	d002      	beq.n	8008048 <UART_SetConfig+0x3d4>
 8008042:	2b02      	cmp	r3, #2
 8008044:	d005      	beq.n	8008052 <UART_SetConfig+0x3de>
 8008046:	e010      	b.n	800806a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008048:	f7fe fd4e 	bl	8006ae8 <HAL_RCC_GetPCLK1Freq>
 800804c:	0003      	movs	r3, r0
 800804e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008050:	e014      	b.n	800807c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008052:	4b66      	ldr	r3, [pc, #408]	; (80081ec <UART_SetConfig+0x578>)
 8008054:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008056:	e011      	b.n	800807c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008058:	f7fe fcba 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 800805c:	0003      	movs	r3, r0
 800805e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008060:	e00c      	b.n	800807c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008062:	2380      	movs	r3, #128	; 0x80
 8008064:	021b      	lsls	r3, r3, #8
 8008066:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008068:	e008      	b.n	800807c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800806a:	2300      	movs	r3, #0
 800806c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800806e:	231a      	movs	r3, #26
 8008070:	2220      	movs	r2, #32
 8008072:	189b      	adds	r3, r3, r2
 8008074:	19db      	adds	r3, r3, r7
 8008076:	2201      	movs	r2, #1
 8008078:	701a      	strb	r2, [r3, #0]
        break;
 800807a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800807c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800807e:	2b00      	cmp	r3, #0
 8008080:	d100      	bne.n	8008084 <UART_SetConfig+0x410>
 8008082:	e09a      	b.n	80081ba <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008088:	4b57      	ldr	r3, [pc, #348]	; (80081e8 <UART_SetConfig+0x574>)
 800808a:	0052      	lsls	r2, r2, #1
 800808c:	5ad3      	ldrh	r3, [r2, r3]
 800808e:	0019      	movs	r1, r3
 8008090:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008092:	f7f8 f855 	bl	8000140 <__udivsi3>
 8008096:	0003      	movs	r3, r0
 8008098:	005a      	lsls	r2, r3, #1
 800809a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	085b      	lsrs	r3, r3, #1
 80080a0:	18d2      	adds	r2, r2, r3
 80080a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	0019      	movs	r1, r3
 80080a8:	0010      	movs	r0, r2
 80080aa:	f7f8 f849 	bl	8000140 <__udivsi3>
 80080ae:	0003      	movs	r3, r0
 80080b0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b4:	2b0f      	cmp	r3, #15
 80080b6:	d921      	bls.n	80080fc <UART_SetConfig+0x488>
 80080b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080ba:	2380      	movs	r3, #128	; 0x80
 80080bc:	025b      	lsls	r3, r3, #9
 80080be:	429a      	cmp	r2, r3
 80080c0:	d21c      	bcs.n	80080fc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	200e      	movs	r0, #14
 80080c8:	2420      	movs	r4, #32
 80080ca:	1903      	adds	r3, r0, r4
 80080cc:	19db      	adds	r3, r3, r7
 80080ce:	210f      	movs	r1, #15
 80080d0:	438a      	bics	r2, r1
 80080d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d6:	085b      	lsrs	r3, r3, #1
 80080d8:	b29b      	uxth	r3, r3
 80080da:	2207      	movs	r2, #7
 80080dc:	4013      	ands	r3, r2
 80080de:	b299      	uxth	r1, r3
 80080e0:	1903      	adds	r3, r0, r4
 80080e2:	19db      	adds	r3, r3, r7
 80080e4:	1902      	adds	r2, r0, r4
 80080e6:	19d2      	adds	r2, r2, r7
 80080e8:	8812      	ldrh	r2, [r2, #0]
 80080ea:	430a      	orrs	r2, r1
 80080ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80080ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	1902      	adds	r2, r0, r4
 80080f4:	19d2      	adds	r2, r2, r7
 80080f6:	8812      	ldrh	r2, [r2, #0]
 80080f8:	60da      	str	r2, [r3, #12]
 80080fa:	e05e      	b.n	80081ba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80080fc:	231a      	movs	r3, #26
 80080fe:	2220      	movs	r2, #32
 8008100:	189b      	adds	r3, r3, r2
 8008102:	19db      	adds	r3, r3, r7
 8008104:	2201      	movs	r2, #1
 8008106:	701a      	strb	r2, [r3, #0]
 8008108:	e057      	b.n	80081ba <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800810a:	231b      	movs	r3, #27
 800810c:	2220      	movs	r2, #32
 800810e:	189b      	adds	r3, r3, r2
 8008110:	19db      	adds	r3, r3, r7
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	2b08      	cmp	r3, #8
 8008116:	d015      	beq.n	8008144 <UART_SetConfig+0x4d0>
 8008118:	dc18      	bgt.n	800814c <UART_SetConfig+0x4d8>
 800811a:	2b04      	cmp	r3, #4
 800811c:	d00d      	beq.n	800813a <UART_SetConfig+0x4c6>
 800811e:	dc15      	bgt.n	800814c <UART_SetConfig+0x4d8>
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <UART_SetConfig+0x4b6>
 8008124:	2b02      	cmp	r3, #2
 8008126:	d005      	beq.n	8008134 <UART_SetConfig+0x4c0>
 8008128:	e010      	b.n	800814c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800812a:	f7fe fcdd 	bl	8006ae8 <HAL_RCC_GetPCLK1Freq>
 800812e:	0003      	movs	r3, r0
 8008130:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008132:	e014      	b.n	800815e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008134:	4b2d      	ldr	r3, [pc, #180]	; (80081ec <UART_SetConfig+0x578>)
 8008136:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008138:	e011      	b.n	800815e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800813a:	f7fe fc49 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 800813e:	0003      	movs	r3, r0
 8008140:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008142:	e00c      	b.n	800815e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008144:	2380      	movs	r3, #128	; 0x80
 8008146:	021b      	lsls	r3, r3, #8
 8008148:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800814a:	e008      	b.n	800815e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8008150:	231a      	movs	r3, #26
 8008152:	2220      	movs	r2, #32
 8008154:	189b      	adds	r3, r3, r2
 8008156:	19db      	adds	r3, r3, r7
 8008158:	2201      	movs	r2, #1
 800815a:	701a      	strb	r2, [r3, #0]
        break;
 800815c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800815e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008160:	2b00      	cmp	r3, #0
 8008162:	d02a      	beq.n	80081ba <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008168:	4b1f      	ldr	r3, [pc, #124]	; (80081e8 <UART_SetConfig+0x574>)
 800816a:	0052      	lsls	r2, r2, #1
 800816c:	5ad3      	ldrh	r3, [r2, r3]
 800816e:	0019      	movs	r1, r3
 8008170:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008172:	f7f7 ffe5 	bl	8000140 <__udivsi3>
 8008176:	0003      	movs	r3, r0
 8008178:	001a      	movs	r2, r3
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	085b      	lsrs	r3, r3, #1
 8008180:	18d2      	adds	r2, r2, r3
 8008182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	0019      	movs	r1, r3
 8008188:	0010      	movs	r0, r2
 800818a:	f7f7 ffd9 	bl	8000140 <__udivsi3>
 800818e:	0003      	movs	r3, r0
 8008190:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008194:	2b0f      	cmp	r3, #15
 8008196:	d90a      	bls.n	80081ae <UART_SetConfig+0x53a>
 8008198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800819a:	2380      	movs	r3, #128	; 0x80
 800819c:	025b      	lsls	r3, r3, #9
 800819e:	429a      	cmp	r2, r3
 80081a0:	d205      	bcs.n	80081ae <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	60da      	str	r2, [r3, #12]
 80081ac:	e005      	b.n	80081ba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80081ae:	231a      	movs	r3, #26
 80081b0:	2220      	movs	r2, #32
 80081b2:	189b      	adds	r3, r3, r2
 80081b4:	19db      	adds	r3, r3, r7
 80081b6:	2201      	movs	r2, #1
 80081b8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	226a      	movs	r2, #106	; 0x6a
 80081be:	2101      	movs	r1, #1
 80081c0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80081c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c4:	2268      	movs	r2, #104	; 0x68
 80081c6:	2101      	movs	r1, #1
 80081c8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80081ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081cc:	2200      	movs	r2, #0
 80081ce:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80081d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d2:	2200      	movs	r2, #0
 80081d4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80081d6:	231a      	movs	r3, #26
 80081d8:	2220      	movs	r2, #32
 80081da:	189b      	adds	r3, r3, r2
 80081dc:	19db      	adds	r3, r3, r7
 80081de:	781b      	ldrb	r3, [r3, #0]
}
 80081e0:	0018      	movs	r0, r3
 80081e2:	46bd      	mov	sp, r7
 80081e4:	b010      	add	sp, #64	; 0x40
 80081e6:	bdb0      	pop	{r4, r5, r7, pc}
 80081e8:	08010aac 	.word	0x08010aac
 80081ec:	00f42400 	.word	0x00f42400

080081f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fc:	2208      	movs	r2, #8
 80081fe:	4013      	ands	r3, r2
 8008200:	d00b      	beq.n	800821a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	4a4a      	ldr	r2, [pc, #296]	; (8008334 <UART_AdvFeatureConfig+0x144>)
 800820a:	4013      	ands	r3, r2
 800820c:	0019      	movs	r1, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	430a      	orrs	r2, r1
 8008218:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800821e:	2201      	movs	r2, #1
 8008220:	4013      	ands	r3, r2
 8008222:	d00b      	beq.n	800823c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	4a43      	ldr	r2, [pc, #268]	; (8008338 <UART_AdvFeatureConfig+0x148>)
 800822c:	4013      	ands	r3, r2
 800822e:	0019      	movs	r1, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	430a      	orrs	r2, r1
 800823a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008240:	2202      	movs	r2, #2
 8008242:	4013      	ands	r3, r2
 8008244:	d00b      	beq.n	800825e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	4a3b      	ldr	r2, [pc, #236]	; (800833c <UART_AdvFeatureConfig+0x14c>)
 800824e:	4013      	ands	r3, r2
 8008250:	0019      	movs	r1, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	430a      	orrs	r2, r1
 800825c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008262:	2204      	movs	r2, #4
 8008264:	4013      	ands	r3, r2
 8008266:	d00b      	beq.n	8008280 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	4a34      	ldr	r2, [pc, #208]	; (8008340 <UART_AdvFeatureConfig+0x150>)
 8008270:	4013      	ands	r3, r2
 8008272:	0019      	movs	r1, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	430a      	orrs	r2, r1
 800827e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008284:	2210      	movs	r2, #16
 8008286:	4013      	ands	r3, r2
 8008288:	d00b      	beq.n	80082a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	4a2c      	ldr	r2, [pc, #176]	; (8008344 <UART_AdvFeatureConfig+0x154>)
 8008292:	4013      	ands	r3, r2
 8008294:	0019      	movs	r1, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a6:	2220      	movs	r2, #32
 80082a8:	4013      	ands	r3, r2
 80082aa:	d00b      	beq.n	80082c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	4a25      	ldr	r2, [pc, #148]	; (8008348 <UART_AdvFeatureConfig+0x158>)
 80082b4:	4013      	ands	r3, r2
 80082b6:	0019      	movs	r1, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	430a      	orrs	r2, r1
 80082c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c8:	2240      	movs	r2, #64	; 0x40
 80082ca:	4013      	ands	r3, r2
 80082cc:	d01d      	beq.n	800830a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	4a1d      	ldr	r2, [pc, #116]	; (800834c <UART_AdvFeatureConfig+0x15c>)
 80082d6:	4013      	ands	r3, r2
 80082d8:	0019      	movs	r1, r3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	430a      	orrs	r2, r1
 80082e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082ea:	2380      	movs	r3, #128	; 0x80
 80082ec:	035b      	lsls	r3, r3, #13
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d10b      	bne.n	800830a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	4a15      	ldr	r2, [pc, #84]	; (8008350 <UART_AdvFeatureConfig+0x160>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	0019      	movs	r1, r3
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	430a      	orrs	r2, r1
 8008308:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830e:	2280      	movs	r2, #128	; 0x80
 8008310:	4013      	ands	r3, r2
 8008312:	d00b      	beq.n	800832c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	4a0e      	ldr	r2, [pc, #56]	; (8008354 <UART_AdvFeatureConfig+0x164>)
 800831c:	4013      	ands	r3, r2
 800831e:	0019      	movs	r1, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	430a      	orrs	r2, r1
 800832a:	605a      	str	r2, [r3, #4]
  }
}
 800832c:	46c0      	nop			; (mov r8, r8)
 800832e:	46bd      	mov	sp, r7
 8008330:	b002      	add	sp, #8
 8008332:	bd80      	pop	{r7, pc}
 8008334:	ffff7fff 	.word	0xffff7fff
 8008338:	fffdffff 	.word	0xfffdffff
 800833c:	fffeffff 	.word	0xfffeffff
 8008340:	fffbffff 	.word	0xfffbffff
 8008344:	ffffefff 	.word	0xffffefff
 8008348:	ffffdfff 	.word	0xffffdfff
 800834c:	ffefffff 	.word	0xffefffff
 8008350:	ff9fffff 	.word	0xff9fffff
 8008354:	fff7ffff 	.word	0xfff7ffff

08008358 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b092      	sub	sp, #72	; 0x48
 800835c:	af02      	add	r7, sp, #8
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2290      	movs	r2, #144	; 0x90
 8008364:	2100      	movs	r1, #0
 8008366:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008368:	f7fd fb88 	bl	8005a7c <HAL_GetTick>
 800836c:	0003      	movs	r3, r0
 800836e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	2208      	movs	r2, #8
 8008378:	4013      	ands	r3, r2
 800837a:	2b08      	cmp	r3, #8
 800837c:	d12d      	bne.n	80083da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800837e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008380:	2280      	movs	r2, #128	; 0x80
 8008382:	0391      	lsls	r1, r2, #14
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	4a47      	ldr	r2, [pc, #284]	; (80084a4 <UART_CheckIdleState+0x14c>)
 8008388:	9200      	str	r2, [sp, #0]
 800838a:	2200      	movs	r2, #0
 800838c:	f000 f88e 	bl	80084ac <UART_WaitOnFlagUntilTimeout>
 8008390:	1e03      	subs	r3, r0, #0
 8008392:	d022      	beq.n	80083da <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008394:	f3ef 8310 	mrs	r3, PRIMASK
 8008398:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800839a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800839c:	63bb      	str	r3, [r7, #56]	; 0x38
 800839e:	2301      	movs	r3, #1
 80083a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a4:	f383 8810 	msr	PRIMASK, r3
}
 80083a8:	46c0      	nop			; (mov r8, r8)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2180      	movs	r1, #128	; 0x80
 80083b6:	438a      	bics	r2, r1
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c0:	f383 8810 	msr	PRIMASK, r3
}
 80083c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2288      	movs	r2, #136	; 0x88
 80083ca:	2120      	movs	r1, #32
 80083cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2284      	movs	r2, #132	; 0x84
 80083d2:	2100      	movs	r1, #0
 80083d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e060      	b.n	800849c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2204      	movs	r2, #4
 80083e2:	4013      	ands	r3, r2
 80083e4:	2b04      	cmp	r3, #4
 80083e6:	d146      	bne.n	8008476 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ea:	2280      	movs	r2, #128	; 0x80
 80083ec:	03d1      	lsls	r1, r2, #15
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	4a2c      	ldr	r2, [pc, #176]	; (80084a4 <UART_CheckIdleState+0x14c>)
 80083f2:	9200      	str	r2, [sp, #0]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f000 f859 	bl	80084ac <UART_WaitOnFlagUntilTimeout>
 80083fa:	1e03      	subs	r3, r0, #0
 80083fc:	d03b      	beq.n	8008476 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083fe:	f3ef 8310 	mrs	r3, PRIMASK
 8008402:	60fb      	str	r3, [r7, #12]
  return(result);
 8008404:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008406:	637b      	str	r3, [r7, #52]	; 0x34
 8008408:	2301      	movs	r3, #1
 800840a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	f383 8810 	msr	PRIMASK, r3
}
 8008412:	46c0      	nop			; (mov r8, r8)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4922      	ldr	r1, [pc, #136]	; (80084a8 <UART_CheckIdleState+0x150>)
 8008420:	400a      	ands	r2, r1
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008426:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	f383 8810 	msr	PRIMASK, r3
}
 800842e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008430:	f3ef 8310 	mrs	r3, PRIMASK
 8008434:	61bb      	str	r3, [r7, #24]
  return(result);
 8008436:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008438:	633b      	str	r3, [r7, #48]	; 0x30
 800843a:	2301      	movs	r3, #1
 800843c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	f383 8810 	msr	PRIMASK, r3
}
 8008444:	46c0      	nop			; (mov r8, r8)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689a      	ldr	r2, [r3, #8]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2101      	movs	r1, #1
 8008452:	438a      	bics	r2, r1
 8008454:	609a      	str	r2, [r3, #8]
 8008456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008458:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f383 8810 	msr	PRIMASK, r3
}
 8008460:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	228c      	movs	r2, #140	; 0x8c
 8008466:	2120      	movs	r1, #32
 8008468:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2284      	movs	r2, #132	; 0x84
 800846e:	2100      	movs	r1, #0
 8008470:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e012      	b.n	800849c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2288      	movs	r2, #136	; 0x88
 800847a:	2120      	movs	r1, #32
 800847c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	228c      	movs	r2, #140	; 0x8c
 8008482:	2120      	movs	r1, #32
 8008484:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2284      	movs	r2, #132	; 0x84
 8008496:	2100      	movs	r1, #0
 8008498:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	0018      	movs	r0, r3
 800849e:	46bd      	mov	sp, r7
 80084a0:	b010      	add	sp, #64	; 0x40
 80084a2:	bd80      	pop	{r7, pc}
 80084a4:	01ffffff 	.word	0x01ffffff
 80084a8:	fffffedf 	.word	0xfffffedf

080084ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	603b      	str	r3, [r7, #0]
 80084b8:	1dfb      	adds	r3, r7, #7
 80084ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084bc:	e051      	b.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	3301      	adds	r3, #1
 80084c2:	d04e      	beq.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084c4:	f7fd fada 	bl	8005a7c <HAL_GetTick>
 80084c8:	0002      	movs	r2, r0
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	69ba      	ldr	r2, [r7, #24]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d302      	bcc.n	80084da <UART_WaitOnFlagUntilTimeout+0x2e>
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d101      	bne.n	80084de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80084da:	2303      	movs	r3, #3
 80084dc:	e051      	b.n	8008582 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2204      	movs	r2, #4
 80084e6:	4013      	ands	r3, r2
 80084e8:	d03b      	beq.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b80      	cmp	r3, #128	; 0x80
 80084ee:	d038      	beq.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b40      	cmp	r3, #64	; 0x40
 80084f4:	d035      	beq.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69db      	ldr	r3, [r3, #28]
 80084fc:	2208      	movs	r2, #8
 80084fe:	4013      	ands	r3, r2
 8008500:	2b08      	cmp	r3, #8
 8008502:	d111      	bne.n	8008528 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2208      	movs	r2, #8
 800850a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	0018      	movs	r0, r3
 8008510:	f000 f960 	bl	80087d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2290      	movs	r2, #144	; 0x90
 8008518:	2108      	movs	r1, #8
 800851a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2284      	movs	r2, #132	; 0x84
 8008520:	2100      	movs	r1, #0
 8008522:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	e02c      	b.n	8008582 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	69da      	ldr	r2, [r3, #28]
 800852e:	2380      	movs	r3, #128	; 0x80
 8008530:	011b      	lsls	r3, r3, #4
 8008532:	401a      	ands	r2, r3
 8008534:	2380      	movs	r3, #128	; 0x80
 8008536:	011b      	lsls	r3, r3, #4
 8008538:	429a      	cmp	r2, r3
 800853a:	d112      	bne.n	8008562 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2280      	movs	r2, #128	; 0x80
 8008542:	0112      	lsls	r2, r2, #4
 8008544:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	0018      	movs	r0, r3
 800854a:	f000 f943 	bl	80087d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2290      	movs	r2, #144	; 0x90
 8008552:	2120      	movs	r1, #32
 8008554:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2284      	movs	r2, #132	; 0x84
 800855a:	2100      	movs	r1, #0
 800855c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e00f      	b.n	8008582 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	69db      	ldr	r3, [r3, #28]
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	4013      	ands	r3, r2
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	1ad3      	subs	r3, r2, r3
 8008570:	425a      	negs	r2, r3
 8008572:	4153      	adcs	r3, r2
 8008574:	b2db      	uxtb	r3, r3
 8008576:	001a      	movs	r2, r3
 8008578:	1dfb      	adds	r3, r7, #7
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	429a      	cmp	r2, r3
 800857e:	d09e      	beq.n	80084be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	0018      	movs	r0, r3
 8008584:	46bd      	mov	sp, r7
 8008586:	b004      	add	sp, #16
 8008588:	bd80      	pop	{r7, pc}
	...

0800858c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b098      	sub	sp, #96	; 0x60
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	1dbb      	adds	r3, r7, #6
 8008598:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	68ba      	ldr	r2, [r7, #8]
 800859e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	1dba      	adds	r2, r7, #6
 80085a4:	215c      	movs	r1, #92	; 0x5c
 80085a6:	8812      	ldrh	r2, [r2, #0]
 80085a8:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	1dba      	adds	r2, r7, #6
 80085ae:	215e      	movs	r1, #94	; 0x5e
 80085b0:	8812      	ldrh	r2, [r2, #0]
 80085b2:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	689a      	ldr	r2, [r3, #8]
 80085be:	2380      	movs	r3, #128	; 0x80
 80085c0:	015b      	lsls	r3, r3, #5
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d10d      	bne.n	80085e2 <UART_Start_Receive_IT+0x56>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d104      	bne.n	80085d8 <UART_Start_Receive_IT+0x4c>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2260      	movs	r2, #96	; 0x60
 80085d2:	497b      	ldr	r1, [pc, #492]	; (80087c0 <UART_Start_Receive_IT+0x234>)
 80085d4:	5299      	strh	r1, [r3, r2]
 80085d6:	e02e      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2260      	movs	r2, #96	; 0x60
 80085dc:	21ff      	movs	r1, #255	; 0xff
 80085de:	5299      	strh	r1, [r3, r2]
 80085e0:	e029      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10d      	bne.n	8008606 <UART_Start_Receive_IT+0x7a>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d104      	bne.n	80085fc <UART_Start_Receive_IT+0x70>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2260      	movs	r2, #96	; 0x60
 80085f6:	21ff      	movs	r1, #255	; 0xff
 80085f8:	5299      	strh	r1, [r3, r2]
 80085fa:	e01c      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2260      	movs	r2, #96	; 0x60
 8008600:	217f      	movs	r1, #127	; 0x7f
 8008602:	5299      	strh	r1, [r3, r2]
 8008604:	e017      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	689a      	ldr	r2, [r3, #8]
 800860a:	2380      	movs	r3, #128	; 0x80
 800860c:	055b      	lsls	r3, r3, #21
 800860e:	429a      	cmp	r2, r3
 8008610:	d10d      	bne.n	800862e <UART_Start_Receive_IT+0xa2>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d104      	bne.n	8008624 <UART_Start_Receive_IT+0x98>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2260      	movs	r2, #96	; 0x60
 800861e:	217f      	movs	r1, #127	; 0x7f
 8008620:	5299      	strh	r1, [r3, r2]
 8008622:	e008      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2260      	movs	r2, #96	; 0x60
 8008628:	213f      	movs	r1, #63	; 0x3f
 800862a:	5299      	strh	r1, [r3, r2]
 800862c:	e003      	b.n	8008636 <UART_Start_Receive_IT+0xaa>
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2260      	movs	r2, #96	; 0x60
 8008632:	2100      	movs	r1, #0
 8008634:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2290      	movs	r2, #144	; 0x90
 800863a:	2100      	movs	r1, #0
 800863c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	228c      	movs	r2, #140	; 0x8c
 8008642:	2122      	movs	r1, #34	; 0x22
 8008644:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008646:	f3ef 8310 	mrs	r3, PRIMASK
 800864a:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 800864c:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800864e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008650:	2301      	movs	r3, #1
 8008652:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008656:	f383 8810 	msr	PRIMASK, r3
}
 800865a:	46c0      	nop			; (mov r8, r8)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2101      	movs	r1, #1
 8008668:	430a      	orrs	r2, r1
 800866a:	609a      	str	r2, [r3, #8]
 800866c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800866e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008672:	f383 8810 	msr	PRIMASK, r3
}
 8008676:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800867c:	2380      	movs	r3, #128	; 0x80
 800867e:	059b      	lsls	r3, r3, #22
 8008680:	429a      	cmp	r2, r3
 8008682:	d150      	bne.n	8008726 <UART_Start_Receive_IT+0x19a>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2268      	movs	r2, #104	; 0x68
 8008688:	5a9b      	ldrh	r3, [r3, r2]
 800868a:	1dba      	adds	r2, r7, #6
 800868c:	8812      	ldrh	r2, [r2, #0]
 800868e:	429a      	cmp	r2, r3
 8008690:	d349      	bcc.n	8008726 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	689a      	ldr	r2, [r3, #8]
 8008696:	2380      	movs	r3, #128	; 0x80
 8008698:	015b      	lsls	r3, r3, #5
 800869a:	429a      	cmp	r2, r3
 800869c:	d107      	bne.n	80086ae <UART_Start_Receive_IT+0x122>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d103      	bne.n	80086ae <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	4a46      	ldr	r2, [pc, #280]	; (80087c4 <UART_Start_Receive_IT+0x238>)
 80086aa:	675a      	str	r2, [r3, #116]	; 0x74
 80086ac:	e002      	b.n	80086b4 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4a45      	ldr	r2, [pc, #276]	; (80087c8 <UART_Start_Receive_IT+0x23c>)
 80086b2:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d019      	beq.n	80086f0 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086bc:	f3ef 8310 	mrs	r3, PRIMASK
 80086c0:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80086c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80086c6:	2301      	movs	r3, #1
 80086c8:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086cc:	f383 8810 	msr	PRIMASK, r3
}
 80086d0:	46c0      	nop			; (mov r8, r8)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2180      	movs	r1, #128	; 0x80
 80086de:	0049      	lsls	r1, r1, #1
 80086e0:	430a      	orrs	r2, r1
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80086e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086ea:	f383 8810 	msr	PRIMASK, r3
}
 80086ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086f0:	f3ef 8310 	mrs	r3, PRIMASK
 80086f4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80086f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80086f8:	657b      	str	r3, [r7, #84]	; 0x54
 80086fa:	2301      	movs	r3, #1
 80086fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008700:	f383 8810 	msr	PRIMASK, r3
}
 8008704:	46c0      	nop			; (mov r8, r8)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	689a      	ldr	r2, [r3, #8]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2180      	movs	r1, #128	; 0x80
 8008712:	0549      	lsls	r1, r1, #21
 8008714:	430a      	orrs	r2, r1
 8008716:	609a      	str	r2, [r3, #8]
 8008718:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800871a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800871c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871e:	f383 8810 	msr	PRIMASK, r3
}
 8008722:	46c0      	nop			; (mov r8, r8)
 8008724:	e047      	b.n	80087b6 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	689a      	ldr	r2, [r3, #8]
 800872a:	2380      	movs	r3, #128	; 0x80
 800872c:	015b      	lsls	r3, r3, #5
 800872e:	429a      	cmp	r2, r3
 8008730:	d107      	bne.n	8008742 <UART_Start_Receive_IT+0x1b6>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d103      	bne.n	8008742 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	4a23      	ldr	r2, [pc, #140]	; (80087cc <UART_Start_Receive_IT+0x240>)
 800873e:	675a      	str	r2, [r3, #116]	; 0x74
 8008740:	e002      	b.n	8008748 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	4a22      	ldr	r2, [pc, #136]	; (80087d0 <UART_Start_Receive_IT+0x244>)
 8008746:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	691b      	ldr	r3, [r3, #16]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d019      	beq.n	8008784 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008750:	f3ef 8310 	mrs	r3, PRIMASK
 8008754:	61fb      	str	r3, [r7, #28]
  return(result);
 8008756:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008758:	64fb      	str	r3, [r7, #76]	; 0x4c
 800875a:	2301      	movs	r3, #1
 800875c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	f383 8810 	msr	PRIMASK, r3
}
 8008764:	46c0      	nop			; (mov r8, r8)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2190      	movs	r1, #144	; 0x90
 8008772:	0049      	lsls	r1, r1, #1
 8008774:	430a      	orrs	r2, r1
 8008776:	601a      	str	r2, [r3, #0]
 8008778:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800877a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800877c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877e:	f383 8810 	msr	PRIMASK, r3
}
 8008782:	e018      	b.n	80087b6 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008784:	f3ef 8310 	mrs	r3, PRIMASK
 8008788:	613b      	str	r3, [r7, #16]
  return(result);
 800878a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800878c:	653b      	str	r3, [r7, #80]	; 0x50
 800878e:	2301      	movs	r3, #1
 8008790:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f383 8810 	msr	PRIMASK, r3
}
 8008798:	46c0      	nop			; (mov r8, r8)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2120      	movs	r1, #32
 80087a6:	430a      	orrs	r2, r1
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	f383 8810 	msr	PRIMASK, r3
}
 80087b4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	0018      	movs	r0, r3
 80087ba:	46bd      	mov	sp, r7
 80087bc:	b018      	add	sp, #96	; 0x60
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	000001ff 	.word	0x000001ff
 80087c4:	08008ff1 	.word	0x08008ff1
 80087c8:	08008cb1 	.word	0x08008cb1
 80087cc:	08008aed 	.word	0x08008aed
 80087d0:	08008929 	.word	0x08008929

080087d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08e      	sub	sp, #56	; 0x38
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087dc:	f3ef 8310 	mrs	r3, PRIMASK
 80087e0:	617b      	str	r3, [r7, #20]
  return(result);
 80087e2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087e4:	637b      	str	r3, [r7, #52]	; 0x34
 80087e6:	2301      	movs	r3, #1
 80087e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087ea:	69bb      	ldr	r3, [r7, #24]
 80087ec:	f383 8810 	msr	PRIMASK, r3
}
 80087f0:	46c0      	nop			; (mov r8, r8)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4926      	ldr	r1, [pc, #152]	; (8008898 <UART_EndRxTransfer+0xc4>)
 80087fe:	400a      	ands	r2, r1
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008804:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	f383 8810 	msr	PRIMASK, r3
}
 800880c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800880e:	f3ef 8310 	mrs	r3, PRIMASK
 8008812:	623b      	str	r3, [r7, #32]
  return(result);
 8008814:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008816:	633b      	str	r3, [r7, #48]	; 0x30
 8008818:	2301      	movs	r3, #1
 800881a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	f383 8810 	msr	PRIMASK, r3
}
 8008822:	46c0      	nop			; (mov r8, r8)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689a      	ldr	r2, [r3, #8]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	491b      	ldr	r1, [pc, #108]	; (800889c <UART_EndRxTransfer+0xc8>)
 8008830:	400a      	ands	r2, r1
 8008832:	609a      	str	r2, [r3, #8]
 8008834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008836:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883a:	f383 8810 	msr	PRIMASK, r3
}
 800883e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008844:	2b01      	cmp	r3, #1
 8008846:	d118      	bne.n	800887a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008848:	f3ef 8310 	mrs	r3, PRIMASK
 800884c:	60bb      	str	r3, [r7, #8]
  return(result);
 800884e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008850:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008852:	2301      	movs	r3, #1
 8008854:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f383 8810 	msr	PRIMASK, r3
}
 800885c:	46c0      	nop			; (mov r8, r8)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2110      	movs	r1, #16
 800886a:	438a      	bics	r2, r1
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008870:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	f383 8810 	msr	PRIMASK, r3
}
 8008878:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	228c      	movs	r2, #140	; 0x8c
 800887e:	2120      	movs	r1, #32
 8008880:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800888e:	46c0      	nop			; (mov r8, r8)
 8008890:	46bd      	mov	sp, r7
 8008892:	b00e      	add	sp, #56	; 0x38
 8008894:	bd80      	pop	{r7, pc}
 8008896:	46c0      	nop			; (mov r8, r8)
 8008898:	fffffedf 	.word	0xfffffedf
 800889c:	effffffe 	.word	0xeffffffe

080088a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	225e      	movs	r2, #94	; 0x5e
 80088b2:	2100      	movs	r1, #0
 80088b4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2256      	movs	r2, #86	; 0x56
 80088ba:	2100      	movs	r1, #0
 80088bc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	0018      	movs	r0, r3
 80088c2:	f7ff f9c3 	bl	8007c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088c6:	46c0      	nop			; (mov r8, r8)
 80088c8:	46bd      	mov	sp, r7
 80088ca:	b004      	add	sp, #16
 80088cc:	bd80      	pop	{r7, pc}

080088ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b086      	sub	sp, #24
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088d6:	f3ef 8310 	mrs	r3, PRIMASK
 80088da:	60bb      	str	r3, [r7, #8]
  return(result);
 80088dc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088de:	617b      	str	r3, [r7, #20]
 80088e0:	2301      	movs	r3, #1
 80088e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f383 8810 	msr	PRIMASK, r3
}
 80088ea:	46c0      	nop			; (mov r8, r8)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2140      	movs	r1, #64	; 0x40
 80088f8:	438a      	bics	r2, r1
 80088fa:	601a      	str	r2, [r3, #0]
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f383 8810 	msr	PRIMASK, r3
}
 8008906:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2288      	movs	r2, #136	; 0x88
 800890c:	2120      	movs	r1, #32
 800890e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	0018      	movs	r0, r3
 800891a:	f7ff f987 	bl	8007c2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800891e:	46c0      	nop			; (mov r8, r8)
 8008920:	46bd      	mov	sp, r7
 8008922:	b006      	add	sp, #24
 8008924:	bd80      	pop	{r7, pc}
	...

08008928 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b094      	sub	sp, #80	; 0x50
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008930:	204e      	movs	r0, #78	; 0x4e
 8008932:	183b      	adds	r3, r7, r0
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	2160      	movs	r1, #96	; 0x60
 8008938:	5a52      	ldrh	r2, [r2, r1]
 800893a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	228c      	movs	r2, #140	; 0x8c
 8008940:	589b      	ldr	r3, [r3, r2]
 8008942:	2b22      	cmp	r3, #34	; 0x22
 8008944:	d000      	beq.n	8008948 <UART_RxISR_8BIT+0x20>
 8008946:	e0bf      	b.n	8008ac8 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800894e:	214c      	movs	r1, #76	; 0x4c
 8008950:	187b      	adds	r3, r7, r1
 8008952:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008954:	187b      	adds	r3, r7, r1
 8008956:	881b      	ldrh	r3, [r3, #0]
 8008958:	b2da      	uxtb	r2, r3
 800895a:	183b      	adds	r3, r7, r0
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	b2d9      	uxtb	r1, r3
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008964:	400a      	ands	r2, r1
 8008966:	b2d2      	uxtb	r2, r2
 8008968:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	225e      	movs	r2, #94	; 0x5e
 8008978:	5a9b      	ldrh	r3, [r3, r2]
 800897a:	b29b      	uxth	r3, r3
 800897c:	3b01      	subs	r3, #1
 800897e:	b299      	uxth	r1, r3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	225e      	movs	r2, #94	; 0x5e
 8008984:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	225e      	movs	r2, #94	; 0x5e
 800898a:	5a9b      	ldrh	r3, [r3, r2]
 800898c:	b29b      	uxth	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d000      	beq.n	8008994 <UART_RxISR_8BIT+0x6c>
 8008992:	e0a1      	b.n	8008ad8 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008994:	f3ef 8310 	mrs	r3, PRIMASK
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800899c:	64bb      	str	r3, [r7, #72]	; 0x48
 800899e:	2301      	movs	r3, #1
 80089a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a4:	f383 8810 	msr	PRIMASK, r3
}
 80089a8:	46c0      	nop			; (mov r8, r8)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	494a      	ldr	r1, [pc, #296]	; (8008ae0 <UART_RxISR_8BIT+0x1b8>)
 80089b6:	400a      	ands	r2, r1
 80089b8:	601a      	str	r2, [r3, #0]
 80089ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c0:	f383 8810 	msr	PRIMASK, r3
}
 80089c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089c6:	f3ef 8310 	mrs	r3, PRIMASK
 80089ca:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80089cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ce:	647b      	str	r3, [r7, #68]	; 0x44
 80089d0:	2301      	movs	r3, #1
 80089d2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089d6:	f383 8810 	msr	PRIMASK, r3
}
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2101      	movs	r1, #1
 80089e8:	438a      	bics	r2, r1
 80089ea:	609a      	str	r2, [r3, #8]
 80089ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f2:	f383 8810 	msr	PRIMASK, r3
}
 80089f6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	228c      	movs	r2, #140	; 0x8c
 80089fc:	2120      	movs	r1, #32
 80089fe:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2200      	movs	r2, #0
 8008a04:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a34      	ldr	r2, [pc, #208]	; (8008ae4 <UART_RxISR_8BIT+0x1bc>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d01f      	beq.n	8008a56 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	2380      	movs	r3, #128	; 0x80
 8008a1e:	041b      	lsls	r3, r3, #16
 8008a20:	4013      	ands	r3, r2
 8008a22:	d018      	beq.n	8008a56 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a24:	f3ef 8310 	mrs	r3, PRIMASK
 8008a28:	61bb      	str	r3, [r7, #24]
  return(result);
 8008a2a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a2c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a2e:	2301      	movs	r3, #1
 8008a30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a32:	69fb      	ldr	r3, [r7, #28]
 8008a34:	f383 8810 	msr	PRIMASK, r3
}
 8008a38:	46c0      	nop			; (mov r8, r8)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4928      	ldr	r1, [pc, #160]	; (8008ae8 <UART_RxISR_8BIT+0x1c0>)
 8008a46:	400a      	ands	r2, r1
 8008a48:	601a      	str	r2, [r3, #0]
 8008a4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a4c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	f383 8810 	msr	PRIMASK, r3
}
 8008a54:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d12f      	bne.n	8008abe <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a64:	f3ef 8310 	mrs	r3, PRIMASK
 8008a68:	60fb      	str	r3, [r7, #12]
  return(result);
 8008a6a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a6e:	2301      	movs	r3, #1
 8008a70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	f383 8810 	msr	PRIMASK, r3
}
 8008a78:	46c0      	nop			; (mov r8, r8)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2110      	movs	r1, #16
 8008a86:	438a      	bics	r2, r1
 8008a88:	601a      	str	r2, [r3, #0]
 8008a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f383 8810 	msr	PRIMASK, r3
}
 8008a94:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	2210      	movs	r2, #16
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	2b10      	cmp	r3, #16
 8008aa2:	d103      	bne.n	8008aac <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2210      	movs	r2, #16
 8008aaa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	225c      	movs	r2, #92	; 0x5c
 8008ab0:	5a9a      	ldrh	r2, [r3, r2]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	0011      	movs	r1, r2
 8008ab6:	0018      	movs	r0, r3
 8008ab8:	f7ff f8d0 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008abc:	e00c      	b.n	8008ad8 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	0018      	movs	r0, r3
 8008ac2:	f7ff f8bb 	bl	8007c3c <HAL_UART_RxCpltCallback>
}
 8008ac6:	e007      	b.n	8008ad8 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	699a      	ldr	r2, [r3, #24]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2108      	movs	r1, #8
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	619a      	str	r2, [r3, #24]
}
 8008ad8:	46c0      	nop			; (mov r8, r8)
 8008ada:	46bd      	mov	sp, r7
 8008adc:	b014      	add	sp, #80	; 0x50
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	fffffedf 	.word	0xfffffedf
 8008ae4:	40008000 	.word	0x40008000
 8008ae8:	fbffffff 	.word	0xfbffffff

08008aec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b094      	sub	sp, #80	; 0x50
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008af4:	204e      	movs	r0, #78	; 0x4e
 8008af6:	183b      	adds	r3, r7, r0
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	2160      	movs	r1, #96	; 0x60
 8008afc:	5a52      	ldrh	r2, [r2, r1]
 8008afe:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	228c      	movs	r2, #140	; 0x8c
 8008b04:	589b      	ldr	r3, [r3, r2]
 8008b06:	2b22      	cmp	r3, #34	; 0x22
 8008b08:	d000      	beq.n	8008b0c <UART_RxISR_16BIT+0x20>
 8008b0a:	e0bf      	b.n	8008c8c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b12:	214c      	movs	r1, #76	; 0x4c
 8008b14:	187b      	adds	r3, r7, r1
 8008b16:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b1c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8008b1e:	187b      	adds	r3, r7, r1
 8008b20:	183a      	adds	r2, r7, r0
 8008b22:	881b      	ldrh	r3, [r3, #0]
 8008b24:	8812      	ldrh	r2, [r2, #0]
 8008b26:	4013      	ands	r3, r2
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b32:	1c9a      	adds	r2, r3, #2
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	225e      	movs	r2, #94	; 0x5e
 8008b3c:	5a9b      	ldrh	r3, [r3, r2]
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	3b01      	subs	r3, #1
 8008b42:	b299      	uxth	r1, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	225e      	movs	r2, #94	; 0x5e
 8008b48:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	225e      	movs	r2, #94	; 0x5e
 8008b4e:	5a9b      	ldrh	r3, [r3, r2]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d000      	beq.n	8008b58 <UART_RxISR_16BIT+0x6c>
 8008b56:	e0a1      	b.n	8008c9c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b58:	f3ef 8310 	mrs	r3, PRIMASK
 8008b5c:	623b      	str	r3, [r7, #32]
  return(result);
 8008b5e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b60:	647b      	str	r3, [r7, #68]	; 0x44
 8008b62:	2301      	movs	r3, #1
 8008b64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b68:	f383 8810 	msr	PRIMASK, r3
}
 8008b6c:	46c0      	nop			; (mov r8, r8)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	494a      	ldr	r1, [pc, #296]	; (8008ca4 <UART_RxISR_16BIT+0x1b8>)
 8008b7a:	400a      	ands	r2, r1
 8008b7c:	601a      	str	r2, [r3, #0]
 8008b7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b80:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b84:	f383 8810 	msr	PRIMASK, r3
}
 8008b88:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8008b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b92:	643b      	str	r3, [r7, #64]	; 0x40
 8008b94:	2301      	movs	r3, #1
 8008b96:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b9a:	f383 8810 	msr	PRIMASK, r3
}
 8008b9e:	46c0      	nop			; (mov r8, r8)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	689a      	ldr	r2, [r3, #8]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2101      	movs	r1, #1
 8008bac:	438a      	bics	r2, r1
 8008bae:	609a      	str	r2, [r3, #8]
 8008bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bb2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb6:	f383 8810 	msr	PRIMASK, r3
}
 8008bba:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	228c      	movs	r2, #140	; 0x8c
 8008bc0:	2120      	movs	r1, #32
 8008bc2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a34      	ldr	r2, [pc, #208]	; (8008ca8 <UART_RxISR_16BIT+0x1bc>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d01f      	beq.n	8008c1a <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	685a      	ldr	r2, [r3, #4]
 8008be0:	2380      	movs	r3, #128	; 0x80
 8008be2:	041b      	lsls	r3, r3, #16
 8008be4:	4013      	ands	r3, r2
 8008be6:	d018      	beq.n	8008c1a <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008be8:	f3ef 8310 	mrs	r3, PRIMASK
 8008bec:	617b      	str	r3, [r7, #20]
  return(result);
 8008bee:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	f383 8810 	msr	PRIMASK, r3
}
 8008bfc:	46c0      	nop			; (mov r8, r8)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4928      	ldr	r1, [pc, #160]	; (8008cac <UART_RxISR_16BIT+0x1c0>)
 8008c0a:	400a      	ands	r2, r1
 8008c0c:	601a      	str	r2, [r3, #0]
 8008c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	f383 8810 	msr	PRIMASK, r3
}
 8008c18:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d12f      	bne.n	8008c82 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c28:	f3ef 8310 	mrs	r3, PRIMASK
 8008c2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c2e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c30:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c32:	2301      	movs	r3, #1
 8008c34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f383 8810 	msr	PRIMASK, r3
}
 8008c3c:	46c0      	nop			; (mov r8, r8)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2110      	movs	r1, #16
 8008c4a:	438a      	bics	r2, r1
 8008c4c:	601a      	str	r2, [r3, #0]
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	f383 8810 	msr	PRIMASK, r3
}
 8008c58:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	69db      	ldr	r3, [r3, #28]
 8008c60:	2210      	movs	r2, #16
 8008c62:	4013      	ands	r3, r2
 8008c64:	2b10      	cmp	r3, #16
 8008c66:	d103      	bne.n	8008c70 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2210      	movs	r2, #16
 8008c6e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	225c      	movs	r2, #92	; 0x5c
 8008c74:	5a9a      	ldrh	r2, [r3, r2]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	0011      	movs	r1, r2
 8008c7a:	0018      	movs	r0, r3
 8008c7c:	f7fe ffee 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c80:	e00c      	b.n	8008c9c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	0018      	movs	r0, r3
 8008c86:	f7fe ffd9 	bl	8007c3c <HAL_UART_RxCpltCallback>
}
 8008c8a:	e007      	b.n	8008c9c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699a      	ldr	r2, [r3, #24]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2108      	movs	r1, #8
 8008c98:	430a      	orrs	r2, r1
 8008c9a:	619a      	str	r2, [r3, #24]
}
 8008c9c:	46c0      	nop			; (mov r8, r8)
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	b014      	add	sp, #80	; 0x50
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	fffffedf 	.word	0xfffffedf
 8008ca8:	40008000 	.word	0x40008000
 8008cac:	fbffffff 	.word	0xfbffffff

08008cb0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b0a0      	sub	sp, #128	; 0x80
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008cb8:	237a      	movs	r3, #122	; 0x7a
 8008cba:	18fb      	adds	r3, r7, r3
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	2160      	movs	r1, #96	; 0x60
 8008cc0:	5a52      	ldrh	r2, [r2, r1]
 8008cc2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	228c      	movs	r2, #140	; 0x8c
 8008ce0:	589b      	ldr	r3, [r3, r2]
 8008ce2:	2b22      	cmp	r3, #34	; 0x22
 8008ce4:	d000      	beq.n	8008ce8 <UART_RxISR_8BIT_FIFOEN+0x38>
 8008ce6:	e16a      	b.n	8008fbe <UART_RxISR_8BIT_FIFOEN+0x30e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008ce8:	236e      	movs	r3, #110	; 0x6e
 8008cea:	18fb      	adds	r3, r7, r3
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	2168      	movs	r1, #104	; 0x68
 8008cf0:	5a52      	ldrh	r2, [r2, r1]
 8008cf2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008cf4:	e111      	b.n	8008f1a <UART_RxISR_8BIT_FIFOEN+0x26a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cfc:	216c      	movs	r1, #108	; 0x6c
 8008cfe:	187b      	adds	r3, r7, r1
 8008d00:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008d02:	187b      	adds	r3, r7, r1
 8008d04:	881b      	ldrh	r3, [r3, #0]
 8008d06:	b2da      	uxtb	r2, r3
 8008d08:	237a      	movs	r3, #122	; 0x7a
 8008d0a:	18fb      	adds	r3, r7, r3
 8008d0c:	881b      	ldrh	r3, [r3, #0]
 8008d0e:	b2d9      	uxtb	r1, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d14:	400a      	ands	r2, r1
 8008d16:	b2d2      	uxtb	r2, r2
 8008d18:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d1e:	1c5a      	adds	r2, r3, #1
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	225e      	movs	r2, #94	; 0x5e
 8008d28:	5a9b      	ldrh	r3, [r3, r2]
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	b299      	uxth	r1, r3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	225e      	movs	r2, #94	; 0x5e
 8008d34:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	69db      	ldr	r3, [r3, #28]
 8008d3c:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008d3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d40:	2207      	movs	r2, #7
 8008d42:	4013      	ands	r3, r2
 8008d44:	d049      	beq.n	8008dda <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008d46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d48:	2201      	movs	r2, #1
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	d010      	beq.n	8008d70 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8008d4e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008d50:	2380      	movs	r3, #128	; 0x80
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	4013      	ands	r3, r2
 8008d56:	d00b      	beq.n	8008d70 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2290      	movs	r2, #144	; 0x90
 8008d64:	589b      	ldr	r3, [r3, r2]
 8008d66:	2201      	movs	r2, #1
 8008d68:	431a      	orrs	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2190      	movs	r1, #144	; 0x90
 8008d6e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d72:	2202      	movs	r2, #2
 8008d74:	4013      	ands	r3, r2
 8008d76:	d00f      	beq.n	8008d98 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8008d78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	d00b      	beq.n	8008d98 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2202      	movs	r2, #2
 8008d86:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2290      	movs	r2, #144	; 0x90
 8008d8c:	589b      	ldr	r3, [r3, r2]
 8008d8e:	2204      	movs	r2, #4
 8008d90:	431a      	orrs	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2190      	movs	r1, #144	; 0x90
 8008d96:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d9a:	2204      	movs	r2, #4
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	d00f      	beq.n	8008dc0 <UART_RxISR_8BIT_FIFOEN+0x110>
 8008da0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008da2:	2201      	movs	r2, #1
 8008da4:	4013      	ands	r3, r2
 8008da6:	d00b      	beq.n	8008dc0 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2204      	movs	r2, #4
 8008dae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2290      	movs	r2, #144	; 0x90
 8008db4:	589b      	ldr	r3, [r3, r2]
 8008db6:	2202      	movs	r2, #2
 8008db8:	431a      	orrs	r2, r3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2190      	movs	r1, #144	; 0x90
 8008dbe:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2290      	movs	r2, #144	; 0x90
 8008dc4:	589b      	ldr	r3, [r3, r2]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d007      	beq.n	8008dda <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	0018      	movs	r0, r3
 8008dce:	f7fe ff3d 	bl	8007c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2290      	movs	r2, #144	; 0x90
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	225e      	movs	r2, #94	; 0x5e
 8008dde:	5a9b      	ldrh	r3, [r3, r2]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d000      	beq.n	8008de8 <UART_RxISR_8BIT_FIFOEN+0x138>
 8008de6:	e098      	b.n	8008f1a <UART_RxISR_8BIT_FIFOEN+0x26a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008de8:	f3ef 8310 	mrs	r3, PRIMASK
 8008dec:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8008dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008df0:	66bb      	str	r3, [r7, #104]	; 0x68
 8008df2:	2301      	movs	r3, #1
 8008df4:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008df8:	f383 8810 	msr	PRIMASK, r3
}
 8008dfc:	46c0      	nop			; (mov r8, r8)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4973      	ldr	r1, [pc, #460]	; (8008fd8 <UART_RxISR_8BIT_FIFOEN+0x328>)
 8008e0a:	400a      	ands	r2, r1
 8008e0c:	601a      	str	r2, [r3, #0]
 8008e0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008e10:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e14:	f383 8810 	msr	PRIMASK, r3
}
 8008e18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e1e:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8008e20:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e22:	667b      	str	r3, [r7, #100]	; 0x64
 8008e24:	2301      	movs	r3, #1
 8008e26:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e2a:	f383 8810 	msr	PRIMASK, r3
}
 8008e2e:	46c0      	nop			; (mov r8, r8)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	689a      	ldr	r2, [r3, #8]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4968      	ldr	r1, [pc, #416]	; (8008fdc <UART_RxISR_8BIT_FIFOEN+0x32c>)
 8008e3c:	400a      	ands	r2, r1
 8008e3e:	609a      	str	r2, [r3, #8]
 8008e40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e42:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e46:	f383 8810 	msr	PRIMASK, r3
}
 8008e4a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	228c      	movs	r2, #140	; 0x8c
 8008e50:	2120      	movs	r1, #32
 8008e52:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a5e      	ldr	r2, [pc, #376]	; (8008fe0 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d01f      	beq.n	8008eaa <UART_RxISR_8BIT_FIFOEN+0x1fa>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	685a      	ldr	r2, [r3, #4]
 8008e70:	2380      	movs	r3, #128	; 0x80
 8008e72:	041b      	lsls	r3, r3, #16
 8008e74:	4013      	ands	r3, r2
 8008e76:	d018      	beq.n	8008eaa <UART_RxISR_8BIT_FIFOEN+0x1fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e78:	f3ef 8310 	mrs	r3, PRIMASK
 8008e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8008e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008e80:	663b      	str	r3, [r7, #96]	; 0x60
 8008e82:	2301      	movs	r3, #1
 8008e84:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e88:	f383 8810 	msr	PRIMASK, r3
}
 8008e8c:	46c0      	nop			; (mov r8, r8)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4952      	ldr	r1, [pc, #328]	; (8008fe4 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8008e9a:	400a      	ands	r2, r1
 8008e9c:	601a      	str	r2, [r3, #0]
 8008e9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008ea0:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ea4:	f383 8810 	msr	PRIMASK, r3
}
 8008ea8:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d12f      	bne.n	8008f12 <UART_RxISR_8BIT_FIFOEN+0x262>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8008ebc:	623b      	str	r3, [r7, #32]
  return(result);
 8008ebe:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ec0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec8:	f383 8810 	msr	PRIMASK, r3
}
 8008ecc:	46c0      	nop			; (mov r8, r8)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2110      	movs	r1, #16
 8008eda:	438a      	bics	r2, r1
 8008edc:	601a      	str	r2, [r3, #0]
 8008ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee4:	f383 8810 	msr	PRIMASK, r3
}
 8008ee8:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	69db      	ldr	r3, [r3, #28]
 8008ef0:	2210      	movs	r2, #16
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	2b10      	cmp	r3, #16
 8008ef6:	d103      	bne.n	8008f00 <UART_RxISR_8BIT_FIFOEN+0x250>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	2210      	movs	r2, #16
 8008efe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	225c      	movs	r2, #92	; 0x5c
 8008f04:	5a9a      	ldrh	r2, [r3, r2]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	0011      	movs	r1, r2
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	f7fe fea6 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
 8008f10:	e003      	b.n	8008f1a <UART_RxISR_8BIT_FIFOEN+0x26a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	0018      	movs	r0, r3
 8008f16:	f7fe fe91 	bl	8007c3c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f1a:	236e      	movs	r3, #110	; 0x6e
 8008f1c:	18fb      	adds	r3, r7, r3
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d004      	beq.n	8008f2e <UART_RxISR_8BIT_FIFOEN+0x27e>
 8008f24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f26:	2220      	movs	r2, #32
 8008f28:	4013      	ands	r3, r2
 8008f2a:	d000      	beq.n	8008f2e <UART_RxISR_8BIT_FIFOEN+0x27e>
 8008f2c:	e6e3      	b.n	8008cf6 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008f2e:	205a      	movs	r0, #90	; 0x5a
 8008f30:	183b      	adds	r3, r7, r0
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	215e      	movs	r1, #94	; 0x5e
 8008f36:	5a52      	ldrh	r2, [r2, r1]
 8008f38:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008f3a:	0001      	movs	r1, r0
 8008f3c:	187b      	adds	r3, r7, r1
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d044      	beq.n	8008fce <UART_RxISR_8BIT_FIFOEN+0x31e>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2268      	movs	r2, #104	; 0x68
 8008f48:	5a9b      	ldrh	r3, [r3, r2]
 8008f4a:	187a      	adds	r2, r7, r1
 8008f4c:	8812      	ldrh	r2, [r2, #0]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d23d      	bcs.n	8008fce <UART_RxISR_8BIT_FIFOEN+0x31e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f52:	f3ef 8310 	mrs	r3, PRIMASK
 8008f56:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f58:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008f5a:	657b      	str	r3, [r7, #84]	; 0x54
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f383 8810 	msr	PRIMASK, r3
}
 8008f66:	46c0      	nop			; (mov r8, r8)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	491d      	ldr	r1, [pc, #116]	; (8008fe8 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8008f74:	400a      	ands	r2, r1
 8008f76:	609a      	str	r2, [r3, #8]
 8008f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	f383 8810 	msr	PRIMASK, r3
}
 8008f82:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a19      	ldr	r2, [pc, #100]	; (8008fec <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8008f88:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008f8e:	617b      	str	r3, [r7, #20]
  return(result);
 8008f90:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008f92:	653b      	str	r3, [r7, #80]	; 0x50
 8008f94:	2301      	movs	r3, #1
 8008f96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f98:	69bb      	ldr	r3, [r7, #24]
 8008f9a:	f383 8810 	msr	PRIMASK, r3
}
 8008f9e:	46c0      	nop			; (mov r8, r8)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	2120      	movs	r1, #32
 8008fac:	430a      	orrs	r2, r1
 8008fae:	601a      	str	r2, [r3, #0]
 8008fb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	f383 8810 	msr	PRIMASK, r3
}
 8008fba:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fbc:	e007      	b.n	8008fce <UART_RxISR_8BIT_FIFOEN+0x31e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	699a      	ldr	r2, [r3, #24]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2108      	movs	r1, #8
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	619a      	str	r2, [r3, #24]
}
 8008fce:	46c0      	nop			; (mov r8, r8)
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	b020      	add	sp, #128	; 0x80
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	46c0      	nop			; (mov r8, r8)
 8008fd8:	fffffeff 	.word	0xfffffeff
 8008fdc:	effffffe 	.word	0xeffffffe
 8008fe0:	40008000 	.word	0x40008000
 8008fe4:	fbffffff 	.word	0xfbffffff
 8008fe8:	efffffff 	.word	0xefffffff
 8008fec:	08008929 	.word	0x08008929

08008ff0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b0a2      	sub	sp, #136	; 0x88
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008ff8:	2382      	movs	r3, #130	; 0x82
 8008ffa:	18fb      	adds	r3, r7, r3
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	2160      	movs	r1, #96	; 0x60
 8009000:	5a52      	ldrh	r2, [r2, r1]
 8009002:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	69db      	ldr	r3, [r3, #28]
 800900a:	2284      	movs	r2, #132	; 0x84
 800900c:	18ba      	adds	r2, r7, r2
 800900e:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	228c      	movs	r2, #140	; 0x8c
 8009024:	589b      	ldr	r3, [r3, r2]
 8009026:	2b22      	cmp	r3, #34	; 0x22
 8009028:	d000      	beq.n	800902c <UART_RxISR_16BIT_FIFOEN+0x3c>
 800902a:	e174      	b.n	8009316 <UART_RxISR_16BIT_FIFOEN+0x326>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800902c:	2376      	movs	r3, #118	; 0x76
 800902e:	18fb      	adds	r3, r7, r3
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	2168      	movs	r1, #104	; 0x68
 8009034:	5a52      	ldrh	r2, [r2, r1]
 8009036:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009038:	e119      	b.n	800926e <UART_RxISR_16BIT_FIFOEN+0x27e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009040:	2174      	movs	r1, #116	; 0x74
 8009042:	187b      	adds	r3, r7, r1
 8009044:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800904a:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800904c:	187b      	adds	r3, r7, r1
 800904e:	2282      	movs	r2, #130	; 0x82
 8009050:	18ba      	adds	r2, r7, r2
 8009052:	881b      	ldrh	r3, [r3, #0]
 8009054:	8812      	ldrh	r2, [r2, #0]
 8009056:	4013      	ands	r3, r2
 8009058:	b29a      	uxth	r2, r3
 800905a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800905c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009062:	1c9a      	adds	r2, r3, #2
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	225e      	movs	r2, #94	; 0x5e
 800906c:	5a9b      	ldrh	r3, [r3, r2]
 800906e:	b29b      	uxth	r3, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	b299      	uxth	r1, r3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	225e      	movs	r2, #94	; 0x5e
 8009078:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	69db      	ldr	r3, [r3, #28]
 8009080:	2184      	movs	r1, #132	; 0x84
 8009082:	187a      	adds	r2, r7, r1
 8009084:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009086:	187b      	adds	r3, r7, r1
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2207      	movs	r2, #7
 800908c:	4013      	ands	r3, r2
 800908e:	d04e      	beq.n	800912e <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009090:	187b      	adds	r3, r7, r1
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2201      	movs	r2, #1
 8009096:	4013      	ands	r3, r2
 8009098:	d010      	beq.n	80090bc <UART_RxISR_16BIT_FIFOEN+0xcc>
 800909a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800909c:	2380      	movs	r3, #128	; 0x80
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	4013      	ands	r3, r2
 80090a2:	d00b      	beq.n	80090bc <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2201      	movs	r2, #1
 80090aa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2290      	movs	r2, #144	; 0x90
 80090b0:	589b      	ldr	r3, [r3, r2]
 80090b2:	2201      	movs	r2, #1
 80090b4:	431a      	orrs	r2, r3
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2190      	movs	r1, #144	; 0x90
 80090ba:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090bc:	2384      	movs	r3, #132	; 0x84
 80090be:	18fb      	adds	r3, r7, r3
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2202      	movs	r2, #2
 80090c4:	4013      	ands	r3, r2
 80090c6:	d00f      	beq.n	80090e8 <UART_RxISR_16BIT_FIFOEN+0xf8>
 80090c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090ca:	2201      	movs	r2, #1
 80090cc:	4013      	ands	r3, r2
 80090ce:	d00b      	beq.n	80090e8 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2202      	movs	r2, #2
 80090d6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2290      	movs	r2, #144	; 0x90
 80090dc:	589b      	ldr	r3, [r3, r2]
 80090de:	2204      	movs	r2, #4
 80090e0:	431a      	orrs	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2190      	movs	r1, #144	; 0x90
 80090e6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090e8:	2384      	movs	r3, #132	; 0x84
 80090ea:	18fb      	adds	r3, r7, r3
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2204      	movs	r2, #4
 80090f0:	4013      	ands	r3, r2
 80090f2:	d00f      	beq.n	8009114 <UART_RxISR_16BIT_FIFOEN+0x124>
 80090f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090f6:	2201      	movs	r2, #1
 80090f8:	4013      	ands	r3, r2
 80090fa:	d00b      	beq.n	8009114 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2204      	movs	r2, #4
 8009102:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2290      	movs	r2, #144	; 0x90
 8009108:	589b      	ldr	r3, [r3, r2]
 800910a:	2202      	movs	r2, #2
 800910c:	431a      	orrs	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2190      	movs	r1, #144	; 0x90
 8009112:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2290      	movs	r2, #144	; 0x90
 8009118:	589b      	ldr	r3, [r3, r2]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d007      	beq.n	800912e <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	0018      	movs	r0, r3
 8009122:	f7fe fd93 	bl	8007c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2290      	movs	r2, #144	; 0x90
 800912a:	2100      	movs	r1, #0
 800912c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	225e      	movs	r2, #94	; 0x5e
 8009132:	5a9b      	ldrh	r3, [r3, r2]
 8009134:	b29b      	uxth	r3, r3
 8009136:	2b00      	cmp	r3, #0
 8009138:	d000      	beq.n	800913c <UART_RxISR_16BIT_FIFOEN+0x14c>
 800913a:	e098      	b.n	800926e <UART_RxISR_16BIT_FIFOEN+0x27e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800913c:	f3ef 8310 	mrs	r3, PRIMASK
 8009140:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8009142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009144:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009146:	2301      	movs	r3, #1
 8009148:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800914a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800914c:	f383 8810 	msr	PRIMASK, r3
}
 8009150:	46c0      	nop			; (mov r8, r8)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4974      	ldr	r1, [pc, #464]	; (8009330 <UART_RxISR_16BIT_FIFOEN+0x340>)
 800915e:	400a      	ands	r2, r1
 8009160:	601a      	str	r2, [r3, #0]
 8009162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009164:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009166:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009168:	f383 8810 	msr	PRIMASK, r3
}
 800916c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800916e:	f3ef 8310 	mrs	r3, PRIMASK
 8009172:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8009174:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009176:	66bb      	str	r3, [r7, #104]	; 0x68
 8009178:	2301      	movs	r3, #1
 800917a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800917c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800917e:	f383 8810 	msr	PRIMASK, r3
}
 8009182:	46c0      	nop			; (mov r8, r8)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	689a      	ldr	r2, [r3, #8]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4969      	ldr	r1, [pc, #420]	; (8009334 <UART_RxISR_16BIT_FIFOEN+0x344>)
 8009190:	400a      	ands	r2, r1
 8009192:	609a      	str	r2, [r3, #8]
 8009194:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009196:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800919a:	f383 8810 	msr	PRIMASK, r3
}
 800919e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	228c      	movs	r2, #140	; 0x8c
 80091a4:	2120      	movs	r1, #32
 80091a6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2200      	movs	r2, #0
 80091b2:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a5f      	ldr	r2, [pc, #380]	; (8009338 <UART_RxISR_16BIT_FIFOEN+0x348>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d01f      	beq.n	80091fe <UART_RxISR_16BIT_FIFOEN+0x20e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	2380      	movs	r3, #128	; 0x80
 80091c6:	041b      	lsls	r3, r3, #16
 80091c8:	4013      	ands	r3, r2
 80091ca:	d018      	beq.n	80091fe <UART_RxISR_16BIT_FIFOEN+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091cc:	f3ef 8310 	mrs	r3, PRIMASK
 80091d0:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80091d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091d4:	667b      	str	r3, [r7, #100]	; 0x64
 80091d6:	2301      	movs	r3, #1
 80091d8:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091dc:	f383 8810 	msr	PRIMASK, r3
}
 80091e0:	46c0      	nop			; (mov r8, r8)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4953      	ldr	r1, [pc, #332]	; (800933c <UART_RxISR_16BIT_FIFOEN+0x34c>)
 80091ee:	400a      	ands	r2, r1
 80091f0:	601a      	str	r2, [r3, #0]
 80091f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091f4:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f8:	f383 8810 	msr	PRIMASK, r3
}
 80091fc:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009202:	2b01      	cmp	r3, #1
 8009204:	d12f      	bne.n	8009266 <UART_RxISR_16BIT_FIFOEN+0x276>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800920c:	f3ef 8310 	mrs	r3, PRIMASK
 8009210:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8009212:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009214:	663b      	str	r3, [r7, #96]	; 0x60
 8009216:	2301      	movs	r3, #1
 8009218:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800921a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921c:	f383 8810 	msr	PRIMASK, r3
}
 8009220:	46c0      	nop			; (mov r8, r8)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2110      	movs	r1, #16
 800922e:	438a      	bics	r2, r1
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009234:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009238:	f383 8810 	msr	PRIMASK, r3
}
 800923c:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	69db      	ldr	r3, [r3, #28]
 8009244:	2210      	movs	r2, #16
 8009246:	4013      	ands	r3, r2
 8009248:	2b10      	cmp	r3, #16
 800924a:	d103      	bne.n	8009254 <UART_RxISR_16BIT_FIFOEN+0x264>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	2210      	movs	r2, #16
 8009252:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	225c      	movs	r2, #92	; 0x5c
 8009258:	5a9a      	ldrh	r2, [r3, r2]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	0011      	movs	r1, r2
 800925e:	0018      	movs	r0, r3
 8009260:	f7fe fcfc 	bl	8007c5c <HAL_UARTEx_RxEventCallback>
 8009264:	e003      	b.n	800926e <UART_RxISR_16BIT_FIFOEN+0x27e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	0018      	movs	r0, r3
 800926a:	f7fe fce7 	bl	8007c3c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800926e:	2376      	movs	r3, #118	; 0x76
 8009270:	18fb      	adds	r3, r7, r3
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d006      	beq.n	8009286 <UART_RxISR_16BIT_FIFOEN+0x296>
 8009278:	2384      	movs	r3, #132	; 0x84
 800927a:	18fb      	adds	r3, r7, r3
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2220      	movs	r2, #32
 8009280:	4013      	ands	r3, r2
 8009282:	d000      	beq.n	8009286 <UART_RxISR_16BIT_FIFOEN+0x296>
 8009284:	e6d9      	b.n	800903a <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009286:	205e      	movs	r0, #94	; 0x5e
 8009288:	183b      	adds	r3, r7, r0
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	215e      	movs	r1, #94	; 0x5e
 800928e:	5a52      	ldrh	r2, [r2, r1]
 8009290:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009292:	0001      	movs	r1, r0
 8009294:	187b      	adds	r3, r7, r1
 8009296:	881b      	ldrh	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d044      	beq.n	8009326 <UART_RxISR_16BIT_FIFOEN+0x336>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2268      	movs	r2, #104	; 0x68
 80092a0:	5a9b      	ldrh	r3, [r3, r2]
 80092a2:	187a      	adds	r2, r7, r1
 80092a4:	8812      	ldrh	r2, [r2, #0]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d23d      	bcs.n	8009326 <UART_RxISR_16BIT_FIFOEN+0x336>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092aa:	f3ef 8310 	mrs	r3, PRIMASK
 80092ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80092b0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80092b4:	2301      	movs	r3, #1
 80092b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	f383 8810 	msr	PRIMASK, r3
}
 80092be:	46c0      	nop			; (mov r8, r8)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	491d      	ldr	r1, [pc, #116]	; (8009340 <UART_RxISR_16BIT_FIFOEN+0x350>)
 80092cc:	400a      	ands	r2, r1
 80092ce:	609a      	str	r2, [r3, #8]
 80092d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80092d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	f383 8810 	msr	PRIMASK, r3
}
 80092da:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a19      	ldr	r2, [pc, #100]	; (8009344 <UART_RxISR_16BIT_FIFOEN+0x354>)
 80092e0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092e2:	f3ef 8310 	mrs	r3, PRIMASK
 80092e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80092e8:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80092ea:	657b      	str	r3, [r7, #84]	; 0x54
 80092ec:	2301      	movs	r3, #1
 80092ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	f383 8810 	msr	PRIMASK, r3
}
 80092f6:	46c0      	nop			; (mov r8, r8)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2120      	movs	r1, #32
 8009304:	430a      	orrs	r2, r1
 8009306:	601a      	str	r2, [r3, #0]
 8009308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800930a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800930c:	6a3b      	ldr	r3, [r7, #32]
 800930e:	f383 8810 	msr	PRIMASK, r3
}
 8009312:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009314:	e007      	b.n	8009326 <UART_RxISR_16BIT_FIFOEN+0x336>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	699a      	ldr	r2, [r3, #24]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2108      	movs	r1, #8
 8009322:	430a      	orrs	r2, r1
 8009324:	619a      	str	r2, [r3, #24]
}
 8009326:	46c0      	nop			; (mov r8, r8)
 8009328:	46bd      	mov	sp, r7
 800932a:	b022      	add	sp, #136	; 0x88
 800932c:	bd80      	pop	{r7, pc}
 800932e:	46c0      	nop			; (mov r8, r8)
 8009330:	fffffeff 	.word	0xfffffeff
 8009334:	effffffe 	.word	0xeffffffe
 8009338:	40008000 	.word	0x40008000
 800933c:	fbffffff 	.word	0xfbffffff
 8009340:	efffffff 	.word	0xefffffff
 8009344:	08008aed 	.word	0x08008aed

08009348 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009350:	46c0      	nop			; (mov r8, r8)
 8009352:	46bd      	mov	sp, r7
 8009354:	b002      	add	sp, #8
 8009356:	bd80      	pop	{r7, pc}

08009358 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b082      	sub	sp, #8
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009360:	46c0      	nop			; (mov r8, r8)
 8009362:	46bd      	mov	sp, r7
 8009364:	b002      	add	sp, #8
 8009366:	bd80      	pop	{r7, pc}

08009368 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009370:	46c0      	nop			; (mov r8, r8)
 8009372:	46bd      	mov	sp, r7
 8009374:	b002      	add	sp, #8
 8009376:	bd80      	pop	{r7, pc}

08009378 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b084      	sub	sp, #16
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2284      	movs	r2, #132	; 0x84
 8009384:	5c9b      	ldrb	r3, [r3, r2]
 8009386:	2b01      	cmp	r3, #1
 8009388:	d101      	bne.n	800938e <HAL_UARTEx_DisableFifoMode+0x16>
 800938a:	2302      	movs	r3, #2
 800938c:	e027      	b.n	80093de <HAL_UARTEx_DisableFifoMode+0x66>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2284      	movs	r2, #132	; 0x84
 8009392:	2101      	movs	r1, #1
 8009394:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2288      	movs	r2, #136	; 0x88
 800939a:	2124      	movs	r1, #36	; 0x24
 800939c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2101      	movs	r1, #1
 80093b2:	438a      	bics	r2, r1
 80093b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	4a0b      	ldr	r2, [pc, #44]	; (80093e8 <HAL_UARTEx_DisableFifoMode+0x70>)
 80093ba:	4013      	ands	r3, r2
 80093bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2200      	movs	r2, #0
 80093c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2288      	movs	r2, #136	; 0x88
 80093d0:	2120      	movs	r1, #32
 80093d2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2284      	movs	r2, #132	; 0x84
 80093d8:	2100      	movs	r1, #0
 80093da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	0018      	movs	r0, r3
 80093e0:	46bd      	mov	sp, r7
 80093e2:	b004      	add	sp, #16
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	46c0      	nop			; (mov r8, r8)
 80093e8:	dfffffff 	.word	0xdfffffff

080093ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2284      	movs	r2, #132	; 0x84
 80093fa:	5c9b      	ldrb	r3, [r3, r2]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d101      	bne.n	8009404 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009400:	2302      	movs	r3, #2
 8009402:	e02e      	b.n	8009462 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2284      	movs	r2, #132	; 0x84
 8009408:	2101      	movs	r1, #1
 800940a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2288      	movs	r2, #136	; 0x88
 8009410:	2124      	movs	r1, #36	; 0x24
 8009412:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2101      	movs	r1, #1
 8009428:	438a      	bics	r2, r1
 800942a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	00db      	lsls	r3, r3, #3
 8009434:	08d9      	lsrs	r1, r3, #3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	430a      	orrs	r2, r1
 800943e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	0018      	movs	r0, r3
 8009444:	f000 f8b8 	bl	80095b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2288      	movs	r2, #136	; 0x88
 8009454:	2120      	movs	r1, #32
 8009456:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2284      	movs	r2, #132	; 0x84
 800945c:	2100      	movs	r1, #0
 800945e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009460:	2300      	movs	r3, #0
}
 8009462:	0018      	movs	r0, r3
 8009464:	46bd      	mov	sp, r7
 8009466:	b004      	add	sp, #16
 8009468:	bd80      	pop	{r7, pc}
	...

0800946c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2284      	movs	r2, #132	; 0x84
 800947a:	5c9b      	ldrb	r3, [r3, r2]
 800947c:	2b01      	cmp	r3, #1
 800947e:	d101      	bne.n	8009484 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009480:	2302      	movs	r3, #2
 8009482:	e02f      	b.n	80094e4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2284      	movs	r2, #132	; 0x84
 8009488:	2101      	movs	r1, #1
 800948a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2288      	movs	r2, #136	; 0x88
 8009490:	2124      	movs	r1, #36	; 0x24
 8009492:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2101      	movs	r1, #1
 80094a8:	438a      	bics	r2, r1
 80094aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	4a0e      	ldr	r2, [pc, #56]	; (80094ec <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80094b4:	4013      	ands	r3, r2
 80094b6:	0019      	movs	r1, r3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	430a      	orrs	r2, r1
 80094c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	0018      	movs	r0, r3
 80094c6:	f000 f877 	bl	80095b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2288      	movs	r2, #136	; 0x88
 80094d6:	2120      	movs	r1, #32
 80094d8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2284      	movs	r2, #132	; 0x84
 80094de:	2100      	movs	r1, #0
 80094e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80094e2:	2300      	movs	r3, #0
}
 80094e4:	0018      	movs	r0, r3
 80094e6:	46bd      	mov	sp, r7
 80094e8:	b004      	add	sp, #16
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	f1ffffff 	.word	0xf1ffffff

080094f0 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08a      	sub	sp, #40	; 0x28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	1dbb      	adds	r3, r7, #6
 80094fc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80094fe:	2327      	movs	r3, #39	; 0x27
 8009500:	18fb      	adds	r3, r7, r3
 8009502:	2200      	movs	r2, #0
 8009504:	701a      	strb	r2, [r3, #0]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	228c      	movs	r2, #140	; 0x8c
 800950a:	589b      	ldr	r3, [r3, r2]
 800950c:	2b20      	cmp	r3, #32
 800950e:	d14e      	bne.n	80095ae <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d003      	beq.n	800951e <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
 8009516:	1dbb      	adds	r3, r7, #6
 8009518:	881b      	ldrh	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d101      	bne.n	8009522 <HAL_UARTEx_ReceiveToIdle_IT+0x32>
    {
      return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e046      	b.n	80095b0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	689a      	ldr	r2, [r3, #8]
 8009526:	2380      	movs	r3, #128	; 0x80
 8009528:	015b      	lsls	r3, r3, #5
 800952a:	429a      	cmp	r2, r3
 800952c:	d109      	bne.n	8009542 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	691b      	ldr	r3, [r3, #16]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d105      	bne.n	8009542 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	2201      	movs	r2, #1
 800953a:	4013      	ands	r3, r2
 800953c:	d001      	beq.n	8009542 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
      {
        return  HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e036      	b.n	80095b0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2201      	movs	r2, #1
 8009546:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	671a      	str	r2, [r3, #112]	; 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800954e:	1dbb      	adds	r3, r7, #6
 8009550:	881a      	ldrh	r2, [r3, #0]
 8009552:	68b9      	ldr	r1, [r7, #8]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	0018      	movs	r0, r3
 8009558:	f7ff f818 	bl	800858c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009560:	2b01      	cmp	r3, #1
 8009562:	d11c      	bne.n	800959e <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	2210      	movs	r2, #16
 800956a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800956c:	f3ef 8310 	mrs	r3, PRIMASK
 8009570:	617b      	str	r3, [r7, #20]
  return(result);
 8009572:	697b      	ldr	r3, [r7, #20]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009574:	623b      	str	r3, [r7, #32]
 8009576:	2301      	movs	r3, #1
 8009578:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	f383 8810 	msr	PRIMASK, r3
}
 8009580:	46c0      	nop			; (mov r8, r8)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2110      	movs	r1, #16
 800958e:	430a      	orrs	r2, r1
 8009590:	601a      	str	r2, [r3, #0]
 8009592:	6a3b      	ldr	r3, [r7, #32]
 8009594:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	f383 8810 	msr	PRIMASK, r3
}
 800959c:	e003      	b.n	80095a6 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800959e:	2327      	movs	r3, #39	; 0x27
 80095a0:	18fb      	adds	r3, r7, r3
 80095a2:	2201      	movs	r2, #1
 80095a4:	701a      	strb	r2, [r3, #0]
    }

    return status;
 80095a6:	2327      	movs	r3, #39	; 0x27
 80095a8:	18fb      	adds	r3, r7, r3
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	e000      	b.n	80095b0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  }
  else
  {
    return HAL_BUSY;
 80095ae:	2302      	movs	r3, #2
  }
}
 80095b0:	0018      	movs	r0, r3
 80095b2:	46bd      	mov	sp, r7
 80095b4:	b00a      	add	sp, #40	; 0x28
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80095b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d108      	bne.n	80095da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	226a      	movs	r2, #106	; 0x6a
 80095cc:	2101      	movs	r1, #1
 80095ce:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2268      	movs	r2, #104	; 0x68
 80095d4:	2101      	movs	r1, #1
 80095d6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80095d8:	e043      	b.n	8009662 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80095da:	260f      	movs	r6, #15
 80095dc:	19bb      	adds	r3, r7, r6
 80095de:	2208      	movs	r2, #8
 80095e0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80095e2:	200e      	movs	r0, #14
 80095e4:	183b      	adds	r3, r7, r0
 80095e6:	2208      	movs	r2, #8
 80095e8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	0e5b      	lsrs	r3, r3, #25
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	240d      	movs	r4, #13
 80095f6:	193b      	adds	r3, r7, r4
 80095f8:	2107      	movs	r1, #7
 80095fa:	400a      	ands	r2, r1
 80095fc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	0f5b      	lsrs	r3, r3, #29
 8009606:	b2da      	uxtb	r2, r3
 8009608:	250c      	movs	r5, #12
 800960a:	197b      	adds	r3, r7, r5
 800960c:	2107      	movs	r1, #7
 800960e:	400a      	ands	r2, r1
 8009610:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009612:	183b      	adds	r3, r7, r0
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	197a      	adds	r2, r7, r5
 8009618:	7812      	ldrb	r2, [r2, #0]
 800961a:	4914      	ldr	r1, [pc, #80]	; (800966c <UARTEx_SetNbDataToProcess+0xb4>)
 800961c:	5c8a      	ldrb	r2, [r1, r2]
 800961e:	435a      	muls	r2, r3
 8009620:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8009622:	197b      	adds	r3, r7, r5
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	4a12      	ldr	r2, [pc, #72]	; (8009670 <UARTEx_SetNbDataToProcess+0xb8>)
 8009628:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800962a:	0019      	movs	r1, r3
 800962c:	f7f6 fe12 	bl	8000254 <__divsi3>
 8009630:	0003      	movs	r3, r0
 8009632:	b299      	uxth	r1, r3
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	226a      	movs	r2, #106	; 0x6a
 8009638:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800963a:	19bb      	adds	r3, r7, r6
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	193a      	adds	r2, r7, r4
 8009640:	7812      	ldrb	r2, [r2, #0]
 8009642:	490a      	ldr	r1, [pc, #40]	; (800966c <UARTEx_SetNbDataToProcess+0xb4>)
 8009644:	5c8a      	ldrb	r2, [r1, r2]
 8009646:	435a      	muls	r2, r3
 8009648:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800964a:	193b      	adds	r3, r7, r4
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	4a08      	ldr	r2, [pc, #32]	; (8009670 <UARTEx_SetNbDataToProcess+0xb8>)
 8009650:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009652:	0019      	movs	r1, r3
 8009654:	f7f6 fdfe 	bl	8000254 <__divsi3>
 8009658:	0003      	movs	r3, r0
 800965a:	b299      	uxth	r1, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2268      	movs	r2, #104	; 0x68
 8009660:	5299      	strh	r1, [r3, r2]
}
 8009662:	46c0      	nop			; (mov r8, r8)
 8009664:	46bd      	mov	sp, r7
 8009666:	b005      	add	sp, #20
 8009668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800966a:	46c0      	nop			; (mov r8, r8)
 800966c:	08010ac4 	.word	0x08010ac4
 8009670:	08010acc 	.word	0x08010acc

08009674 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	0002      	movs	r2, r0
 800967c:	1dbb      	adds	r3, r7, #6
 800967e:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009680:	2300      	movs	r3, #0
 8009682:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009684:	1dbb      	adds	r3, r7, #6
 8009686:	2200      	movs	r2, #0
 8009688:	5e9b      	ldrsh	r3, [r3, r2]
 800968a:	2b84      	cmp	r3, #132	; 0x84
 800968c:	d006      	beq.n	800969c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800968e:	1dbb      	adds	r3, r7, #6
 8009690:	2200      	movs	r2, #0
 8009692:	5e9a      	ldrsh	r2, [r3, r2]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	18d3      	adds	r3, r2, r3
 8009698:	3303      	adds	r3, #3
 800969a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800969c:	68fb      	ldr	r3, [r7, #12]
}
 800969e:	0018      	movs	r0, r3
 80096a0:	46bd      	mov	sp, r7
 80096a2:	b004      	add	sp, #16
 80096a4:	bd80      	pop	{r7, pc}

080096a6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80096a6:	b580      	push	{r7, lr}
 80096a8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80096aa:	f000 fe47 	bl	800a33c <vTaskStartScheduler>
  
  return osOK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	0018      	movs	r0, r3
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80096b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096b8:	b087      	sub	sp, #28
 80096ba:	af02      	add	r7, sp, #8
 80096bc:	6078      	str	r0, [r7, #4]
 80096be:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685c      	ldr	r4, [r3, #4]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80096cc:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2208      	movs	r2, #8
 80096d2:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80096d4:	0018      	movs	r0, r3
 80096d6:	f7ff ffcd 	bl	8009674 <makeFreeRtosPriority>
 80096da:	0001      	movs	r1, r0
 80096dc:	683a      	ldr	r2, [r7, #0]
 80096de:	230c      	movs	r3, #12
 80096e0:	18fb      	adds	r3, r7, r3
 80096e2:	9301      	str	r3, [sp, #4]
 80096e4:	9100      	str	r1, [sp, #0]
 80096e6:	0013      	movs	r3, r2
 80096e8:	0032      	movs	r2, r6
 80096ea:	0029      	movs	r1, r5
 80096ec:	0020      	movs	r0, r4
 80096ee:	f000 fcd0 	bl	800a092 <xTaskCreate>
 80096f2:	0003      	movs	r3, r0
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d001      	beq.n	80096fc <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 80096f8:	2300      	movs	r3, #0
 80096fa:	e000      	b.n	80096fe <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 80096fc:	68fb      	ldr	r3, [r7, #12]
}
 80096fe:	0018      	movs	r0, r3
 8009700:	46bd      	mov	sp, r7
 8009702:	b005      	add	sp, #20
 8009704:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009706 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b084      	sub	sp, #16
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <osDelay+0x16>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	e000      	b.n	800971e <osDelay+0x18>
 800971c:	2301      	movs	r3, #1
 800971e:	0018      	movs	r0, r3
 8009720:	f000 fde6 	bl	800a2f0 <vTaskDelay>
  
  return osOK;
 8009724:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009726:	0018      	movs	r0, r3
 8009728:	46bd      	mov	sp, r7
 800972a:	b004      	add	sp, #16
 800972c:	bd80      	pop	{r7, pc}

0800972e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	3308      	adds	r3, #8
 800973a:	001a      	movs	r2, r3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	4252      	negs	r2, r2
 8009746:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	3308      	adds	r3, #8
 800974c:	001a      	movs	r2, r3
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	3308      	adds	r3, #8
 8009756:	001a      	movs	r2, r3
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009762:	46c0      	nop			; (mov r8, r8)
 8009764:	46bd      	mov	sp, r7
 8009766:	b002      	add	sp, #8
 8009768:	bd80      	pop	{r7, pc}

0800976a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b082      	sub	sp, #8
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009778:	46c0      	nop			; (mov r8, r8)
 800977a:	46bd      	mov	sp, r7
 800977c:	b002      	add	sp, #8
 800977e:	bd80      	pop	{r7, pc}

08009780 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b084      	sub	sp, #16
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	683a      	ldr	r2, [r7, #0]
 80097aa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	1c5a      	adds	r2, r3, #1
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	601a      	str	r2, [r3, #0]
}
 80097bc:	46c0      	nop			; (mov r8, r8)
 80097be:	46bd      	mov	sp, r7
 80097c0:	b004      	add	sp, #16
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	3301      	adds	r3, #1
 80097d8:	d103      	bne.n	80097e2 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	60fb      	str	r3, [r7, #12]
 80097e0:	e00c      	b.n	80097fc <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	3308      	adds	r3, #8
 80097e6:	60fb      	str	r3, [r7, #12]
 80097e8:	e002      	b.n	80097f0 <vListInsert+0x2c>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	60fb      	str	r3, [r7, #12]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	68ba      	ldr	r2, [r7, #8]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d2f6      	bcs.n	80097ea <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	683a      	ldr	r2, [r7, #0]
 8009816:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	1c5a      	adds	r2, r3, #1
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	601a      	str	r2, [r3, #0]
}
 8009828:	46c0      	nop			; (mov r8, r8)
 800982a:	46bd      	mov	sp, r7
 800982c:	b004      	add	sp, #16
 800982e:	bd80      	pop	{r7, pc}

08009830 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	6892      	ldr	r2, [r2, #8]
 8009846:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6852      	ldr	r2, [r2, #4]
 8009850:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	429a      	cmp	r2, r3
 800985a:	d103      	bne.n	8009864 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	689a      	ldr	r2, [r3, #8]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
}
 8009878:	0018      	movs	r0, r3
 800987a:	46bd      	mov	sp, r7
 800987c:	b004      	add	sp, #16
 800987e:	bd80      	pop	{r7, pc}

08009880 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d101      	bne.n	8009898 <xQueueGenericReset+0x18>
 8009894:	b672      	cpsid	i
 8009896:	e7fe      	b.n	8009896 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8009898:	f001 fe4a 	bl	800b530 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681a      	ldr	r2, [r3, #0]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098a8:	434b      	muls	r3, r1
 80098aa:	18d2      	adds	r2, r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098c6:	1e59      	subs	r1, r3, #1
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098cc:	434b      	muls	r3, r1
 80098ce:	18d2      	adds	r2, r2, r3
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2244      	movs	r2, #68	; 0x44
 80098d8:	21ff      	movs	r1, #255	; 0xff
 80098da:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2245      	movs	r2, #69	; 0x45
 80098e0:	21ff      	movs	r1, #255	; 0xff
 80098e2:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10d      	bne.n	8009906 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d013      	beq.n	800991a <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	3310      	adds	r3, #16
 80098f6:	0018      	movs	r0, r3
 80098f8:	f000 ff48 	bl	800a78c <xTaskRemoveFromEventList>
 80098fc:	1e03      	subs	r3, r0, #0
 80098fe:	d00c      	beq.n	800991a <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009900:	f001 fe06 	bl	800b510 <vPortYield>
 8009904:	e009      	b.n	800991a <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3310      	adds	r3, #16
 800990a:	0018      	movs	r0, r3
 800990c:	f7ff ff0f 	bl	800972e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	3324      	adds	r3, #36	; 0x24
 8009914:	0018      	movs	r0, r3
 8009916:	f7ff ff0a 	bl	800972e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800991a:	f001 fe1b 	bl	800b554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800991e:	2301      	movs	r3, #1
}
 8009920:	0018      	movs	r0, r3
 8009922:	46bd      	mov	sp, r7
 8009924:	b004      	add	sp, #16
 8009926:	bd80      	pop	{r7, pc}

08009928 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009928:	b590      	push	{r4, r7, lr}
 800992a:	b08b      	sub	sp, #44	; 0x2c
 800992c:	af02      	add	r7, sp, #8
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	1dfb      	adds	r3, r7, #7
 8009934:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d101      	bne.n	8009940 <xQueueGenericCreate+0x18>
 800993c:	b672      	cpsid	i
 800993e:	e7fe      	b.n	800993e <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	68ba      	ldr	r2, [r7, #8]
 8009944:	4353      	muls	r3, r2
 8009946:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	3348      	adds	r3, #72	; 0x48
 800994c:	0018      	movs	r0, r3
 800994e:	f001 fe87 	bl	800b660 <pvPortMalloc>
 8009952:	0003      	movs	r3, r0
 8009954:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00e      	beq.n	800997a <xQueueGenericCreate+0x52>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	3348      	adds	r3, #72	; 0x48
 8009964:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009966:	1dfb      	adds	r3, r7, #7
 8009968:	781c      	ldrb	r4, [r3, #0]
 800996a:	697a      	ldr	r2, [r7, #20]
 800996c:	68b9      	ldr	r1, [r7, #8]
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	9300      	str	r3, [sp, #0]
 8009974:	0023      	movs	r3, r4
 8009976:	f000 f805 	bl	8009984 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800997a:	69bb      	ldr	r3, [r7, #24]
	}
 800997c:	0018      	movs	r0, r3
 800997e:	46bd      	mov	sp, r7
 8009980:	b009      	add	sp, #36	; 0x24
 8009982:	bd90      	pop	{r4, r7, pc}

08009984 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
 8009990:	001a      	movs	r2, r3
 8009992:	1cfb      	adds	r3, r7, #3
 8009994:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d103      	bne.n	80099a4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	69ba      	ldr	r2, [r7, #24]
 80099a0:	601a      	str	r2, [r3, #0]
 80099a2:	e002      	b.n	80099aa <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	68ba      	ldr	r2, [r7, #8]
 80099b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	2101      	movs	r1, #1
 80099ba:	0018      	movs	r0, r3
 80099bc:	f7ff ff60 	bl	8009880 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80099c0:	46c0      	nop			; (mov r8, r8)
 80099c2:	46bd      	mov	sp, r7
 80099c4:	b004      	add	sp, #16
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b08a      	sub	sp, #40	; 0x28
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	60b9      	str	r1, [r7, #8]
 80099d2:	607a      	str	r2, [r7, #4]
 80099d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80099d6:	2300      	movs	r3, #0
 80099d8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80099de:	6a3b      	ldr	r3, [r7, #32]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d101      	bne.n	80099e8 <xQueueGenericSend+0x20>
 80099e4:	b672      	cpsid	i
 80099e6:	e7fe      	b.n	80099e6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d103      	bne.n	80099f6 <xQueueGenericSend+0x2e>
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d101      	bne.n	80099fa <xQueueGenericSend+0x32>
 80099f6:	2301      	movs	r3, #1
 80099f8:	e000      	b.n	80099fc <xQueueGenericSend+0x34>
 80099fa:	2300      	movs	r3, #0
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d101      	bne.n	8009a04 <xQueueGenericSend+0x3c>
 8009a00:	b672      	cpsid	i
 8009a02:	e7fe      	b.n	8009a02 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d103      	bne.n	8009a12 <xQueueGenericSend+0x4a>
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d101      	bne.n	8009a16 <xQueueGenericSend+0x4e>
 8009a12:	2301      	movs	r3, #1
 8009a14:	e000      	b.n	8009a18 <xQueueGenericSend+0x50>
 8009a16:	2300      	movs	r3, #0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d101      	bne.n	8009a20 <xQueueGenericSend+0x58>
 8009a1c:	b672      	cpsid	i
 8009a1e:	e7fe      	b.n	8009a1e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a20:	f001 f830 	bl	800aa84 <xTaskGetSchedulerState>
 8009a24:	1e03      	subs	r3, r0, #0
 8009a26:	d102      	bne.n	8009a2e <xQueueGenericSend+0x66>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <xQueueGenericSend+0x6a>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e000      	b.n	8009a34 <xQueueGenericSend+0x6c>
 8009a32:	2300      	movs	r3, #0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d101      	bne.n	8009a3c <xQueueGenericSend+0x74>
 8009a38:	b672      	cpsid	i
 8009a3a:	e7fe      	b.n	8009a3a <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a3c:	f001 fd78 	bl	800b530 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009a40:	6a3b      	ldr	r3, [r7, #32]
 8009a42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d302      	bcc.n	8009a52 <xQueueGenericSend+0x8a>
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d11e      	bne.n	8009a90 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	68b9      	ldr	r1, [r7, #8]
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	0018      	movs	r0, r3
 8009a5a:	f000 f9a2 	bl	8009da2 <prvCopyDataToQueue>
 8009a5e:	0003      	movs	r3, r0
 8009a60:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a62:	6a3b      	ldr	r3, [r7, #32]
 8009a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d009      	beq.n	8009a7e <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	3324      	adds	r3, #36	; 0x24
 8009a6e:	0018      	movs	r0, r3
 8009a70:	f000 fe8c 	bl	800a78c <xTaskRemoveFromEventList>
 8009a74:	1e03      	subs	r3, r0, #0
 8009a76:	d007      	beq.n	8009a88 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009a78:	f001 fd4a 	bl	800b510 <vPortYield>
 8009a7c:	e004      	b.n	8009a88 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009a84:	f001 fd44 	bl	800b510 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009a88:	f001 fd64 	bl	800b554 <vPortExitCritical>
				return pdPASS;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e05b      	b.n	8009b48 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d103      	bne.n	8009a9e <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a96:	f001 fd5d 	bl	800b554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	e054      	b.n	8009b48 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d106      	bne.n	8009ab2 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009aa4:	2314      	movs	r3, #20
 8009aa6:	18fb      	adds	r3, r7, r3
 8009aa8:	0018      	movs	r0, r3
 8009aaa:	f000 fecb 	bl	800a844 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ab2:	f001 fd4f 	bl	800b554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ab6:	f000 fc7d 	bl	800a3b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009aba:	f001 fd39 	bl	800b530 <vPortEnterCritical>
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	2244      	movs	r2, #68	; 0x44
 8009ac2:	5c9b      	ldrb	r3, [r3, r2]
 8009ac4:	b25b      	sxtb	r3, r3
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	d103      	bne.n	8009ad2 <xQueueGenericSend+0x10a>
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	2244      	movs	r2, #68	; 0x44
 8009ace:	2100      	movs	r1, #0
 8009ad0:	5499      	strb	r1, [r3, r2]
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	2245      	movs	r2, #69	; 0x45
 8009ad6:	5c9b      	ldrb	r3, [r3, r2]
 8009ad8:	b25b      	sxtb	r3, r3
 8009ada:	3301      	adds	r3, #1
 8009adc:	d103      	bne.n	8009ae6 <xQueueGenericSend+0x11e>
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	2245      	movs	r2, #69	; 0x45
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	5499      	strb	r1, [r3, r2]
 8009ae6:	f001 fd35 	bl	800b554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009aea:	1d3a      	adds	r2, r7, #4
 8009aec:	2314      	movs	r3, #20
 8009aee:	18fb      	adds	r3, r7, r3
 8009af0:	0011      	movs	r1, r2
 8009af2:	0018      	movs	r0, r3
 8009af4:	f000 feba 	bl	800a86c <xTaskCheckForTimeOut>
 8009af8:	1e03      	subs	r3, r0, #0
 8009afa:	d11e      	bne.n	8009b3a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009afc:	6a3b      	ldr	r3, [r7, #32]
 8009afe:	0018      	movs	r0, r3
 8009b00:	f000 fa54 	bl	8009fac <prvIsQueueFull>
 8009b04:	1e03      	subs	r3, r0, #0
 8009b06:	d011      	beq.n	8009b2c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009b08:	6a3b      	ldr	r3, [r7, #32]
 8009b0a:	3310      	adds	r3, #16
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	0011      	movs	r1, r2
 8009b10:	0018      	movs	r0, r3
 8009b12:	f000 fdf7 	bl	800a704 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009b16:	6a3b      	ldr	r3, [r7, #32]
 8009b18:	0018      	movs	r0, r3
 8009b1a:	f000 f9d3 	bl	8009ec4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009b1e:	f000 fc55 	bl	800a3cc <xTaskResumeAll>
 8009b22:	1e03      	subs	r3, r0, #0
 8009b24:	d18a      	bne.n	8009a3c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8009b26:	f001 fcf3 	bl	800b510 <vPortYield>
 8009b2a:	e787      	b.n	8009a3c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009b2c:	6a3b      	ldr	r3, [r7, #32]
 8009b2e:	0018      	movs	r0, r3
 8009b30:	f000 f9c8 	bl	8009ec4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b34:	f000 fc4a 	bl	800a3cc <xTaskResumeAll>
 8009b38:	e780      	b.n	8009a3c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	0018      	movs	r0, r3
 8009b3e:	f000 f9c1 	bl	8009ec4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b42:	f000 fc43 	bl	800a3cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009b46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009b48:	0018      	movs	r0, r3
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	b00a      	add	sp, #40	; 0x28
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009b50:	b590      	push	{r4, r7, lr}
 8009b52:	b08b      	sub	sp, #44	; 0x2c
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d101      	bne.n	8009b6c <xQueueGenericSendFromISR+0x1c>
 8009b68:	b672      	cpsid	i
 8009b6a:	e7fe      	b.n	8009b6a <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d103      	bne.n	8009b7a <xQueueGenericSendFromISR+0x2a>
 8009b72:	6a3b      	ldr	r3, [r7, #32]
 8009b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d101      	bne.n	8009b7e <xQueueGenericSendFromISR+0x2e>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e000      	b.n	8009b80 <xQueueGenericSendFromISR+0x30>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d101      	bne.n	8009b88 <xQueueGenericSendFromISR+0x38>
 8009b84:	b672      	cpsid	i
 8009b86:	e7fe      	b.n	8009b86 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d103      	bne.n	8009b96 <xQueueGenericSendFromISR+0x46>
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d101      	bne.n	8009b9a <xQueueGenericSendFromISR+0x4a>
 8009b96:	2301      	movs	r3, #1
 8009b98:	e000      	b.n	8009b9c <xQueueGenericSendFromISR+0x4c>
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d101      	bne.n	8009ba4 <xQueueGenericSendFromISR+0x54>
 8009ba0:	b672      	cpsid	i
 8009ba2:	e7fe      	b.n	8009ba2 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ba4:	f001 fcee 	bl	800b584 <ulSetInterruptMaskFromISR>
 8009ba8:	0003      	movs	r3, r0
 8009baa:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009bac:	6a3b      	ldr	r3, [r7, #32]
 8009bae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009bb0:	6a3b      	ldr	r3, [r7, #32]
 8009bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d302      	bcc.n	8009bbe <xQueueGenericSendFromISR+0x6e>
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	2b02      	cmp	r3, #2
 8009bbc:	d131      	bne.n	8009c22 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009bbe:	241b      	movs	r4, #27
 8009bc0:	193b      	adds	r3, r7, r4
 8009bc2:	6a3a      	ldr	r2, [r7, #32]
 8009bc4:	2145      	movs	r1, #69	; 0x45
 8009bc6:	5c52      	ldrb	r2, [r2, r1]
 8009bc8:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bca:	6a3b      	ldr	r3, [r7, #32]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bce:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009bd0:	683a      	ldr	r2, [r7, #0]
 8009bd2:	68b9      	ldr	r1, [r7, #8]
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	0018      	movs	r0, r3
 8009bd8:	f000 f8e3 	bl	8009da2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009bdc:	193b      	adds	r3, r7, r4
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	b25b      	sxtb	r3, r3
 8009be2:	3301      	adds	r3, #1
 8009be4:	d111      	bne.n	8009c0a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009be6:	6a3b      	ldr	r3, [r7, #32]
 8009be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d016      	beq.n	8009c1c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	3324      	adds	r3, #36	; 0x24
 8009bf2:	0018      	movs	r0, r3
 8009bf4:	f000 fdca 	bl	800a78c <xTaskRemoveFromEventList>
 8009bf8:	1e03      	subs	r3, r0, #0
 8009bfa:	d00f      	beq.n	8009c1c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00c      	beq.n	8009c1c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	601a      	str	r2, [r3, #0]
 8009c08:	e008      	b.n	8009c1c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009c0a:	231b      	movs	r3, #27
 8009c0c:	18fb      	adds	r3, r7, r3
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	3301      	adds	r3, #1
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	b259      	sxtb	r1, r3
 8009c16:	6a3b      	ldr	r3, [r7, #32]
 8009c18:	2245      	movs	r2, #69	; 0x45
 8009c1a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8009c20:	e001      	b.n	8009c26 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009c22:	2300      	movs	r3, #0
 8009c24:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009c26:	69fb      	ldr	r3, [r7, #28]
 8009c28:	0018      	movs	r0, r3
 8009c2a:	f001 fcb1 	bl	800b590 <vClearInterruptMaskFromISR>

	return xReturn;
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c30:	0018      	movs	r0, r3
 8009c32:	46bd      	mov	sp, r7
 8009c34:	b00b      	add	sp, #44	; 0x2c
 8009c36:	bd90      	pop	{r4, r7, pc}

08009c38 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b08a      	sub	sp, #40	; 0x28
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	60b9      	str	r1, [r7, #8]
 8009c42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009c44:	2300      	movs	r3, #0
 8009c46:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d101      	bne.n	8009c56 <xQueueReceive+0x1e>
 8009c52:	b672      	cpsid	i
 8009c54:	e7fe      	b.n	8009c54 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d103      	bne.n	8009c64 <xQueueReceive+0x2c>
 8009c5c:	6a3b      	ldr	r3, [r7, #32]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d101      	bne.n	8009c68 <xQueueReceive+0x30>
 8009c64:	2301      	movs	r3, #1
 8009c66:	e000      	b.n	8009c6a <xQueueReceive+0x32>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <xQueueReceive+0x3a>
 8009c6e:	b672      	cpsid	i
 8009c70:	e7fe      	b.n	8009c70 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c72:	f000 ff07 	bl	800aa84 <xTaskGetSchedulerState>
 8009c76:	1e03      	subs	r3, r0, #0
 8009c78:	d102      	bne.n	8009c80 <xQueueReceive+0x48>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d101      	bne.n	8009c84 <xQueueReceive+0x4c>
 8009c80:	2301      	movs	r3, #1
 8009c82:	e000      	b.n	8009c86 <xQueueReceive+0x4e>
 8009c84:	2300      	movs	r3, #0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <xQueueReceive+0x56>
 8009c8a:	b672      	cpsid	i
 8009c8c:	e7fe      	b.n	8009c8c <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c8e:	f001 fc4f 	bl	800b530 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c92:	6a3b      	ldr	r3, [r7, #32]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c96:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c98:	69fb      	ldr	r3, [r7, #28]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d01a      	beq.n	8009cd4 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c9e:	68ba      	ldr	r2, [r7, #8]
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	0011      	movs	r1, r2
 8009ca4:	0018      	movs	r0, r3
 8009ca6:	f000 f8e7 	bl	8009e78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	1e5a      	subs	r2, r3, #1
 8009cae:	6a3b      	ldr	r3, [r7, #32]
 8009cb0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cb2:	6a3b      	ldr	r3, [r7, #32]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d008      	beq.n	8009ccc <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	3310      	adds	r3, #16
 8009cbe:	0018      	movs	r0, r3
 8009cc0:	f000 fd64 	bl	800a78c <xTaskRemoveFromEventList>
 8009cc4:	1e03      	subs	r3, r0, #0
 8009cc6:	d001      	beq.n	8009ccc <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009cc8:	f001 fc22 	bl	800b510 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ccc:	f001 fc42 	bl	800b554 <vPortExitCritical>
				return pdPASS;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e062      	b.n	8009d9a <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d103      	bne.n	8009ce2 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009cda:	f001 fc3b 	bl	800b554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	e05b      	b.n	8009d9a <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d106      	bne.n	8009cf6 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ce8:	2314      	movs	r3, #20
 8009cea:	18fb      	adds	r3, r7, r3
 8009cec:	0018      	movs	r0, r3
 8009cee:	f000 fda9 	bl	800a844 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009cf6:	f001 fc2d 	bl	800b554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009cfa:	f000 fb5b 	bl	800a3b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cfe:	f001 fc17 	bl	800b530 <vPortEnterCritical>
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	2244      	movs	r2, #68	; 0x44
 8009d06:	5c9b      	ldrb	r3, [r3, r2]
 8009d08:	b25b      	sxtb	r3, r3
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	d103      	bne.n	8009d16 <xQueueReceive+0xde>
 8009d0e:	6a3b      	ldr	r3, [r7, #32]
 8009d10:	2244      	movs	r2, #68	; 0x44
 8009d12:	2100      	movs	r1, #0
 8009d14:	5499      	strb	r1, [r3, r2]
 8009d16:	6a3b      	ldr	r3, [r7, #32]
 8009d18:	2245      	movs	r2, #69	; 0x45
 8009d1a:	5c9b      	ldrb	r3, [r3, r2]
 8009d1c:	b25b      	sxtb	r3, r3
 8009d1e:	3301      	adds	r3, #1
 8009d20:	d103      	bne.n	8009d2a <xQueueReceive+0xf2>
 8009d22:	6a3b      	ldr	r3, [r7, #32]
 8009d24:	2245      	movs	r2, #69	; 0x45
 8009d26:	2100      	movs	r1, #0
 8009d28:	5499      	strb	r1, [r3, r2]
 8009d2a:	f001 fc13 	bl	800b554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d2e:	1d3a      	adds	r2, r7, #4
 8009d30:	2314      	movs	r3, #20
 8009d32:	18fb      	adds	r3, r7, r3
 8009d34:	0011      	movs	r1, r2
 8009d36:	0018      	movs	r0, r3
 8009d38:	f000 fd98 	bl	800a86c <xTaskCheckForTimeOut>
 8009d3c:	1e03      	subs	r3, r0, #0
 8009d3e:	d11e      	bne.n	8009d7e <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	0018      	movs	r0, r3
 8009d44:	f000 f91c 	bl	8009f80 <prvIsQueueEmpty>
 8009d48:	1e03      	subs	r3, r0, #0
 8009d4a:	d011      	beq.n	8009d70 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	3324      	adds	r3, #36	; 0x24
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	0011      	movs	r1, r2
 8009d54:	0018      	movs	r0, r3
 8009d56:	f000 fcd5 	bl	800a704 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d5a:	6a3b      	ldr	r3, [r7, #32]
 8009d5c:	0018      	movs	r0, r3
 8009d5e:	f000 f8b1 	bl	8009ec4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d62:	f000 fb33 	bl	800a3cc <xTaskResumeAll>
 8009d66:	1e03      	subs	r3, r0, #0
 8009d68:	d191      	bne.n	8009c8e <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8009d6a:	f001 fbd1 	bl	800b510 <vPortYield>
 8009d6e:	e78e      	b.n	8009c8e <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d70:	6a3b      	ldr	r3, [r7, #32]
 8009d72:	0018      	movs	r0, r3
 8009d74:	f000 f8a6 	bl	8009ec4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d78:	f000 fb28 	bl	800a3cc <xTaskResumeAll>
 8009d7c:	e787      	b.n	8009c8e <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	0018      	movs	r0, r3
 8009d82:	f000 f89f 	bl	8009ec4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d86:	f000 fb21 	bl	800a3cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d8a:	6a3b      	ldr	r3, [r7, #32]
 8009d8c:	0018      	movs	r0, r3
 8009d8e:	f000 f8f7 	bl	8009f80 <prvIsQueueEmpty>
 8009d92:	1e03      	subs	r3, r0, #0
 8009d94:	d100      	bne.n	8009d98 <xQueueReceive+0x160>
 8009d96:	e77a      	b.n	8009c8e <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d9a:	0018      	movs	r0, r3
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	b00a      	add	sp, #40	; 0x28
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b086      	sub	sp, #24
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	60f8      	str	r0, [r7, #12]
 8009daa:	60b9      	str	r1, [r7, #8]
 8009dac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009dae:	2300      	movs	r3, #0
 8009db0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009db6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d10e      	bne.n	8009dde <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d14e      	bne.n	8009e66 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	0018      	movs	r0, r3
 8009dce:	f000 fe75 	bl	800aabc <xTaskPriorityDisinherit>
 8009dd2:	0003      	movs	r3, r0
 8009dd4:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	609a      	str	r2, [r3, #8]
 8009ddc:	e043      	b.n	8009e66 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d119      	bne.n	8009e18 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6858      	ldr	r0, [r3, #4]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	0019      	movs	r1, r3
 8009df0:	f003 fcd0 	bl	800d794 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	685a      	ldr	r2, [r3, #4]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dfc:	18d2      	adds	r2, r2, r3
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d32b      	bcc.n	8009e66 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	605a      	str	r2, [r3, #4]
 8009e16:	e026      	b.n	8009e66 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	68d8      	ldr	r0, [r3, #12]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	0019      	movs	r1, r3
 8009e24:	f003 fcb6 	bl	800d794 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	68da      	ldr	r2, [r3, #12]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e30:	425b      	negs	r3, r3
 8009e32:	18d2      	adds	r2, r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	68da      	ldr	r2, [r3, #12]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d207      	bcs.n	8009e54 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	689a      	ldr	r2, [r3, #8]
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4c:	425b      	negs	r3, r3
 8009e4e:	18d2      	adds	r2, r2, r3
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	d105      	bne.n	8009e66 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d002      	beq.n	8009e66 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	3b01      	subs	r3, #1
 8009e64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	1c5a      	adds	r2, r3, #1
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009e6e:	697b      	ldr	r3, [r7, #20]
}
 8009e70:	0018      	movs	r0, r3
 8009e72:	46bd      	mov	sp, r7
 8009e74:	b006      	add	sp, #24
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b082      	sub	sp, #8
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d018      	beq.n	8009ebc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	68da      	ldr	r2, [r3, #12]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e92:	18d2      	adds	r2, r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	68da      	ldr	r2, [r3, #12]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d303      	bcc.n	8009eac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	68d9      	ldr	r1, [r3, #12]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f003 fc6c 	bl	800d794 <memcpy>
	}
}
 8009ebc:	46c0      	nop			; (mov r8, r8)
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	b002      	add	sp, #8
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009ecc:	f001 fb30 	bl	800b530 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ed0:	230f      	movs	r3, #15
 8009ed2:	18fb      	adds	r3, r7, r3
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	2145      	movs	r1, #69	; 0x45
 8009ed8:	5c52      	ldrb	r2, [r2, r1]
 8009eda:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009edc:	e013      	b.n	8009f06 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d016      	beq.n	8009f14 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	3324      	adds	r3, #36	; 0x24
 8009eea:	0018      	movs	r0, r3
 8009eec:	f000 fc4e 	bl	800a78c <xTaskRemoveFromEventList>
 8009ef0:	1e03      	subs	r3, r0, #0
 8009ef2:	d001      	beq.n	8009ef8 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009ef4:	f000 fd0a 	bl	800a90c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009ef8:	210f      	movs	r1, #15
 8009efa:	187b      	adds	r3, r7, r1
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	3b01      	subs	r3, #1
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	187b      	adds	r3, r7, r1
 8009f04:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f06:	230f      	movs	r3, #15
 8009f08:	18fb      	adds	r3, r7, r3
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	b25b      	sxtb	r3, r3
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	dce5      	bgt.n	8009ede <prvUnlockQueue+0x1a>
 8009f12:	e000      	b.n	8009f16 <prvUnlockQueue+0x52>
					break;
 8009f14:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2245      	movs	r2, #69	; 0x45
 8009f1a:	21ff      	movs	r1, #255	; 0xff
 8009f1c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009f1e:	f001 fb19 	bl	800b554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009f22:	f001 fb05 	bl	800b530 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009f26:	230e      	movs	r3, #14
 8009f28:	18fb      	adds	r3, r7, r3
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	2144      	movs	r1, #68	; 0x44
 8009f2e:	5c52      	ldrb	r2, [r2, r1]
 8009f30:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f32:	e013      	b.n	8009f5c <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	691b      	ldr	r3, [r3, #16]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d016      	beq.n	8009f6a <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	3310      	adds	r3, #16
 8009f40:	0018      	movs	r0, r3
 8009f42:	f000 fc23 	bl	800a78c <xTaskRemoveFromEventList>
 8009f46:	1e03      	subs	r3, r0, #0
 8009f48:	d001      	beq.n	8009f4e <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8009f4a:	f000 fcdf 	bl	800a90c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009f4e:	210e      	movs	r1, #14
 8009f50:	187b      	adds	r3, r7, r1
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	3b01      	subs	r3, #1
 8009f56:	b2da      	uxtb	r2, r3
 8009f58:	187b      	adds	r3, r7, r1
 8009f5a:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f5c:	230e      	movs	r3, #14
 8009f5e:	18fb      	adds	r3, r7, r3
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	b25b      	sxtb	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dce5      	bgt.n	8009f34 <prvUnlockQueue+0x70>
 8009f68:	e000      	b.n	8009f6c <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8009f6a:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2244      	movs	r2, #68	; 0x44
 8009f70:	21ff      	movs	r1, #255	; 0xff
 8009f72:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009f74:	f001 faee 	bl	800b554 <vPortExitCritical>
}
 8009f78:	46c0      	nop			; (mov r8, r8)
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	b004      	add	sp, #16
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009f88:	f001 fad2 	bl	800b530 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d102      	bne.n	8009f9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009f94:	2301      	movs	r3, #1
 8009f96:	60fb      	str	r3, [r7, #12]
 8009f98:	e001      	b.n	8009f9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009f9e:	f001 fad9 	bl	800b554 <vPortExitCritical>

	return xReturn;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
}
 8009fa4:	0018      	movs	r0, r3
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	b004      	add	sp, #16
 8009faa:	bd80      	pop	{r7, pc}

08009fac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009fb4:	f001 fabc 	bl	800b530 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d102      	bne.n	8009fca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	60fb      	str	r3, [r7, #12]
 8009fc8:	e001      	b.n	8009fce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009fce:	f001 fac1 	bl	800b554 <vPortExitCritical>

	return xReturn;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
}
 8009fd4:	0018      	movs	r0, r3
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	b004      	add	sp, #16
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	60fb      	str	r3, [r7, #12]
 8009fea:	e015      	b.n	800a018 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009fec:	4b0e      	ldr	r3, [pc, #56]	; (800a028 <vQueueAddToRegistry+0x4c>)
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	00d2      	lsls	r2, r2, #3
 8009ff2:	58d3      	ldr	r3, [r2, r3]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10c      	bne.n	800a012 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009ff8:	4b0b      	ldr	r3, [pc, #44]	; (800a028 <vQueueAddToRegistry+0x4c>)
 8009ffa:	68fa      	ldr	r2, [r7, #12]
 8009ffc:	00d2      	lsls	r2, r2, #3
 8009ffe:	6839      	ldr	r1, [r7, #0]
 800a000:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a002:	4a09      	ldr	r2, [pc, #36]	; (800a028 <vQueueAddToRegistry+0x4c>)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	00db      	lsls	r3, r3, #3
 800a008:	18d3      	adds	r3, r2, r3
 800a00a:	3304      	adds	r3, #4
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a010:	e006      	b.n	800a020 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	3301      	adds	r3, #1
 800a016:	60fb      	str	r3, [r7, #12]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b07      	cmp	r3, #7
 800a01c:	d9e6      	bls.n	8009fec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a01e:	46c0      	nop			; (mov r8, r8)
 800a020:	46c0      	nop			; (mov r8, r8)
 800a022:	46bd      	mov	sp, r7
 800a024:	b004      	add	sp, #16
 800a026:	bd80      	pop	{r7, pc}
 800a028:	20000a40 	.word	0x20000a40

0800a02c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b086      	sub	sp, #24
 800a030:	af00      	add	r7, sp, #0
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a03c:	f001 fa78 	bl	800b530 <vPortEnterCritical>
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	2244      	movs	r2, #68	; 0x44
 800a044:	5c9b      	ldrb	r3, [r3, r2]
 800a046:	b25b      	sxtb	r3, r3
 800a048:	3301      	adds	r3, #1
 800a04a:	d103      	bne.n	800a054 <vQueueWaitForMessageRestricted+0x28>
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	2244      	movs	r2, #68	; 0x44
 800a050:	2100      	movs	r1, #0
 800a052:	5499      	strb	r1, [r3, r2]
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	2245      	movs	r2, #69	; 0x45
 800a058:	5c9b      	ldrb	r3, [r3, r2]
 800a05a:	b25b      	sxtb	r3, r3
 800a05c:	3301      	adds	r3, #1
 800a05e:	d103      	bne.n	800a068 <vQueueWaitForMessageRestricted+0x3c>
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	2245      	movs	r2, #69	; 0x45
 800a064:	2100      	movs	r1, #0
 800a066:	5499      	strb	r1, [r3, r2]
 800a068:	f001 fa74 	bl	800b554 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a070:	2b00      	cmp	r3, #0
 800a072:	d106      	bne.n	800a082 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	3324      	adds	r3, #36	; 0x24
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	68b9      	ldr	r1, [r7, #8]
 800a07c:	0018      	movs	r0, r3
 800a07e:	f000 fb5f 	bl	800a740 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	0018      	movs	r0, r3
 800a086:	f7ff ff1d 	bl	8009ec4 <prvUnlockQueue>
	}
 800a08a:	46c0      	nop			; (mov r8, r8)
 800a08c:	46bd      	mov	sp, r7
 800a08e:	b006      	add	sp, #24
 800a090:	bd80      	pop	{r7, pc}

0800a092 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a092:	b590      	push	{r4, r7, lr}
 800a094:	b08d      	sub	sp, #52	; 0x34
 800a096:	af04      	add	r7, sp, #16
 800a098:	60f8      	str	r0, [r7, #12]
 800a09a:	60b9      	str	r1, [r7, #8]
 800a09c:	603b      	str	r3, [r7, #0]
 800a09e:	1dbb      	adds	r3, r7, #6
 800a0a0:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a0a2:	1dbb      	adds	r3, r7, #6
 800a0a4:	881b      	ldrh	r3, [r3, #0]
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	0018      	movs	r0, r3
 800a0aa:	f001 fad9 	bl	800b660 <pvPortMalloc>
 800a0ae:	0003      	movs	r3, r0
 800a0b0:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d010      	beq.n	800a0da <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a0b8:	2054      	movs	r0, #84	; 0x54
 800a0ba:	f001 fad1 	bl	800b660 <pvPortMalloc>
 800a0be:	0003      	movs	r3, r0
 800a0c0:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d003      	beq.n	800a0d0 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	697a      	ldr	r2, [r7, #20]
 800a0cc:	631a      	str	r2, [r3, #48]	; 0x30
 800a0ce:	e006      	b.n	800a0de <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	0018      	movs	r0, r3
 800a0d4:	f001 fb70 	bl	800b7b8 <vPortFree>
 800a0d8:	e001      	b.n	800a0de <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a0de:	69fb      	ldr	r3, [r7, #28]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d016      	beq.n	800a112 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a0e4:	1dbb      	adds	r3, r7, #6
 800a0e6:	881a      	ldrh	r2, [r3, #0]
 800a0e8:	683c      	ldr	r4, [r7, #0]
 800a0ea:	68b9      	ldr	r1, [r7, #8]
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	9303      	str	r3, [sp, #12]
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	9302      	str	r3, [sp, #8]
 800a0f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0f8:	9301      	str	r3, [sp, #4]
 800a0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0fc:	9300      	str	r3, [sp, #0]
 800a0fe:	0023      	movs	r3, r4
 800a100:	f000 f810 	bl	800a124 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	0018      	movs	r0, r3
 800a108:	f000 f88e 	bl	800a228 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a10c:	2301      	movs	r3, #1
 800a10e:	61bb      	str	r3, [r7, #24]
 800a110:	e002      	b.n	800a118 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a112:	2301      	movs	r3, #1
 800a114:	425b      	negs	r3, r3
 800a116:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a118:	69bb      	ldr	r3, [r7, #24]
	}
 800a11a:	0018      	movs	r0, r3
 800a11c:	46bd      	mov	sp, r7
 800a11e:	b009      	add	sp, #36	; 0x24
 800a120:	bd90      	pop	{r4, r7, pc}
	...

0800a124 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b086      	sub	sp, #24
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	60b9      	str	r1, [r7, #8]
 800a12e:	607a      	str	r2, [r7, #4]
 800a130:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a134:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	493a      	ldr	r1, [pc, #232]	; (800a224 <prvInitialiseNewTask+0x100>)
 800a13a:	468c      	mov	ip, r1
 800a13c:	4463      	add	r3, ip
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	18d3      	adds	r3, r2, r3
 800a142:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	2207      	movs	r2, #7
 800a148:	4393      	bics	r3, r2
 800a14a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	2207      	movs	r2, #7
 800a150:	4013      	ands	r3, r2
 800a152:	d001      	beq.n	800a158 <prvInitialiseNewTask+0x34>
 800a154:	b672      	cpsid	i
 800a156:	e7fe      	b.n	800a156 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d020      	beq.n	800a1a0 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a15e:	2300      	movs	r3, #0
 800a160:	617b      	str	r3, [r7, #20]
 800a162:	e013      	b.n	800a18c <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	18d3      	adds	r3, r2, r3
 800a16a:	7818      	ldrb	r0, [r3, #0]
 800a16c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a16e:	2134      	movs	r1, #52	; 0x34
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	18d3      	adds	r3, r2, r3
 800a174:	185b      	adds	r3, r3, r1
 800a176:	1c02      	adds	r2, r0, #0
 800a178:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a17a:	68ba      	ldr	r2, [r7, #8]
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	18d3      	adds	r3, r2, r3
 800a180:	781b      	ldrb	r3, [r3, #0]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d006      	beq.n	800a194 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	3301      	adds	r3, #1
 800a18a:	617b      	str	r3, [r7, #20]
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	2b0f      	cmp	r3, #15
 800a190:	d9e8      	bls.n	800a164 <prvInitialiseNewTask+0x40>
 800a192:	e000      	b.n	800a196 <prvInitialiseNewTask+0x72>
			{
				break;
 800a194:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a198:	2243      	movs	r2, #67	; 0x43
 800a19a:	2100      	movs	r1, #0
 800a19c:	5499      	strb	r1, [r3, r2]
 800a19e:	e003      	b.n	800a1a8 <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	2234      	movs	r2, #52	; 0x34
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a1a8:	6a3b      	ldr	r3, [r7, #32]
 800a1aa:	2b06      	cmp	r3, #6
 800a1ac:	d901      	bls.n	800a1b2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a1ae:	2306      	movs	r3, #6
 800a1b0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b4:	6a3a      	ldr	r2, [r7, #32]
 800a1b6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ba:	6a3a      	ldr	r2, [r7, #32]
 800a1bc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c6:	3304      	adds	r3, #4
 800a1c8:	0018      	movs	r0, r3
 800a1ca:	f7ff face 	bl	800976a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a1ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d0:	3318      	adds	r3, #24
 800a1d2:	0018      	movs	r0, r3
 800a1d4:	f7ff fac9 	bl	800976a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	2207      	movs	r2, #7
 800a1e2:	1ad2      	subs	r2, r2, r3
 800a1e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ec:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f6:	2250      	movs	r2, #80	; 0x50
 800a1f8:	2100      	movs	r1, #0
 800a1fa:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a1fc:	683a      	ldr	r2, [r7, #0]
 800a1fe:	68f9      	ldr	r1, [r7, #12]
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	0018      	movs	r0, r3
 800a204:	f001 f8fa 	bl	800b3fc <pxPortInitialiseStack>
 800a208:	0002      	movs	r2, r0
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a216:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a218:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a21a:	46c0      	nop			; (mov r8, r8)
 800a21c:	46bd      	mov	sp, r7
 800a21e:	b006      	add	sp, #24
 800a220:	bd80      	pop	{r7, pc}
 800a222:	46c0      	nop			; (mov r8, r8)
 800a224:	3fffffff 	.word	0x3fffffff

0800a228 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a230:	f001 f97e 	bl	800b530 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a234:	4b28      	ldr	r3, [pc, #160]	; (800a2d8 <prvAddNewTaskToReadyList+0xb0>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	1c5a      	adds	r2, r3, #1
 800a23a:	4b27      	ldr	r3, [pc, #156]	; (800a2d8 <prvAddNewTaskToReadyList+0xb0>)
 800a23c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800a23e:	4b27      	ldr	r3, [pc, #156]	; (800a2dc <prvAddNewTaskToReadyList+0xb4>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d109      	bne.n	800a25a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a246:	4b25      	ldr	r3, [pc, #148]	; (800a2dc <prvAddNewTaskToReadyList+0xb4>)
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a24c:	4b22      	ldr	r3, [pc, #136]	; (800a2d8 <prvAddNewTaskToReadyList+0xb0>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b01      	cmp	r3, #1
 800a252:	d110      	bne.n	800a276 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a254:	f000 fb74 	bl	800a940 <prvInitialiseTaskLists>
 800a258:	e00d      	b.n	800a276 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a25a:	4b21      	ldr	r3, [pc, #132]	; (800a2e0 <prvAddNewTaskToReadyList+0xb8>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d109      	bne.n	800a276 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a262:	4b1e      	ldr	r3, [pc, #120]	; (800a2dc <prvAddNewTaskToReadyList+0xb4>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d802      	bhi.n	800a276 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a270:	4b1a      	ldr	r3, [pc, #104]	; (800a2dc <prvAddNewTaskToReadyList+0xb4>)
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a276:	4b1b      	ldr	r3, [pc, #108]	; (800a2e4 <prvAddNewTaskToReadyList+0xbc>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	1c5a      	adds	r2, r3, #1
 800a27c:	4b19      	ldr	r3, [pc, #100]	; (800a2e4 <prvAddNewTaskToReadyList+0xbc>)
 800a27e:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a284:	4b18      	ldr	r3, [pc, #96]	; (800a2e8 <prvAddNewTaskToReadyList+0xc0>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	429a      	cmp	r2, r3
 800a28a:	d903      	bls.n	800a294 <prvAddNewTaskToReadyList+0x6c>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a290:	4b15      	ldr	r3, [pc, #84]	; (800a2e8 <prvAddNewTaskToReadyList+0xc0>)
 800a292:	601a      	str	r2, [r3, #0]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a298:	0013      	movs	r3, r2
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	189b      	adds	r3, r3, r2
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	4a12      	ldr	r2, [pc, #72]	; (800a2ec <prvAddNewTaskToReadyList+0xc4>)
 800a2a2:	189a      	adds	r2, r3, r2
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	3304      	adds	r3, #4
 800a2a8:	0019      	movs	r1, r3
 800a2aa:	0010      	movs	r0, r2
 800a2ac:	f7ff fa68 	bl	8009780 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a2b0:	f001 f950 	bl	800b554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a2b4:	4b0a      	ldr	r3, [pc, #40]	; (800a2e0 <prvAddNewTaskToReadyList+0xb8>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d008      	beq.n	800a2ce <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a2bc:	4b07      	ldr	r3, [pc, #28]	; (800a2dc <prvAddNewTaskToReadyList+0xb4>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d201      	bcs.n	800a2ce <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a2ca:	f001 f921 	bl	800b510 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2ce:	46c0      	nop			; (mov r8, r8)
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	b002      	add	sp, #8
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	46c0      	nop			; (mov r8, r8)
 800a2d8:	20000b80 	.word	0x20000b80
 800a2dc:	20000a80 	.word	0x20000a80
 800a2e0:	20000b8c 	.word	0x20000b8c
 800a2e4:	20000b9c 	.word	0x20000b9c
 800a2e8:	20000b88 	.word	0x20000b88
 800a2ec:	20000a84 	.word	0x20000a84

0800a2f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d010      	beq.n	800a324 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a302:	4b0d      	ldr	r3, [pc, #52]	; (800a338 <vTaskDelay+0x48>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d001      	beq.n	800a30e <vTaskDelay+0x1e>
 800a30a:	b672      	cpsid	i
 800a30c:	e7fe      	b.n	800a30c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800a30e:	f000 f851 	bl	800a3b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2100      	movs	r1, #0
 800a316:	0018      	movs	r0, r3
 800a318:	f000 fce6 	bl	800ace8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a31c:	f000 f856 	bl	800a3cc <xTaskResumeAll>
 800a320:	0003      	movs	r3, r0
 800a322:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d101      	bne.n	800a32e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800a32a:	f001 f8f1 	bl	800b510 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a32e:	46c0      	nop			; (mov r8, r8)
 800a330:	46bd      	mov	sp, r7
 800a332:	b004      	add	sp, #16
 800a334:	bd80      	pop	{r7, pc}
 800a336:	46c0      	nop			; (mov r8, r8)
 800a338:	20000ba8 	.word	0x20000ba8

0800a33c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a342:	4916      	ldr	r1, [pc, #88]	; (800a39c <vTaskStartScheduler+0x60>)
 800a344:	4816      	ldr	r0, [pc, #88]	; (800a3a0 <vTaskStartScheduler+0x64>)
 800a346:	4b17      	ldr	r3, [pc, #92]	; (800a3a4 <vTaskStartScheduler+0x68>)
 800a348:	9301      	str	r3, [sp, #4]
 800a34a:	2300      	movs	r3, #0
 800a34c:	9300      	str	r3, [sp, #0]
 800a34e:	2300      	movs	r3, #0
 800a350:	2280      	movs	r2, #128	; 0x80
 800a352:	f7ff fe9e 	bl	800a092 <xTaskCreate>
 800a356:	0003      	movs	r3, r0
 800a358:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d103      	bne.n	800a368 <vTaskStartScheduler+0x2c>
		{
			xReturn = xTimerCreateTimerTask();
 800a360:	f000 fd16 	bl	800ad90 <xTimerCreateTimerTask>
 800a364:	0003      	movs	r3, r0
 800a366:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d10d      	bne.n	800a38a <vTaskStartScheduler+0x4e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800a36e:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a370:	4b0d      	ldr	r3, [pc, #52]	; (800a3a8 <vTaskStartScheduler+0x6c>)
 800a372:	2201      	movs	r2, #1
 800a374:	4252      	negs	r2, r2
 800a376:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a378:	4b0c      	ldr	r3, [pc, #48]	; (800a3ac <vTaskStartScheduler+0x70>)
 800a37a:	2201      	movs	r2, #1
 800a37c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a37e:	4b0c      	ldr	r3, [pc, #48]	; (800a3b0 <vTaskStartScheduler+0x74>)
 800a380:	2200      	movs	r2, #0
 800a382:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a384:	f001 f8a0 	bl	800b4c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a388:	e004      	b.n	800a394 <vTaskStartScheduler+0x58>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	3301      	adds	r3, #1
 800a38e:	d101      	bne.n	800a394 <vTaskStartScheduler+0x58>
 800a390:	b672      	cpsid	i
 800a392:	e7fe      	b.n	800a392 <vTaskStartScheduler+0x56>
}
 800a394:	46c0      	nop			; (mov r8, r8)
 800a396:	46bd      	mov	sp, r7
 800a398:	b002      	add	sp, #8
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	08010790 	.word	0x08010790
 800a3a0:	0800a921 	.word	0x0800a921
 800a3a4:	20000ba4 	.word	0x20000ba4
 800a3a8:	20000ba0 	.word	0x20000ba0
 800a3ac:	20000b8c 	.word	0x20000b8c
 800a3b0:	20000b84 	.word	0x20000b84

0800a3b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a3b8:	4b03      	ldr	r3, [pc, #12]	; (800a3c8 <vTaskSuspendAll+0x14>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	1c5a      	adds	r2, r3, #1
 800a3be:	4b02      	ldr	r3, [pc, #8]	; (800a3c8 <vTaskSuspendAll+0x14>)
 800a3c0:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a3c2:	46c0      	nop			; (mov r8, r8)
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	20000ba8 	.word	0x20000ba8

0800a3cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b084      	sub	sp, #16
 800a3d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a3da:	4b3a      	ldr	r3, [pc, #232]	; (800a4c4 <xTaskResumeAll+0xf8>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d101      	bne.n	800a3e6 <xTaskResumeAll+0x1a>
 800a3e2:	b672      	cpsid	i
 800a3e4:	e7fe      	b.n	800a3e4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a3e6:	f001 f8a3 	bl	800b530 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a3ea:	4b36      	ldr	r3, [pc, #216]	; (800a4c4 <xTaskResumeAll+0xf8>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	1e5a      	subs	r2, r3, #1
 800a3f0:	4b34      	ldr	r3, [pc, #208]	; (800a4c4 <xTaskResumeAll+0xf8>)
 800a3f2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3f4:	4b33      	ldr	r3, [pc, #204]	; (800a4c4 <xTaskResumeAll+0xf8>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d15b      	bne.n	800a4b4 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a3fc:	4b32      	ldr	r3, [pc, #200]	; (800a4c8 <xTaskResumeAll+0xfc>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d057      	beq.n	800a4b4 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a404:	e02f      	b.n	800a466 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a406:	4b31      	ldr	r3, [pc, #196]	; (800a4cc <xTaskResumeAll+0x100>)
 800a408:	68db      	ldr	r3, [r3, #12]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3318      	adds	r3, #24
 800a412:	0018      	movs	r0, r3
 800a414:	f7ff fa0c 	bl	8009830 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	3304      	adds	r3, #4
 800a41c:	0018      	movs	r0, r3
 800a41e:	f7ff fa07 	bl	8009830 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a426:	4b2a      	ldr	r3, [pc, #168]	; (800a4d0 <xTaskResumeAll+0x104>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d903      	bls.n	800a436 <xTaskResumeAll+0x6a>
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a432:	4b27      	ldr	r3, [pc, #156]	; (800a4d0 <xTaskResumeAll+0x104>)
 800a434:	601a      	str	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a43a:	0013      	movs	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	189b      	adds	r3, r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4a24      	ldr	r2, [pc, #144]	; (800a4d4 <xTaskResumeAll+0x108>)
 800a444:	189a      	adds	r2, r3, r2
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	3304      	adds	r3, #4
 800a44a:	0019      	movs	r1, r3
 800a44c:	0010      	movs	r0, r2
 800a44e:	f7ff f997 	bl	8009780 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a456:	4b20      	ldr	r3, [pc, #128]	; (800a4d8 <xTaskResumeAll+0x10c>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d302      	bcc.n	800a466 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800a460:	4b1e      	ldr	r3, [pc, #120]	; (800a4dc <xTaskResumeAll+0x110>)
 800a462:	2201      	movs	r2, #1
 800a464:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a466:	4b19      	ldr	r3, [pc, #100]	; (800a4cc <xTaskResumeAll+0x100>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1cb      	bne.n	800a406 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d001      	beq.n	800a478 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a474:	f000 fae8 	bl	800aa48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a478:	4b19      	ldr	r3, [pc, #100]	; (800a4e0 <xTaskResumeAll+0x114>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00f      	beq.n	800a4a4 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a484:	f000 f83c 	bl	800a500 <xTaskIncrementTick>
 800a488:	1e03      	subs	r3, r0, #0
 800a48a:	d002      	beq.n	800a492 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800a48c:	4b13      	ldr	r3, [pc, #76]	; (800a4dc <xTaskResumeAll+0x110>)
 800a48e:	2201      	movs	r2, #1
 800a490:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	3b01      	subs	r3, #1
 800a496:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d1f2      	bne.n	800a484 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800a49e:	4b10      	ldr	r3, [pc, #64]	; (800a4e0 <xTaskResumeAll+0x114>)
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a4a4:	4b0d      	ldr	r3, [pc, #52]	; (800a4dc <xTaskResumeAll+0x110>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d003      	beq.n	800a4b4 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a4b0:	f001 f82e 	bl	800b510 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a4b4:	f001 f84e 	bl	800b554 <vPortExitCritical>

	return xAlreadyYielded;
 800a4b8:	68bb      	ldr	r3, [r7, #8]
}
 800a4ba:	0018      	movs	r0, r3
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	b004      	add	sp, #16
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	46c0      	nop			; (mov r8, r8)
 800a4c4:	20000ba8 	.word	0x20000ba8
 800a4c8:	20000b80 	.word	0x20000b80
 800a4cc:	20000b40 	.word	0x20000b40
 800a4d0:	20000b88 	.word	0x20000b88
 800a4d4:	20000a84 	.word	0x20000a84
 800a4d8:	20000a80 	.word	0x20000a80
 800a4dc:	20000b94 	.word	0x20000b94
 800a4e0:	20000b90 	.word	0x20000b90

0800a4e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a4ea:	4b04      	ldr	r3, [pc, #16]	; (800a4fc <xTaskGetTickCount+0x18>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a4f0:	687b      	ldr	r3, [r7, #4]
}
 800a4f2:	0018      	movs	r0, r3
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	b002      	add	sp, #8
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	46c0      	nop			; (mov r8, r8)
 800a4fc:	20000b84 	.word	0x20000b84

0800a500 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a506:	2300      	movs	r3, #0
 800a508:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a50a:	4b4a      	ldr	r3, [pc, #296]	; (800a634 <xTaskIncrementTick+0x134>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d000      	beq.n	800a514 <xTaskIncrementTick+0x14>
 800a512:	e084      	b.n	800a61e <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a514:	4b48      	ldr	r3, [pc, #288]	; (800a638 <xTaskIncrementTick+0x138>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	3301      	adds	r3, #1
 800a51a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a51c:	4b46      	ldr	r3, [pc, #280]	; (800a638 <xTaskIncrementTick+0x138>)
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d117      	bne.n	800a558 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800a528:	4b44      	ldr	r3, [pc, #272]	; (800a63c <xTaskIncrementTick+0x13c>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d001      	beq.n	800a536 <xTaskIncrementTick+0x36>
 800a532:	b672      	cpsid	i
 800a534:	e7fe      	b.n	800a534 <xTaskIncrementTick+0x34>
 800a536:	4b41      	ldr	r3, [pc, #260]	; (800a63c <xTaskIncrementTick+0x13c>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	60fb      	str	r3, [r7, #12]
 800a53c:	4b40      	ldr	r3, [pc, #256]	; (800a640 <xTaskIncrementTick+0x140>)
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	4b3e      	ldr	r3, [pc, #248]	; (800a63c <xTaskIncrementTick+0x13c>)
 800a542:	601a      	str	r2, [r3, #0]
 800a544:	4b3e      	ldr	r3, [pc, #248]	; (800a640 <xTaskIncrementTick+0x140>)
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	601a      	str	r2, [r3, #0]
 800a54a:	4b3e      	ldr	r3, [pc, #248]	; (800a644 <xTaskIncrementTick+0x144>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	1c5a      	adds	r2, r3, #1
 800a550:	4b3c      	ldr	r3, [pc, #240]	; (800a644 <xTaskIncrementTick+0x144>)
 800a552:	601a      	str	r2, [r3, #0]
 800a554:	f000 fa78 	bl	800aa48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a558:	4b3b      	ldr	r3, [pc, #236]	; (800a648 <xTaskIncrementTick+0x148>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	693a      	ldr	r2, [r7, #16]
 800a55e:	429a      	cmp	r2, r3
 800a560:	d349      	bcc.n	800a5f6 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a562:	4b36      	ldr	r3, [pc, #216]	; (800a63c <xTaskIncrementTick+0x13c>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d104      	bne.n	800a576 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a56c:	4b36      	ldr	r3, [pc, #216]	; (800a648 <xTaskIncrementTick+0x148>)
 800a56e:	2201      	movs	r2, #1
 800a570:	4252      	negs	r2, r2
 800a572:	601a      	str	r2, [r3, #0]
					break;
 800a574:	e03f      	b.n	800a5f6 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a576:	4b31      	ldr	r3, [pc, #196]	; (800a63c <xTaskIncrementTick+0x13c>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d203      	bcs.n	800a596 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a58e:	4b2e      	ldr	r3, [pc, #184]	; (800a648 <xTaskIncrementTick+0x148>)
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a594:	e02f      	b.n	800a5f6 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	3304      	adds	r3, #4
 800a59a:	0018      	movs	r0, r3
 800a59c:	f7ff f948 	bl	8009830 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d004      	beq.n	800a5b2 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	3318      	adds	r3, #24
 800a5ac:	0018      	movs	r0, r3
 800a5ae:	f7ff f93f 	bl	8009830 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5b6:	4b25      	ldr	r3, [pc, #148]	; (800a64c <xTaskIncrementTick+0x14c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d903      	bls.n	800a5c6 <xTaskIncrementTick+0xc6>
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5c2:	4b22      	ldr	r3, [pc, #136]	; (800a64c <xTaskIncrementTick+0x14c>)
 800a5c4:	601a      	str	r2, [r3, #0]
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ca:	0013      	movs	r3, r2
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	189b      	adds	r3, r3, r2
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	4a1f      	ldr	r2, [pc, #124]	; (800a650 <xTaskIncrementTick+0x150>)
 800a5d4:	189a      	adds	r2, r3, r2
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	3304      	adds	r3, #4
 800a5da:	0019      	movs	r1, r3
 800a5dc:	0010      	movs	r0, r2
 800a5de:	f7ff f8cf 	bl	8009780 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5e6:	4b1b      	ldr	r3, [pc, #108]	; (800a654 <xTaskIncrementTick+0x154>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d3b8      	bcc.n	800a562 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5f4:	e7b5      	b.n	800a562 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5f6:	4b17      	ldr	r3, [pc, #92]	; (800a654 <xTaskIncrementTick+0x154>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5fc:	4914      	ldr	r1, [pc, #80]	; (800a650 <xTaskIncrementTick+0x150>)
 800a5fe:	0013      	movs	r3, r2
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	189b      	adds	r3, r3, r2
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	585b      	ldr	r3, [r3, r1]
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d901      	bls.n	800a610 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800a60c:	2301      	movs	r3, #1
 800a60e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a610:	4b11      	ldr	r3, [pc, #68]	; (800a658 <xTaskIncrementTick+0x158>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d007      	beq.n	800a628 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 800a618:	2301      	movs	r3, #1
 800a61a:	617b      	str	r3, [r7, #20]
 800a61c:	e004      	b.n	800a628 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a61e:	4b0f      	ldr	r3, [pc, #60]	; (800a65c <xTaskIncrementTick+0x15c>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	1c5a      	adds	r2, r3, #1
 800a624:	4b0d      	ldr	r3, [pc, #52]	; (800a65c <xTaskIncrementTick+0x15c>)
 800a626:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a628:	697b      	ldr	r3, [r7, #20]
}
 800a62a:	0018      	movs	r0, r3
 800a62c:	46bd      	mov	sp, r7
 800a62e:	b006      	add	sp, #24
 800a630:	bd80      	pop	{r7, pc}
 800a632:	46c0      	nop			; (mov r8, r8)
 800a634:	20000ba8 	.word	0x20000ba8
 800a638:	20000b84 	.word	0x20000b84
 800a63c:	20000b38 	.word	0x20000b38
 800a640:	20000b3c 	.word	0x20000b3c
 800a644:	20000b98 	.word	0x20000b98
 800a648:	20000ba0 	.word	0x20000ba0
 800a64c:	20000b88 	.word	0x20000b88
 800a650:	20000a84 	.word	0x20000a84
 800a654:	20000a80 	.word	0x20000a80
 800a658:	20000b94 	.word	0x20000b94
 800a65c:	20000b90 	.word	0x20000b90

0800a660 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a666:	4b22      	ldr	r3, [pc, #136]	; (800a6f0 <vTaskSwitchContext+0x90>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d003      	beq.n	800a676 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a66e:	4b21      	ldr	r3, [pc, #132]	; (800a6f4 <vTaskSwitchContext+0x94>)
 800a670:	2201      	movs	r2, #1
 800a672:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a674:	e037      	b.n	800a6e6 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 800a676:	4b1f      	ldr	r3, [pc, #124]	; (800a6f4 <vTaskSwitchContext+0x94>)
 800a678:	2200      	movs	r2, #0
 800a67a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a67c:	4b1e      	ldr	r3, [pc, #120]	; (800a6f8 <vTaskSwitchContext+0x98>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	607b      	str	r3, [r7, #4]
 800a682:	e007      	b.n	800a694 <vTaskSwitchContext+0x34>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d101      	bne.n	800a68e <vTaskSwitchContext+0x2e>
 800a68a:	b672      	cpsid	i
 800a68c:	e7fe      	b.n	800a68c <vTaskSwitchContext+0x2c>
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	3b01      	subs	r3, #1
 800a692:	607b      	str	r3, [r7, #4]
 800a694:	4919      	ldr	r1, [pc, #100]	; (800a6fc <vTaskSwitchContext+0x9c>)
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	0013      	movs	r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	189b      	adds	r3, r3, r2
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	585b      	ldr	r3, [r3, r1]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d0ee      	beq.n	800a684 <vTaskSwitchContext+0x24>
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	0013      	movs	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	189b      	adds	r3, r3, r2
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4a12      	ldr	r2, [pc, #72]	; (800a6fc <vTaskSwitchContext+0x9c>)
 800a6b2:	189b      	adds	r3, r3, r2
 800a6b4:	603b      	str	r3, [r7, #0]
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	605a      	str	r2, [r3, #4]
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	685a      	ldr	r2, [r3, #4]
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	3308      	adds	r3, #8
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d104      	bne.n	800a6d6 <vTaskSwitchContext+0x76>
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	685a      	ldr	r2, [r3, #4]
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	605a      	str	r2, [r3, #4]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	685b      	ldr	r3, [r3, #4]
 800a6da:	68da      	ldr	r2, [r3, #12]
 800a6dc:	4b08      	ldr	r3, [pc, #32]	; (800a700 <vTaskSwitchContext+0xa0>)
 800a6de:	601a      	str	r2, [r3, #0]
 800a6e0:	4b05      	ldr	r3, [pc, #20]	; (800a6f8 <vTaskSwitchContext+0x98>)
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	601a      	str	r2, [r3, #0]
}
 800a6e6:	46c0      	nop			; (mov r8, r8)
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	b002      	add	sp, #8
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	46c0      	nop			; (mov r8, r8)
 800a6f0:	20000ba8 	.word	0x20000ba8
 800a6f4:	20000b94 	.word	0x20000b94
 800a6f8:	20000b88 	.word	0x20000b88
 800a6fc:	20000a84 	.word	0x20000a84
 800a700:	20000a80 	.word	0x20000a80

0800a704 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d101      	bne.n	800a718 <vTaskPlaceOnEventList+0x14>
 800a714:	b672      	cpsid	i
 800a716:	e7fe      	b.n	800a716 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a718:	4b08      	ldr	r3, [pc, #32]	; (800a73c <vTaskPlaceOnEventList+0x38>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3318      	adds	r3, #24
 800a71e:	001a      	movs	r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	0011      	movs	r1, r2
 800a724:	0018      	movs	r0, r3
 800a726:	f7ff f84d 	bl	80097c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	2101      	movs	r1, #1
 800a72e:	0018      	movs	r0, r3
 800a730:	f000 fada 	bl	800ace8 <prvAddCurrentTaskToDelayedList>
}
 800a734:	46c0      	nop			; (mov r8, r8)
 800a736:	46bd      	mov	sp, r7
 800a738:	b002      	add	sp, #8
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	20000a80 	.word	0x20000a80

0800a740 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a740:	b580      	push	{r7, lr}
 800a742:	b084      	sub	sp, #16
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d101      	bne.n	800a756 <vTaskPlaceOnEventListRestricted+0x16>
 800a752:	b672      	cpsid	i
 800a754:	e7fe      	b.n	800a754 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a756:	4b0c      	ldr	r3, [pc, #48]	; (800a788 <vTaskPlaceOnEventListRestricted+0x48>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	3318      	adds	r3, #24
 800a75c:	001a      	movs	r2, r3
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	0011      	movs	r1, r2
 800a762:	0018      	movs	r0, r3
 800a764:	f7ff f80c 	bl	8009780 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d002      	beq.n	800a774 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800a76e:	2301      	movs	r3, #1
 800a770:	425b      	negs	r3, r3
 800a772:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	0011      	movs	r1, r2
 800a77a:	0018      	movs	r0, r3
 800a77c:	f000 fab4 	bl	800ace8 <prvAddCurrentTaskToDelayedList>
	}
 800a780:	46c0      	nop			; (mov r8, r8)
 800a782:	46bd      	mov	sp, r7
 800a784:	b004      	add	sp, #16
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000a80 	.word	0x20000a80

0800a78c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b084      	sub	sp, #16
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d101      	bne.n	800a7a6 <xTaskRemoveFromEventList+0x1a>
 800a7a2:	b672      	cpsid	i
 800a7a4:	e7fe      	b.n	800a7a4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	3318      	adds	r3, #24
 800a7aa:	0018      	movs	r0, r3
 800a7ac:	f7ff f840 	bl	8009830 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7b0:	4b1e      	ldr	r3, [pc, #120]	; (800a82c <xTaskRemoveFromEventList+0xa0>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d11d      	bne.n	800a7f4 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	0018      	movs	r0, r3
 800a7be:	f7ff f837 	bl	8009830 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7c6:	4b1a      	ldr	r3, [pc, #104]	; (800a830 <xTaskRemoveFromEventList+0xa4>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d903      	bls.n	800a7d6 <xTaskRemoveFromEventList+0x4a>
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7d2:	4b17      	ldr	r3, [pc, #92]	; (800a830 <xTaskRemoveFromEventList+0xa4>)
 800a7d4:	601a      	str	r2, [r3, #0]
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7da:	0013      	movs	r3, r2
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	189b      	adds	r3, r3, r2
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	4a14      	ldr	r2, [pc, #80]	; (800a834 <xTaskRemoveFromEventList+0xa8>)
 800a7e4:	189a      	adds	r2, r3, r2
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	3304      	adds	r3, #4
 800a7ea:	0019      	movs	r1, r3
 800a7ec:	0010      	movs	r0, r2
 800a7ee:	f7fe ffc7 	bl	8009780 <vListInsertEnd>
 800a7f2:	e007      	b.n	800a804 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	3318      	adds	r3, #24
 800a7f8:	001a      	movs	r2, r3
 800a7fa:	4b0f      	ldr	r3, [pc, #60]	; (800a838 <xTaskRemoveFromEventList+0xac>)
 800a7fc:	0011      	movs	r1, r2
 800a7fe:	0018      	movs	r0, r3
 800a800:	f7fe ffbe 	bl	8009780 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a808:	4b0c      	ldr	r3, [pc, #48]	; (800a83c <xTaskRemoveFromEventList+0xb0>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a80e:	429a      	cmp	r2, r3
 800a810:	d905      	bls.n	800a81e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a812:	2301      	movs	r3, #1
 800a814:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a816:	4b0a      	ldr	r3, [pc, #40]	; (800a840 <xTaskRemoveFromEventList+0xb4>)
 800a818:	2201      	movs	r2, #1
 800a81a:	601a      	str	r2, [r3, #0]
 800a81c:	e001      	b.n	800a822 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800a81e:	2300      	movs	r3, #0
 800a820:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800a822:	68fb      	ldr	r3, [r7, #12]
}
 800a824:	0018      	movs	r0, r3
 800a826:	46bd      	mov	sp, r7
 800a828:	b004      	add	sp, #16
 800a82a:	bd80      	pop	{r7, pc}
 800a82c:	20000ba8 	.word	0x20000ba8
 800a830:	20000b88 	.word	0x20000b88
 800a834:	20000a84 	.word	0x20000a84
 800a838:	20000b40 	.word	0x20000b40
 800a83c:	20000a80 	.word	0x20000a80
 800a840:	20000b94 	.word	0x20000b94

0800a844 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b082      	sub	sp, #8
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <vTaskInternalSetTimeOutState+0x20>)
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a854:	4b04      	ldr	r3, [pc, #16]	; (800a868 <vTaskInternalSetTimeOutState+0x24>)
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	605a      	str	r2, [r3, #4]
}
 800a85c:	46c0      	nop			; (mov r8, r8)
 800a85e:	46bd      	mov	sp, r7
 800a860:	b002      	add	sp, #8
 800a862:	bd80      	pop	{r7, pc}
 800a864:	20000b98 	.word	0x20000b98
 800a868:	20000b84 	.word	0x20000b84

0800a86c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b086      	sub	sp, #24
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d101      	bne.n	800a880 <xTaskCheckForTimeOut+0x14>
 800a87c:	b672      	cpsid	i
 800a87e:	e7fe      	b.n	800a87e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d101      	bne.n	800a88a <xTaskCheckForTimeOut+0x1e>
 800a886:	b672      	cpsid	i
 800a888:	e7fe      	b.n	800a888 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800a88a:	f000 fe51 	bl	800b530 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a88e:	4b1d      	ldr	r3, [pc, #116]	; (800a904 <xTaskCheckForTimeOut+0x98>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	685b      	ldr	r3, [r3, #4]
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	1ad3      	subs	r3, r2, r3
 800a89c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	d102      	bne.n	800a8ac <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	617b      	str	r3, [r7, #20]
 800a8aa:	e024      	b.n	800a8f6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	4b15      	ldr	r3, [pc, #84]	; (800a908 <xTaskCheckForTimeOut+0x9c>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d007      	beq.n	800a8c8 <xTaskCheckForTimeOut+0x5c>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d302      	bcc.n	800a8c8 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	617b      	str	r3, [r7, #20]
 800a8c6:	e016      	b.n	800a8f6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d20c      	bcs.n	800a8ec <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	681a      	ldr	r2, [r3, #0]
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	1ad2      	subs	r2, r2, r3
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	0018      	movs	r0, r3
 800a8e2:	f7ff ffaf 	bl	800a844 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	617b      	str	r3, [r7, #20]
 800a8ea:	e004      	b.n	800a8f6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a8f6:	f000 fe2d 	bl	800b554 <vPortExitCritical>

	return xReturn;
 800a8fa:	697b      	ldr	r3, [r7, #20]
}
 800a8fc:	0018      	movs	r0, r3
 800a8fe:	46bd      	mov	sp, r7
 800a900:	b006      	add	sp, #24
 800a902:	bd80      	pop	{r7, pc}
 800a904:	20000b84 	.word	0x20000b84
 800a908:	20000b98 	.word	0x20000b98

0800a90c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a910:	4b02      	ldr	r3, [pc, #8]	; (800a91c <vTaskMissedYield+0x10>)
 800a912:	2201      	movs	r2, #1
 800a914:	601a      	str	r2, [r3, #0]
}
 800a916:	46c0      	nop			; (mov r8, r8)
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	20000b94 	.word	0x20000b94

0800a920 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a928:	f000 f84e 	bl	800a9c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a92c:	4b03      	ldr	r3, [pc, #12]	; (800a93c <prvIdleTask+0x1c>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d9f9      	bls.n	800a928 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a934:	f000 fdec 	bl	800b510 <vPortYield>
		prvCheckTasksWaitingTermination();
 800a938:	e7f6      	b.n	800a928 <prvIdleTask+0x8>
 800a93a:	46c0      	nop			; (mov r8, r8)
 800a93c:	20000a84 	.word	0x20000a84

0800a940 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a946:	2300      	movs	r3, #0
 800a948:	607b      	str	r3, [r7, #4]
 800a94a:	e00c      	b.n	800a966 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	0013      	movs	r3, r2
 800a950:	009b      	lsls	r3, r3, #2
 800a952:	189b      	adds	r3, r3, r2
 800a954:	009b      	lsls	r3, r3, #2
 800a956:	4a14      	ldr	r2, [pc, #80]	; (800a9a8 <prvInitialiseTaskLists+0x68>)
 800a958:	189b      	adds	r3, r3, r2
 800a95a:	0018      	movs	r0, r3
 800a95c:	f7fe fee7 	bl	800972e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	3301      	adds	r3, #1
 800a964:	607b      	str	r3, [r7, #4]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2b06      	cmp	r3, #6
 800a96a:	d9ef      	bls.n	800a94c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a96c:	4b0f      	ldr	r3, [pc, #60]	; (800a9ac <prvInitialiseTaskLists+0x6c>)
 800a96e:	0018      	movs	r0, r3
 800a970:	f7fe fedd 	bl	800972e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a974:	4b0e      	ldr	r3, [pc, #56]	; (800a9b0 <prvInitialiseTaskLists+0x70>)
 800a976:	0018      	movs	r0, r3
 800a978:	f7fe fed9 	bl	800972e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a97c:	4b0d      	ldr	r3, [pc, #52]	; (800a9b4 <prvInitialiseTaskLists+0x74>)
 800a97e:	0018      	movs	r0, r3
 800a980:	f7fe fed5 	bl	800972e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a984:	4b0c      	ldr	r3, [pc, #48]	; (800a9b8 <prvInitialiseTaskLists+0x78>)
 800a986:	0018      	movs	r0, r3
 800a988:	f7fe fed1 	bl	800972e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a98c:	4b0b      	ldr	r3, [pc, #44]	; (800a9bc <prvInitialiseTaskLists+0x7c>)
 800a98e:	0018      	movs	r0, r3
 800a990:	f7fe fecd 	bl	800972e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a994:	4b0a      	ldr	r3, [pc, #40]	; (800a9c0 <prvInitialiseTaskLists+0x80>)
 800a996:	4a05      	ldr	r2, [pc, #20]	; (800a9ac <prvInitialiseTaskLists+0x6c>)
 800a998:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a99a:	4b0a      	ldr	r3, [pc, #40]	; (800a9c4 <prvInitialiseTaskLists+0x84>)
 800a99c:	4a04      	ldr	r2, [pc, #16]	; (800a9b0 <prvInitialiseTaskLists+0x70>)
 800a99e:	601a      	str	r2, [r3, #0]
}
 800a9a0:	46c0      	nop			; (mov r8, r8)
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	b002      	add	sp, #8
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	20000a84 	.word	0x20000a84
 800a9ac:	20000b10 	.word	0x20000b10
 800a9b0:	20000b24 	.word	0x20000b24
 800a9b4:	20000b40 	.word	0x20000b40
 800a9b8:	20000b54 	.word	0x20000b54
 800a9bc:	20000b6c 	.word	0x20000b6c
 800a9c0:	20000b38 	.word	0x20000b38
 800a9c4:	20000b3c 	.word	0x20000b3c

0800a9c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9ce:	e01a      	b.n	800aa06 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800a9d0:	f000 fdae 	bl	800b530 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9d4:	4b10      	ldr	r3, [pc, #64]	; (800aa18 <prvCheckTasksWaitingTermination+0x50>)
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	68db      	ldr	r3, [r3, #12]
 800a9da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3304      	adds	r3, #4
 800a9e0:	0018      	movs	r0, r3
 800a9e2:	f7fe ff25 	bl	8009830 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a9e6:	4b0d      	ldr	r3, [pc, #52]	; (800aa1c <prvCheckTasksWaitingTermination+0x54>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	1e5a      	subs	r2, r3, #1
 800a9ec:	4b0b      	ldr	r3, [pc, #44]	; (800aa1c <prvCheckTasksWaitingTermination+0x54>)
 800a9ee:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a9f0:	4b0b      	ldr	r3, [pc, #44]	; (800aa20 <prvCheckTasksWaitingTermination+0x58>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	1e5a      	subs	r2, r3, #1
 800a9f6:	4b0a      	ldr	r3, [pc, #40]	; (800aa20 <prvCheckTasksWaitingTermination+0x58>)
 800a9f8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800a9fa:	f000 fdab 	bl	800b554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	0018      	movs	r0, r3
 800aa02:	f000 f80f 	bl	800aa24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa06:	4b06      	ldr	r3, [pc, #24]	; (800aa20 <prvCheckTasksWaitingTermination+0x58>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1e0      	bne.n	800a9d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa0e:	46c0      	nop			; (mov r8, r8)
 800aa10:	46c0      	nop			; (mov r8, r8)
 800aa12:	46bd      	mov	sp, r7
 800aa14:	b002      	add	sp, #8
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	20000b54 	.word	0x20000b54
 800aa1c:	20000b80 	.word	0x20000b80
 800aa20:	20000b68 	.word	0x20000b68

0800aa24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa30:	0018      	movs	r0, r3
 800aa32:	f000 fec1 	bl	800b7b8 <vPortFree>
			vPortFree( pxTCB );
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	0018      	movs	r0, r3
 800aa3a:	f000 febd 	bl	800b7b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aa3e:	46c0      	nop			; (mov r8, r8)
 800aa40:	46bd      	mov	sp, r7
 800aa42:	b002      	add	sp, #8
 800aa44:	bd80      	pop	{r7, pc}
	...

0800aa48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b082      	sub	sp, #8
 800aa4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa4e:	4b0b      	ldr	r3, [pc, #44]	; (800aa7c <prvResetNextTaskUnblockTime+0x34>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d104      	bne.n	800aa62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aa58:	4b09      	ldr	r3, [pc, #36]	; (800aa80 <prvResetNextTaskUnblockTime+0x38>)
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	4252      	negs	r2, r2
 800aa5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aa60:	e008      	b.n	800aa74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa62:	4b06      	ldr	r3, [pc, #24]	; (800aa7c <prvResetNextTaskUnblockTime+0x34>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	68db      	ldr	r3, [r3, #12]
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	685a      	ldr	r2, [r3, #4]
 800aa70:	4b03      	ldr	r3, [pc, #12]	; (800aa80 <prvResetNextTaskUnblockTime+0x38>)
 800aa72:	601a      	str	r2, [r3, #0]
}
 800aa74:	46c0      	nop			; (mov r8, r8)
 800aa76:	46bd      	mov	sp, r7
 800aa78:	b002      	add	sp, #8
 800aa7a:	bd80      	pop	{r7, pc}
 800aa7c:	20000b38 	.word	0x20000b38
 800aa80:	20000ba0 	.word	0x20000ba0

0800aa84 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b082      	sub	sp, #8
 800aa88:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aa8a:	4b0a      	ldr	r3, [pc, #40]	; (800aab4 <xTaskGetSchedulerState+0x30>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d102      	bne.n	800aa98 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aa92:	2301      	movs	r3, #1
 800aa94:	607b      	str	r3, [r7, #4]
 800aa96:	e008      	b.n	800aaaa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa98:	4b07      	ldr	r3, [pc, #28]	; (800aab8 <xTaskGetSchedulerState+0x34>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d102      	bne.n	800aaa6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aaa0:	2302      	movs	r3, #2
 800aaa2:	607b      	str	r3, [r7, #4]
 800aaa4:	e001      	b.n	800aaaa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aaaa:	687b      	ldr	r3, [r7, #4]
	}
 800aaac:	0018      	movs	r0, r3
 800aaae:	46bd      	mov	sp, r7
 800aab0:	b002      	add	sp, #8
 800aab2:	bd80      	pop	{r7, pc}
 800aab4:	20000b8c 	.word	0x20000b8c
 800aab8:	20000ba8 	.word	0x20000ba8

0800aabc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800aac8:	2300      	movs	r3, #0
 800aaca:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d044      	beq.n	800ab5c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aad2:	4b25      	ldr	r3, [pc, #148]	; (800ab68 <xTaskPriorityDisinherit+0xac>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	68ba      	ldr	r2, [r7, #8]
 800aad8:	429a      	cmp	r2, r3
 800aada:	d001      	beq.n	800aae0 <xTaskPriorityDisinherit+0x24>
 800aadc:	b672      	cpsid	i
 800aade:	e7fe      	b.n	800aade <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d101      	bne.n	800aaec <xTaskPriorityDisinherit+0x30>
 800aae8:	b672      	cpsid	i
 800aaea:	e7fe      	b.n	800aaea <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaf0:	1e5a      	subs	r2, r3, #1
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aafe:	429a      	cmp	r2, r3
 800ab00:	d02c      	beq.n	800ab5c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d128      	bne.n	800ab5c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	3304      	adds	r3, #4
 800ab0e:	0018      	movs	r0, r3
 800ab10:	f7fe fe8e 	bl	8009830 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab20:	2207      	movs	r2, #7
 800ab22:	1ad2      	subs	r2, r2, r3
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab2c:	4b0f      	ldr	r3, [pc, #60]	; (800ab6c <xTaskPriorityDisinherit+0xb0>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d903      	bls.n	800ab3c <xTaskPriorityDisinherit+0x80>
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab38:	4b0c      	ldr	r3, [pc, #48]	; (800ab6c <xTaskPriorityDisinherit+0xb0>)
 800ab3a:	601a      	str	r2, [r3, #0]
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab40:	0013      	movs	r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	189b      	adds	r3, r3, r2
 800ab46:	009b      	lsls	r3, r3, #2
 800ab48:	4a09      	ldr	r2, [pc, #36]	; (800ab70 <xTaskPriorityDisinherit+0xb4>)
 800ab4a:	189a      	adds	r2, r3, r2
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	3304      	adds	r3, #4
 800ab50:	0019      	movs	r1, r3
 800ab52:	0010      	movs	r0, r2
 800ab54:	f7fe fe14 	bl	8009780 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
	}
 800ab5e:	0018      	movs	r0, r3
 800ab60:	46bd      	mov	sp, r7
 800ab62:	b004      	add	sp, #16
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	46c0      	nop			; (mov r8, r8)
 800ab68:	20000a80 	.word	0x20000a80
 800ab6c:	20000b88 	.word	0x20000b88
 800ab70:	20000a84 	.word	0x20000a84

0800ab74 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800ab7e:	f000 fcd7 	bl	800b530 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800ab82:	4b1c      	ldr	r3, [pc, #112]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d10e      	bne.n	800abaa <ulTaskNotifyTake+0x36>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ab8c:	4b19      	ldr	r3, [pc, #100]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2250      	movs	r2, #80	; 0x50
 800ab92:	2101      	movs	r1, #1
 800ab94:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d006      	beq.n	800abaa <ulTaskNotifyTake+0x36>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	2101      	movs	r1, #1
 800aba0:	0018      	movs	r0, r3
 800aba2:	f000 f8a1 	bl	800ace8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800aba6:	f000 fcb3 	bl	800b510 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800abaa:	f000 fcd3 	bl	800b554 <vPortExitCritical>

		taskENTER_CRITICAL();
 800abae:	f000 fcbf 	bl	800b530 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800abb2:	4b10      	ldr	r3, [pc, #64]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abb8:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d00c      	beq.n	800abda <ulTaskNotifyTake+0x66>
			{
				if( xClearCountOnExit != pdFALSE )
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d004      	beq.n	800abd0 <ulTaskNotifyTake+0x5c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800abc6:	4b0b      	ldr	r3, [pc, #44]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	2200      	movs	r2, #0
 800abcc:	64da      	str	r2, [r3, #76]	; 0x4c
 800abce:	e004      	b.n	800abda <ulTaskNotifyTake+0x66>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800abd0:	4b08      	ldr	r3, [pc, #32]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	3a01      	subs	r2, #1
 800abd8:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800abda:	4b06      	ldr	r3, [pc, #24]	; (800abf4 <ulTaskNotifyTake+0x80>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2250      	movs	r2, #80	; 0x50
 800abe0:	2100      	movs	r1, #0
 800abe2:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 800abe4:	f000 fcb6 	bl	800b554 <vPortExitCritical>

		return ulReturn;
 800abe8:	68fb      	ldr	r3, [r7, #12]
	}
 800abea:	0018      	movs	r0, r3
 800abec:	46bd      	mov	sp, r7
 800abee:	b004      	add	sp, #16
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	46c0      	nop			; (mov r8, r8)
 800abf4:	20000a80 	.word	0x20000a80

0800abf8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b086      	sub	sp, #24
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <vTaskNotifyGiveFromISR+0x14>
 800ac08:	b672      	cpsid	i
 800ac0a:	e7fe      	b.n	800ac0a <vTaskNotifyGiveFromISR+0x12>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = xTaskToNotify;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	617b      	str	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac10:	f000 fcb8 	bl	800b584 <ulSetInterruptMaskFromISR>
 800ac14:	0003      	movs	r3, r0
 800ac16:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ac18:	200f      	movs	r0, #15
 800ac1a:	183b      	adds	r3, r7, r0
 800ac1c:	697a      	ldr	r2, [r7, #20]
 800ac1e:	2150      	movs	r1, #80	; 0x50
 800ac20:	5c52      	ldrb	r2, [r2, r1]
 800ac22:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	2250      	movs	r2, #80	; 0x50
 800ac28:	2102      	movs	r1, #2
 800ac2a:	5499      	strb	r1, [r3, r2]

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac30:	1c5a      	adds	r2, r3, #1
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ac36:	183b      	adds	r3, r7, r0
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d13f      	bne.n	800acbe <vTaskNotifyGiveFromISR+0xc6>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d001      	beq.n	800ac4a <vTaskNotifyGiveFromISR+0x52>
 800ac46:	b672      	cpsid	i
 800ac48:	e7fe      	b.n	800ac48 <vTaskNotifyGiveFromISR+0x50>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac4a:	4b21      	ldr	r3, [pc, #132]	; (800acd0 <vTaskNotifyGiveFromISR+0xd8>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d11d      	bne.n	800ac8e <vTaskNotifyGiveFromISR+0x96>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	3304      	adds	r3, #4
 800ac56:	0018      	movs	r0, r3
 800ac58:	f7fe fdea 	bl	8009830 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac60:	4b1c      	ldr	r3, [pc, #112]	; (800acd4 <vTaskNotifyGiveFromISR+0xdc>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d903      	bls.n	800ac70 <vTaskNotifyGiveFromISR+0x78>
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac6c:	4b19      	ldr	r3, [pc, #100]	; (800acd4 <vTaskNotifyGiveFromISR+0xdc>)
 800ac6e:	601a      	str	r2, [r3, #0]
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac74:	0013      	movs	r3, r2
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	189b      	adds	r3, r3, r2
 800ac7a:	009b      	lsls	r3, r3, #2
 800ac7c:	4a16      	ldr	r2, [pc, #88]	; (800acd8 <vTaskNotifyGiveFromISR+0xe0>)
 800ac7e:	189a      	adds	r2, r3, r2
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	3304      	adds	r3, #4
 800ac84:	0019      	movs	r1, r3
 800ac86:	0010      	movs	r0, r2
 800ac88:	f7fe fd7a 	bl	8009780 <vListInsertEnd>
 800ac8c:	e007      	b.n	800ac9e <vTaskNotifyGiveFromISR+0xa6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	3318      	adds	r3, #24
 800ac92:	001a      	movs	r2, r3
 800ac94:	4b11      	ldr	r3, [pc, #68]	; (800acdc <vTaskNotifyGiveFromISR+0xe4>)
 800ac96:	0011      	movs	r1, r2
 800ac98:	0018      	movs	r0, r3
 800ac9a:	f7fe fd71 	bl	8009780 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aca2:	4b0f      	ldr	r3, [pc, #60]	; (800ace0 <vTaskNotifyGiveFromISR+0xe8>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d908      	bls.n	800acbe <vTaskNotifyGiveFromISR+0xc6>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d002      	beq.n	800acb8 <vTaskNotifyGiveFromISR+0xc0>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2201      	movs	r2, #1
 800acb6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800acb8:	4b0a      	ldr	r3, [pc, #40]	; (800ace4 <vTaskNotifyGiveFromISR+0xec>)
 800acba:	2201      	movs	r2, #1
 800acbc:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	0018      	movs	r0, r3
 800acc2:	f000 fc65 	bl	800b590 <vClearInterruptMaskFromISR>
	}
 800acc6:	46c0      	nop			; (mov r8, r8)
 800acc8:	46bd      	mov	sp, r7
 800acca:	b006      	add	sp, #24
 800accc:	bd80      	pop	{r7, pc}
 800acce:	46c0      	nop			; (mov r8, r8)
 800acd0:	20000ba8 	.word	0x20000ba8
 800acd4:	20000b88 	.word	0x20000b88
 800acd8:	20000a84 	.word	0x20000a84
 800acdc:	20000b40 	.word	0x20000b40
 800ace0:	20000a80 	.word	0x20000a80
 800ace4:	20000b94 	.word	0x20000b94

0800ace8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800acf2:	4b21      	ldr	r3, [pc, #132]	; (800ad78 <prvAddCurrentTaskToDelayedList+0x90>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800acf8:	4b20      	ldr	r3, [pc, #128]	; (800ad7c <prvAddCurrentTaskToDelayedList+0x94>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	3304      	adds	r3, #4
 800acfe:	0018      	movs	r0, r3
 800ad00:	f7fe fd96 	bl	8009830 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	3301      	adds	r3, #1
 800ad08:	d10b      	bne.n	800ad22 <prvAddCurrentTaskToDelayedList+0x3a>
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d008      	beq.n	800ad22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad10:	4b1a      	ldr	r3, [pc, #104]	; (800ad7c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	1d1a      	adds	r2, r3, #4
 800ad16:	4b1a      	ldr	r3, [pc, #104]	; (800ad80 <prvAddCurrentTaskToDelayedList+0x98>)
 800ad18:	0011      	movs	r1, r2
 800ad1a:	0018      	movs	r0, r3
 800ad1c:	f7fe fd30 	bl	8009780 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ad20:	e026      	b.n	800ad70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	18d3      	adds	r3, r2, r3
 800ad28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ad2a:	4b14      	ldr	r3, [pc, #80]	; (800ad7c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	68ba      	ldr	r2, [r7, #8]
 800ad30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ad32:	68ba      	ldr	r2, [r7, #8]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d209      	bcs.n	800ad4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad3a:	4b12      	ldr	r3, [pc, #72]	; (800ad84 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	4b0f      	ldr	r3, [pc, #60]	; (800ad7c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	3304      	adds	r3, #4
 800ad44:	0019      	movs	r1, r3
 800ad46:	0010      	movs	r0, r2
 800ad48:	f7fe fd3c 	bl	80097c4 <vListInsert>
}
 800ad4c:	e010      	b.n	800ad70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad4e:	4b0e      	ldr	r3, [pc, #56]	; (800ad88 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	4b0a      	ldr	r3, [pc, #40]	; (800ad7c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	3304      	adds	r3, #4
 800ad58:	0019      	movs	r1, r3
 800ad5a:	0010      	movs	r0, r2
 800ad5c:	f7fe fd32 	bl	80097c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ad60:	4b0a      	ldr	r3, [pc, #40]	; (800ad8c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	68ba      	ldr	r2, [r7, #8]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d202      	bcs.n	800ad70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ad6a:	4b08      	ldr	r3, [pc, #32]	; (800ad8c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	601a      	str	r2, [r3, #0]
}
 800ad70:	46c0      	nop			; (mov r8, r8)
 800ad72:	46bd      	mov	sp, r7
 800ad74:	b004      	add	sp, #16
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	20000b84 	.word	0x20000b84
 800ad7c:	20000a80 	.word	0x20000a80
 800ad80:	20000b6c 	.word	0x20000b6c
 800ad84:	20000b3c 	.word	0x20000b3c
 800ad88:	20000b38 	.word	0x20000b38
 800ad8c:	20000ba0 	.word	0x20000ba0

0800ad90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800ad96:	2300      	movs	r3, #0
 800ad98:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ad9a:	f000 faf5 	bl	800b388 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ad9e:	4b0d      	ldr	r3, [pc, #52]	; (800add4 <xTimerCreateTimerTask+0x44>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00c      	beq.n	800adc0 <xTimerCreateTimerTask+0x30>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800ada6:	2380      	movs	r3, #128	; 0x80
 800ada8:	005a      	lsls	r2, r3, #1
 800adaa:	490b      	ldr	r1, [pc, #44]	; (800add8 <xTimerCreateTimerTask+0x48>)
 800adac:	480b      	ldr	r0, [pc, #44]	; (800addc <xTimerCreateTimerTask+0x4c>)
 800adae:	4b0c      	ldr	r3, [pc, #48]	; (800ade0 <xTimerCreateTimerTask+0x50>)
 800adb0:	9301      	str	r3, [sp, #4]
 800adb2:	2302      	movs	r3, #2
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	2300      	movs	r3, #0
 800adb8:	f7ff f96b 	bl	800a092 <xTaskCreate>
 800adbc:	0003      	movs	r3, r0
 800adbe:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d101      	bne.n	800adca <xTimerCreateTimerTask+0x3a>
 800adc6:	b672      	cpsid	i
 800adc8:	e7fe      	b.n	800adc8 <xTimerCreateTimerTask+0x38>
	return xReturn;
 800adca:	687b      	ldr	r3, [r7, #4]
}
 800adcc:	0018      	movs	r0, r3
 800adce:	46bd      	mov	sp, r7
 800add0:	b002      	add	sp, #8
 800add2:	bd80      	pop	{r7, pc}
 800add4:	20000bdc 	.word	0x20000bdc
 800add8:	08010798 	.word	0x08010798
 800addc:	0800afad 	.word	0x0800afad
 800ade0:	20000be0 	.word	0x20000be0

0800ade4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800ade4:	b590      	push	{r4, r7, lr}
 800ade6:	b089      	sub	sp, #36	; 0x24
 800ade8:	af02      	add	r7, sp, #8
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	607a      	str	r2, [r7, #4]
 800adf0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800adf2:	2028      	movs	r0, #40	; 0x28
 800adf4:	f000 fc34 	bl	800b660 <pvPortMalloc>
 800adf8:	0003      	movs	r3, r0
 800adfa:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00e      	beq.n	800ae20 <xTimerCreate+0x3c>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	2224      	movs	r2, #36	; 0x24
 800ae06:	2100      	movs	r1, #0
 800ae08:	5499      	strb	r1, [r3, r2]
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ae0a:	683c      	ldr	r4, [r7, #0]
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	68b9      	ldr	r1, [r7, #8]
 800ae10:	68f8      	ldr	r0, [r7, #12]
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	9301      	str	r3, [sp, #4]
 800ae16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae18:	9300      	str	r3, [sp, #0]
 800ae1a:	0023      	movs	r3, r4
 800ae1c:	f000 f805 	bl	800ae2a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ae20:	697b      	ldr	r3, [r7, #20]
	}
 800ae22:	0018      	movs	r0, r3
 800ae24:	46bd      	mov	sp, r7
 800ae26:	b007      	add	sp, #28
 800ae28:	bd90      	pop	{r4, r7, pc}

0800ae2a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b084      	sub	sp, #16
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	607a      	str	r2, [r7, #4]
 800ae36:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d101      	bne.n	800ae42 <prvInitialiseNewTimer+0x18>
 800ae3e:	b672      	cpsid	i
 800ae40:	e7fe      	b.n	800ae40 <prvInitialiseNewTimer+0x16>

	if( pxNewTimer != NULL )
 800ae42:	69fb      	ldr	r3, [r7, #28]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d01e      	beq.n	800ae86 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ae48:	f000 fa9e 	bl	800b388 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ae4c:	69fb      	ldr	r3, [r7, #28]
 800ae4e:	68fa      	ldr	r2, [r7, #12]
 800ae50:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ae52:	69fb      	ldr	r3, [r7, #28]
 800ae54:	68ba      	ldr	r2, [r7, #8]
 800ae56:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800ae58:	69fb      	ldr	r3, [r7, #28]
 800ae5a:	683a      	ldr	r2, [r7, #0]
 800ae5c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ae5e:	69fb      	ldr	r3, [r7, #28]
 800ae60:	69ba      	ldr	r2, [r7, #24]
 800ae62:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ae64:	69fb      	ldr	r3, [r7, #28]
 800ae66:	3304      	adds	r3, #4
 800ae68:	0018      	movs	r0, r3
 800ae6a:	f7fe fc7e 	bl	800976a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d008      	beq.n	800ae86 <prvInitialiseNewTimer+0x5c>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	2224      	movs	r2, #36	; 0x24
 800ae78:	5c9b      	ldrb	r3, [r3, r2]
 800ae7a:	2204      	movs	r2, #4
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	b2d9      	uxtb	r1, r3
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	2224      	movs	r2, #36	; 0x24
 800ae84:	5499      	strb	r1, [r3, r2]
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ae86:	46c0      	nop			; (mov r8, r8)
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	b004      	add	sp, #16
 800ae8c:	bd80      	pop	{r7, pc}
	...

0800ae90 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ae90:	b590      	push	{r4, r7, lr}
 800ae92:	b089      	sub	sp, #36	; 0x24
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	607a      	str	r2, [r7, #4]
 800ae9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d101      	bne.n	800aeac <xTimerGenericCommand+0x1c>
 800aea8:	b672      	cpsid	i
 800aeaa:	e7fe      	b.n	800aeaa <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aeac:	4b1c      	ldr	r3, [pc, #112]	; (800af20 <xTimerGenericCommand+0x90>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d030      	beq.n	800af16 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aeb4:	2410      	movs	r4, #16
 800aeb6:	193b      	adds	r3, r7, r4
 800aeb8:	68ba      	ldr	r2, [r7, #8]
 800aeba:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aebc:	193b      	adds	r3, r7, r4
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aec2:	193b      	adds	r3, r7, r4
 800aec4:	68fa      	ldr	r2, [r7, #12]
 800aec6:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	2b05      	cmp	r3, #5
 800aecc:	dc19      	bgt.n	800af02 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aece:	f7ff fdd9 	bl	800aa84 <xTaskGetSchedulerState>
 800aed2:	0003      	movs	r3, r0
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d109      	bne.n	800aeec <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aed8:	4b11      	ldr	r3, [pc, #68]	; (800af20 <xTimerGenericCommand+0x90>)
 800aeda:	6818      	ldr	r0, [r3, #0]
 800aedc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aede:	1939      	adds	r1, r7, r4
 800aee0:	2300      	movs	r3, #0
 800aee2:	f7fe fd71 	bl	80099c8 <xQueueGenericSend>
 800aee6:	0003      	movs	r3, r0
 800aee8:	61fb      	str	r3, [r7, #28]
 800aeea:	e014      	b.n	800af16 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aeec:	4b0c      	ldr	r3, [pc, #48]	; (800af20 <xTimerGenericCommand+0x90>)
 800aeee:	6818      	ldr	r0, [r3, #0]
 800aef0:	2310      	movs	r3, #16
 800aef2:	18f9      	adds	r1, r7, r3
 800aef4:	2300      	movs	r3, #0
 800aef6:	2200      	movs	r2, #0
 800aef8:	f7fe fd66 	bl	80099c8 <xQueueGenericSend>
 800aefc:	0003      	movs	r3, r0
 800aefe:	61fb      	str	r3, [r7, #28]
 800af00:	e009      	b.n	800af16 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800af02:	4b07      	ldr	r3, [pc, #28]	; (800af20 <xTimerGenericCommand+0x90>)
 800af04:	6818      	ldr	r0, [r3, #0]
 800af06:	683a      	ldr	r2, [r7, #0]
 800af08:	2310      	movs	r3, #16
 800af0a:	18f9      	adds	r1, r7, r3
 800af0c:	2300      	movs	r3, #0
 800af0e:	f7fe fe1f 	bl	8009b50 <xQueueGenericSendFromISR>
 800af12:	0003      	movs	r3, r0
 800af14:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800af16:	69fb      	ldr	r3, [r7, #28]
}
 800af18:	0018      	movs	r0, r3
 800af1a:	46bd      	mov	sp, r7
 800af1c:	b009      	add	sp, #36	; 0x24
 800af1e:	bd90      	pop	{r4, r7, pc}
 800af20:	20000bdc 	.word	0x20000bdc

0800af24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b086      	sub	sp, #24
 800af28:	af02      	add	r7, sp, #8
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af2e:	4b1e      	ldr	r3, [pc, #120]	; (800afa8 <prvProcessExpiredTimer+0x84>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	68db      	ldr	r3, [r3, #12]
 800af36:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	3304      	adds	r3, #4
 800af3c:	0018      	movs	r0, r3
 800af3e:	f7fe fc77 	bl	8009830 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2224      	movs	r2, #36	; 0x24
 800af46:	5c9b      	ldrb	r3, [r3, r2]
 800af48:	001a      	movs	r2, r3
 800af4a:	2304      	movs	r3, #4
 800af4c:	4013      	ands	r3, r2
 800af4e:	d019      	beq.n	800af84 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	699a      	ldr	r2, [r3, #24]
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	18d1      	adds	r1, r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	683a      	ldr	r2, [r7, #0]
 800af5c:	68f8      	ldr	r0, [r7, #12]
 800af5e:	f000 f8c3 	bl	800b0e8 <prvInsertTimerInActiveList>
 800af62:	1e03      	subs	r3, r0, #0
 800af64:	d017      	beq.n	800af96 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	68f8      	ldr	r0, [r7, #12]
 800af6a:	2300      	movs	r3, #0
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	2300      	movs	r3, #0
 800af70:	2100      	movs	r1, #0
 800af72:	f7ff ff8d 	bl	800ae90 <xTimerGenericCommand>
 800af76:	0003      	movs	r3, r0
 800af78:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d10a      	bne.n	800af96 <prvProcessExpiredTimer+0x72>
 800af80:	b672      	cpsid	i
 800af82:	e7fe      	b.n	800af82 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2224      	movs	r2, #36	; 0x24
 800af88:	5c9b      	ldrb	r3, [r3, r2]
 800af8a:	2201      	movs	r2, #1
 800af8c:	4393      	bics	r3, r2
 800af8e:	b2d9      	uxtb	r1, r3
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2224      	movs	r2, #36	; 0x24
 800af94:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	6a1b      	ldr	r3, [r3, #32]
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	0010      	movs	r0, r2
 800af9e:	4798      	blx	r3
}
 800afa0:	46c0      	nop			; (mov r8, r8)
 800afa2:	46bd      	mov	sp, r7
 800afa4:	b004      	add	sp, #16
 800afa6:	bd80      	pop	{r7, pc}
 800afa8:	20000bd4 	.word	0x20000bd4

0800afac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afb4:	2308      	movs	r3, #8
 800afb6:	18fb      	adds	r3, r7, r3
 800afb8:	0018      	movs	r0, r3
 800afba:	f000 f853 	bl	800b064 <prvGetNextExpireTime>
 800afbe:	0003      	movs	r3, r0
 800afc0:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	0011      	movs	r1, r2
 800afc8:	0018      	movs	r0, r3
 800afca:	f000 f803 	bl	800afd4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800afce:	f000 f8cd 	bl	800b16c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afd2:	e7ef      	b.n	800afb4 <prvTimerTask+0x8>

0800afd4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800afde:	f7ff f9e9 	bl	800a3b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afe2:	2308      	movs	r3, #8
 800afe4:	18fb      	adds	r3, r7, r3
 800afe6:	0018      	movs	r0, r3
 800afe8:	f000 f85e 	bl	800b0a8 <prvSampleTimeNow>
 800afec:	0003      	movs	r3, r0
 800afee:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d12b      	bne.n	800b04e <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d10c      	bne.n	800b016 <prvProcessTimerOrBlockTask+0x42>
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	429a      	cmp	r2, r3
 800b002:	d808      	bhi.n	800b016 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800b004:	f7ff f9e2 	bl	800a3cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b008:	68fa      	ldr	r2, [r7, #12]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	0011      	movs	r1, r2
 800b00e:	0018      	movs	r0, r3
 800b010:	f7ff ff88 	bl	800af24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b014:	e01d      	b.n	800b052 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d008      	beq.n	800b02e <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b01c:	4b0f      	ldr	r3, [pc, #60]	; (800b05c <prvProcessTimerOrBlockTask+0x88>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d101      	bne.n	800b02a <prvProcessTimerOrBlockTask+0x56>
 800b026:	2301      	movs	r3, #1
 800b028:	e000      	b.n	800b02c <prvProcessTimerOrBlockTask+0x58>
 800b02a:	2300      	movs	r3, #0
 800b02c:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b02e:	4b0c      	ldr	r3, [pc, #48]	; (800b060 <prvProcessTimerOrBlockTask+0x8c>)
 800b030:	6818      	ldr	r0, [r3, #0]
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	1ad3      	subs	r3, r2, r3
 800b038:	683a      	ldr	r2, [r7, #0]
 800b03a:	0019      	movs	r1, r3
 800b03c:	f7fe fff6 	bl	800a02c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b040:	f7ff f9c4 	bl	800a3cc <xTaskResumeAll>
 800b044:	1e03      	subs	r3, r0, #0
 800b046:	d104      	bne.n	800b052 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800b048:	f000 fa62 	bl	800b510 <vPortYield>
}
 800b04c:	e001      	b.n	800b052 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800b04e:	f7ff f9bd 	bl	800a3cc <xTaskResumeAll>
}
 800b052:	46c0      	nop			; (mov r8, r8)
 800b054:	46bd      	mov	sp, r7
 800b056:	b004      	add	sp, #16
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	46c0      	nop			; (mov r8, r8)
 800b05c:	20000bd8 	.word	0x20000bd8
 800b060:	20000bdc 	.word	0x20000bdc

0800b064 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b084      	sub	sp, #16
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b06c:	4b0d      	ldr	r3, [pc, #52]	; (800b0a4 <prvGetNextExpireTime+0x40>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d101      	bne.n	800b07a <prvGetNextExpireTime+0x16>
 800b076:	2201      	movs	r2, #1
 800b078:	e000      	b.n	800b07c <prvGetNextExpireTime+0x18>
 800b07a:	2200      	movs	r2, #0
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d105      	bne.n	800b094 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b088:	4b06      	ldr	r3, [pc, #24]	; (800b0a4 <prvGetNextExpireTime+0x40>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68db      	ldr	r3, [r3, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	60fb      	str	r3, [r7, #12]
 800b092:	e001      	b.n	800b098 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b094:	2300      	movs	r3, #0
 800b096:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b098:	68fb      	ldr	r3, [r7, #12]
}
 800b09a:	0018      	movs	r0, r3
 800b09c:	46bd      	mov	sp, r7
 800b09e:	b004      	add	sp, #16
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	46c0      	nop			; (mov r8, r8)
 800b0a4:	20000bd4 	.word	0x20000bd4

0800b0a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b0b0:	f7ff fa18 	bl	800a4e4 <xTaskGetTickCount>
 800b0b4:	0003      	movs	r3, r0
 800b0b6:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800b0b8:	4b0a      	ldr	r3, [pc, #40]	; (800b0e4 <prvSampleTimeNow+0x3c>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	d205      	bcs.n	800b0ce <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800b0c2:	f000 f903 	bl	800b2cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	601a      	str	r2, [r3, #0]
 800b0cc:	e002      	b.n	800b0d4 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b0d4:	4b03      	ldr	r3, [pc, #12]	; (800b0e4 <prvSampleTimeNow+0x3c>)
 800b0d6:	68fa      	ldr	r2, [r7, #12]
 800b0d8:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800b0da:	68fb      	ldr	r3, [r7, #12]
}
 800b0dc:	0018      	movs	r0, r3
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	b004      	add	sp, #16
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	20000be4 	.word	0x20000be4

0800b0e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b086      	sub	sp, #24
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	60f8      	str	r0, [r7, #12]
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
 800b0f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	68ba      	ldr	r2, [r7, #8]
 800b0fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b106:	68ba      	ldr	r2, [r7, #8]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d812      	bhi.n	800b134 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	1ad2      	subs	r2, r2, r3
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d302      	bcc.n	800b122 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b11c:	2301      	movs	r3, #1
 800b11e:	617b      	str	r3, [r7, #20]
 800b120:	e01b      	b.n	800b15a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b122:	4b10      	ldr	r3, [pc, #64]	; (800b164 <prvInsertTimerInActiveList+0x7c>)
 800b124:	681a      	ldr	r2, [r3, #0]
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	3304      	adds	r3, #4
 800b12a:	0019      	movs	r1, r3
 800b12c:	0010      	movs	r0, r2
 800b12e:	f7fe fb49 	bl	80097c4 <vListInsert>
 800b132:	e012      	b.n	800b15a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	429a      	cmp	r2, r3
 800b13a:	d206      	bcs.n	800b14a <prvInsertTimerInActiveList+0x62>
 800b13c:	68ba      	ldr	r2, [r7, #8]
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	429a      	cmp	r2, r3
 800b142:	d302      	bcc.n	800b14a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b144:	2301      	movs	r3, #1
 800b146:	617b      	str	r3, [r7, #20]
 800b148:	e007      	b.n	800b15a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b14a:	4b07      	ldr	r3, [pc, #28]	; (800b168 <prvInsertTimerInActiveList+0x80>)
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	3304      	adds	r3, #4
 800b152:	0019      	movs	r1, r3
 800b154:	0010      	movs	r0, r2
 800b156:	f7fe fb35 	bl	80097c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b15a:	697b      	ldr	r3, [r7, #20]
}
 800b15c:	0018      	movs	r0, r3
 800b15e:	46bd      	mov	sp, r7
 800b160:	b006      	add	sp, #24
 800b162:	bd80      	pop	{r7, pc}
 800b164:	20000bd8 	.word	0x20000bd8
 800b168:	20000bd4 	.word	0x20000bd4

0800b16c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b16c:	b590      	push	{r4, r7, lr}
 800b16e:	b08b      	sub	sp, #44	; 0x2c
 800b170:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b172:	e097      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b174:	2208      	movs	r2, #8
 800b176:	18bb      	adds	r3, r7, r2
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	da00      	bge.n	800b180 <prvProcessReceivedCommands+0x14>
 800b17e:	e091      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b180:	18bb      	adds	r3, r7, r2
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b186:	69fb      	ldr	r3, [r7, #28]
 800b188:	695b      	ldr	r3, [r3, #20]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d004      	beq.n	800b198 <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b18e:	69fb      	ldr	r3, [r7, #28]
 800b190:	3304      	adds	r3, #4
 800b192:	0018      	movs	r0, r3
 800b194:	f7fe fb4c 	bl	8009830 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b198:	1d3b      	adds	r3, r7, #4
 800b19a:	0018      	movs	r0, r3
 800b19c:	f7ff ff84 	bl	800b0a8 <prvSampleTimeNow>
 800b1a0:	0003      	movs	r3, r0
 800b1a2:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
 800b1a4:	2308      	movs	r3, #8
 800b1a6:	18fb      	adds	r3, r7, r3
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b09      	cmp	r3, #9
 800b1ac:	d900      	bls.n	800b1b0 <prvProcessReceivedCommands+0x44>
 800b1ae:	e078      	b.n	800b2a2 <prvProcessReceivedCommands+0x136>
 800b1b0:	009a      	lsls	r2, r3, #2
 800b1b2:	4b44      	ldr	r3, [pc, #272]	; (800b2c4 <prvProcessReceivedCommands+0x158>)
 800b1b4:	18d3      	adds	r3, r2, r3
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b1ba:	69fb      	ldr	r3, [r7, #28]
 800b1bc:	2224      	movs	r2, #36	; 0x24
 800b1be:	5c9b      	ldrb	r3, [r3, r2]
 800b1c0:	2201      	movs	r2, #1
 800b1c2:	4313      	orrs	r3, r2
 800b1c4:	b2d9      	uxtb	r1, r3
 800b1c6:	69fb      	ldr	r3, [r7, #28]
 800b1c8:	2224      	movs	r2, #36	; 0x24
 800b1ca:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b1cc:	2408      	movs	r4, #8
 800b1ce:	193b      	adds	r3, r7, r4
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	69fb      	ldr	r3, [r7, #28]
 800b1d4:	699b      	ldr	r3, [r3, #24]
 800b1d6:	18d1      	adds	r1, r2, r3
 800b1d8:	193b      	adds	r3, r7, r4
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	69ba      	ldr	r2, [r7, #24]
 800b1de:	69f8      	ldr	r0, [r7, #28]
 800b1e0:	f7ff ff82 	bl	800b0e8 <prvInsertTimerInActiveList>
 800b1e4:	1e03      	subs	r3, r0, #0
 800b1e6:	d05d      	beq.n	800b2a4 <prvProcessReceivedCommands+0x138>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	6a1b      	ldr	r3, [r3, #32]
 800b1ec:	69fa      	ldr	r2, [r7, #28]
 800b1ee:	0010      	movs	r0, r2
 800b1f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b1f2:	69fb      	ldr	r3, [r7, #28]
 800b1f4:	2224      	movs	r2, #36	; 0x24
 800b1f6:	5c9b      	ldrb	r3, [r3, r2]
 800b1f8:	001a      	movs	r2, r3
 800b1fa:	2304      	movs	r3, #4
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	d051      	beq.n	800b2a4 <prvProcessReceivedCommands+0x138>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b200:	193b      	adds	r3, r7, r4
 800b202:	685a      	ldr	r2, [r3, #4]
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	699b      	ldr	r3, [r3, #24]
 800b208:	18d2      	adds	r2, r2, r3
 800b20a:	69f8      	ldr	r0, [r7, #28]
 800b20c:	2300      	movs	r3, #0
 800b20e:	9300      	str	r3, [sp, #0]
 800b210:	2300      	movs	r3, #0
 800b212:	2100      	movs	r1, #0
 800b214:	f7ff fe3c 	bl	800ae90 <xTimerGenericCommand>
 800b218:	0003      	movs	r3, r0
 800b21a:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d140      	bne.n	800b2a4 <prvProcessReceivedCommands+0x138>
 800b222:	b672      	cpsid	i
 800b224:	e7fe      	b.n	800b224 <prvProcessReceivedCommands+0xb8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	2224      	movs	r2, #36	; 0x24
 800b22a:	5c9b      	ldrb	r3, [r3, r2]
 800b22c:	2201      	movs	r2, #1
 800b22e:	4393      	bics	r3, r2
 800b230:	b2d9      	uxtb	r1, r3
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	2224      	movs	r2, #36	; 0x24
 800b236:	5499      	strb	r1, [r3, r2]
					break;
 800b238:	e034      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	2224      	movs	r2, #36	; 0x24
 800b23e:	5c9b      	ldrb	r3, [r3, r2]
 800b240:	2201      	movs	r2, #1
 800b242:	4313      	orrs	r3, r2
 800b244:	b2d9      	uxtb	r1, r3
 800b246:	69fb      	ldr	r3, [r7, #28]
 800b248:	2224      	movs	r2, #36	; 0x24
 800b24a:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b24c:	2308      	movs	r3, #8
 800b24e:	18fb      	adds	r3, r7, r3
 800b250:	685a      	ldr	r2, [r3, #4]
 800b252:	69fb      	ldr	r3, [r7, #28]
 800b254:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b256:	69fb      	ldr	r3, [r7, #28]
 800b258:	699b      	ldr	r3, [r3, #24]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d101      	bne.n	800b262 <prvProcessReceivedCommands+0xf6>
 800b25e:	b672      	cpsid	i
 800b260:	e7fe      	b.n	800b260 <prvProcessReceivedCommands+0xf4>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	699a      	ldr	r2, [r3, #24]
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	18d1      	adds	r1, r2, r3
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	69ba      	ldr	r2, [r7, #24]
 800b26e:	69f8      	ldr	r0, [r7, #28]
 800b270:	f7ff ff3a 	bl	800b0e8 <prvInsertTimerInActiveList>
					break;
 800b274:	e016      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b276:	69fb      	ldr	r3, [r7, #28]
 800b278:	2224      	movs	r2, #36	; 0x24
 800b27a:	5c9b      	ldrb	r3, [r3, r2]
 800b27c:	001a      	movs	r2, r3
 800b27e:	2302      	movs	r3, #2
 800b280:	4013      	ands	r3, r2
 800b282:	d104      	bne.n	800b28e <prvProcessReceivedCommands+0x122>
						{
							vPortFree( pxTimer );
 800b284:	69fb      	ldr	r3, [r7, #28]
 800b286:	0018      	movs	r0, r3
 800b288:	f000 fa96 	bl	800b7b8 <vPortFree>
 800b28c:	e00a      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b28e:	69fb      	ldr	r3, [r7, #28]
 800b290:	2224      	movs	r2, #36	; 0x24
 800b292:	5c9b      	ldrb	r3, [r3, r2]
 800b294:	2201      	movs	r2, #1
 800b296:	4393      	bics	r3, r2
 800b298:	b2d9      	uxtb	r1, r3
 800b29a:	69fb      	ldr	r3, [r7, #28]
 800b29c:	2224      	movs	r2, #36	; 0x24
 800b29e:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b2a0:	e000      	b.n	800b2a4 <prvProcessReceivedCommands+0x138>

				default	:
					/* Don't expect to get here. */
					break;
 800b2a2:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b2a4:	4b08      	ldr	r3, [pc, #32]	; (800b2c8 <prvProcessReceivedCommands+0x15c>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	2208      	movs	r2, #8
 800b2aa:	18b9      	adds	r1, r7, r2
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	0018      	movs	r0, r3
 800b2b0:	f7fe fcc2 	bl	8009c38 <xQueueReceive>
 800b2b4:	1e03      	subs	r3, r0, #0
 800b2b6:	d000      	beq.n	800b2ba <prvProcessReceivedCommands+0x14e>
 800b2b8:	e75c      	b.n	800b174 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b2ba:	46c0      	nop			; (mov r8, r8)
 800b2bc:	46c0      	nop			; (mov r8, r8)
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	b009      	add	sp, #36	; 0x24
 800b2c2:	bd90      	pop	{r4, r7, pc}
 800b2c4:	08010ad4 	.word	0x08010ad4
 800b2c8:	20000bdc 	.word	0x20000bdc

0800b2cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b088      	sub	sp, #32
 800b2d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b2d2:	e041      	b.n	800b358 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b2d4:	4b2a      	ldr	r3, [pc, #168]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2de:	4b28      	ldr	r3, [pc, #160]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	3304      	adds	r3, #4
 800b2ec:	0018      	movs	r0, r3
 800b2ee:	f7fe fa9f 	bl	8009830 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	0010      	movs	r0, r2
 800b2fa:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2224      	movs	r2, #36	; 0x24
 800b300:	5c9b      	ldrb	r3, [r3, r2]
 800b302:	001a      	movs	r2, r3
 800b304:	2304      	movs	r3, #4
 800b306:	4013      	ands	r3, r2
 800b308:	d026      	beq.n	800b358 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	699b      	ldr	r3, [r3, #24]
 800b30e:	693a      	ldr	r2, [r7, #16]
 800b310:	18d3      	adds	r3, r2, r3
 800b312:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d90e      	bls.n	800b33a <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	68ba      	ldr	r2, [r7, #8]
 800b320:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	68fa      	ldr	r2, [r7, #12]
 800b326:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b328:	4b15      	ldr	r3, [pc, #84]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b32a:	681a      	ldr	r2, [r3, #0]
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	3304      	adds	r3, #4
 800b330:	0019      	movs	r1, r3
 800b332:	0010      	movs	r0, r2
 800b334:	f7fe fa46 	bl	80097c4 <vListInsert>
 800b338:	e00e      	b.n	800b358 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	2300      	movs	r3, #0
 800b340:	9300      	str	r3, [sp, #0]
 800b342:	2300      	movs	r3, #0
 800b344:	2100      	movs	r1, #0
 800b346:	f7ff fda3 	bl	800ae90 <xTimerGenericCommand>
 800b34a:	0003      	movs	r3, r0
 800b34c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d101      	bne.n	800b358 <prvSwitchTimerLists+0x8c>
 800b354:	b672      	cpsid	i
 800b356:	e7fe      	b.n	800b356 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b358:	4b09      	ldr	r3, [pc, #36]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1b8      	bne.n	800b2d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b362:	4b07      	ldr	r3, [pc, #28]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b368:	4b06      	ldr	r3, [pc, #24]	; (800b384 <prvSwitchTimerLists+0xb8>)
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	4b04      	ldr	r3, [pc, #16]	; (800b380 <prvSwitchTimerLists+0xb4>)
 800b36e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800b370:	4b04      	ldr	r3, [pc, #16]	; (800b384 <prvSwitchTimerLists+0xb8>)
 800b372:	697a      	ldr	r2, [r7, #20]
 800b374:	601a      	str	r2, [r3, #0]
}
 800b376:	46c0      	nop			; (mov r8, r8)
 800b378:	46bd      	mov	sp, r7
 800b37a:	b006      	add	sp, #24
 800b37c:	bd80      	pop	{r7, pc}
 800b37e:	46c0      	nop			; (mov r8, r8)
 800b380:	20000bd4 	.word	0x20000bd4
 800b384:	20000bd8 	.word	0x20000bd8

0800b388 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b38c:	f000 f8d0 	bl	800b530 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b390:	4b14      	ldr	r3, [pc, #80]	; (800b3e4 <prvCheckForValidListAndQueue+0x5c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d120      	bne.n	800b3da <prvCheckForValidListAndQueue+0x52>
		{
			vListInitialise( &xActiveTimerList1 );
 800b398:	4b13      	ldr	r3, [pc, #76]	; (800b3e8 <prvCheckForValidListAndQueue+0x60>)
 800b39a:	0018      	movs	r0, r3
 800b39c:	f7fe f9c7 	bl	800972e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b3a0:	4b12      	ldr	r3, [pc, #72]	; (800b3ec <prvCheckForValidListAndQueue+0x64>)
 800b3a2:	0018      	movs	r0, r3
 800b3a4:	f7fe f9c3 	bl	800972e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b3a8:	4b11      	ldr	r3, [pc, #68]	; (800b3f0 <prvCheckForValidListAndQueue+0x68>)
 800b3aa:	4a0f      	ldr	r2, [pc, #60]	; (800b3e8 <prvCheckForValidListAndQueue+0x60>)
 800b3ac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b3ae:	4b11      	ldr	r3, [pc, #68]	; (800b3f4 <prvCheckForValidListAndQueue+0x6c>)
 800b3b0:	4a0e      	ldr	r2, [pc, #56]	; (800b3ec <prvCheckForValidListAndQueue+0x64>)
 800b3b2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	210c      	movs	r1, #12
 800b3b8:	200a      	movs	r0, #10
 800b3ba:	f7fe fab5 	bl	8009928 <xQueueGenericCreate>
 800b3be:	0002      	movs	r2, r0
 800b3c0:	4b08      	ldr	r3, [pc, #32]	; (800b3e4 <prvCheckForValidListAndQueue+0x5c>)
 800b3c2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b3c4:	4b07      	ldr	r3, [pc, #28]	; (800b3e4 <prvCheckForValidListAndQueue+0x5c>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d006      	beq.n	800b3da <prvCheckForValidListAndQueue+0x52>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b3cc:	4b05      	ldr	r3, [pc, #20]	; (800b3e4 <prvCheckForValidListAndQueue+0x5c>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	4a09      	ldr	r2, [pc, #36]	; (800b3f8 <prvCheckForValidListAndQueue+0x70>)
 800b3d2:	0011      	movs	r1, r2
 800b3d4:	0018      	movs	r0, r3
 800b3d6:	f7fe fe01 	bl	8009fdc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3da:	f000 f8bb 	bl	800b554 <vPortExitCritical>
}
 800b3de:	46c0      	nop			; (mov r8, r8)
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}
 800b3e4:	20000bdc 	.word	0x20000bdc
 800b3e8:	20000bac 	.word	0x20000bac
 800b3ec:	20000bc0 	.word	0x20000bc0
 800b3f0:	20000bd4 	.word	0x20000bd4
 800b3f4:	20000bd8 	.word	0x20000bd8
 800b3f8:	080107a0 	.word	0x080107a0

0800b3fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b084      	sub	sp, #16
 800b400:	af00      	add	r7, sp, #0
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	3b04      	subs	r3, #4
 800b40c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	2280      	movs	r2, #128	; 0x80
 800b412:	0452      	lsls	r2, r2, #17
 800b414:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3b04      	subs	r3, #4
 800b41a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	3b04      	subs	r3, #4
 800b426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b428:	4a08      	ldr	r2, [pc, #32]	; (800b44c <pxPortInitialiseStack+0x50>)
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	3b14      	subs	r3, #20
 800b432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b434:	687a      	ldr	r2, [r7, #4]
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	3b20      	subs	r3, #32
 800b43e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b440:	68fb      	ldr	r3, [r7, #12]
}
 800b442:	0018      	movs	r0, r3
 800b444:	46bd      	mov	sp, r7
 800b446:	b004      	add	sp, #16
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	46c0      	nop			; (mov r8, r8)
 800b44c:	0800b451 	.word	0x0800b451

0800b450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b456:	2300      	movs	r3, #0
 800b458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b45a:	4b08      	ldr	r3, [pc, #32]	; (800b47c <prvTaskExitError+0x2c>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	3301      	adds	r3, #1
 800b460:	d001      	beq.n	800b466 <prvTaskExitError+0x16>
 800b462:	b672      	cpsid	i
 800b464:	e7fe      	b.n	800b464 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800b466:	b672      	cpsid	i
	while( ulDummy == 0 )
 800b468:	46c0      	nop			; (mov r8, r8)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d0fc      	beq.n	800b46a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b470:	46c0      	nop			; (mov r8, r8)
 800b472:	46c0      	nop			; (mov r8, r8)
 800b474:	46bd      	mov	sp, r7
 800b476:	b002      	add	sp, #8
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	46c0      	nop			; (mov r8, r8)
 800b47c:	20000018 	.word	0x20000018

0800b480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800b484:	46c0      	nop			; (mov r8, r8)
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	0000      	movs	r0, r0
 800b48c:	0000      	movs	r0, r0
	...

0800b490 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800b490:	4a0b      	ldr	r2, [pc, #44]	; (800b4c0 <pxCurrentTCBConst2>)
 800b492:	6813      	ldr	r3, [r2, #0]
 800b494:	6818      	ldr	r0, [r3, #0]
 800b496:	3020      	adds	r0, #32
 800b498:	f380 8809 	msr	PSP, r0
 800b49c:	2002      	movs	r0, #2
 800b49e:	f380 8814 	msr	CONTROL, r0
 800b4a2:	f3bf 8f6f 	isb	sy
 800b4a6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800b4a8:	46ae      	mov	lr, r5
 800b4aa:	bc08      	pop	{r3}
 800b4ac:	bc04      	pop	{r2}
 800b4ae:	b662      	cpsie	i
 800b4b0:	4718      	bx	r3
 800b4b2:	46c0      	nop			; (mov r8, r8)
 800b4b4:	46c0      	nop			; (mov r8, r8)
 800b4b6:	46c0      	nop			; (mov r8, r8)
 800b4b8:	46c0      	nop			; (mov r8, r8)
 800b4ba:	46c0      	nop			; (mov r8, r8)
 800b4bc:	46c0      	nop			; (mov r8, r8)
 800b4be:	46c0      	nop			; (mov r8, r8)

0800b4c0 <pxCurrentTCBConst2>:
 800b4c0:	20000a80 	.word	0x20000a80
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800b4c4:	46c0      	nop			; (mov r8, r8)
 800b4c6:	46c0      	nop			; (mov r8, r8)

0800b4c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b4cc:	4b0e      	ldr	r3, [pc, #56]	; (800b508 <xPortStartScheduler+0x40>)
 800b4ce:	681a      	ldr	r2, [r3, #0]
 800b4d0:	4b0d      	ldr	r3, [pc, #52]	; (800b508 <xPortStartScheduler+0x40>)
 800b4d2:	21ff      	movs	r1, #255	; 0xff
 800b4d4:	0409      	lsls	r1, r1, #16
 800b4d6:	430a      	orrs	r2, r1
 800b4d8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b4da:	4b0b      	ldr	r3, [pc, #44]	; (800b508 <xPortStartScheduler+0x40>)
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	4b0a      	ldr	r3, [pc, #40]	; (800b508 <xPortStartScheduler+0x40>)
 800b4e0:	21ff      	movs	r1, #255	; 0xff
 800b4e2:	0609      	lsls	r1, r1, #24
 800b4e4:	430a      	orrs	r2, r1
 800b4e6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b4e8:	f000 f898 	bl	800b61c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b4ec:	4b07      	ldr	r3, [pc, #28]	; (800b50c <xPortStartScheduler+0x44>)
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800b4f2:	f7ff ffcd 	bl	800b490 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b4f6:	f7ff f8b3 	bl	800a660 <vTaskSwitchContext>
	prvTaskExitError();
 800b4fa:	f7ff ffa9 	bl	800b450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	0018      	movs	r0, r3
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}
 800b506:	46c0      	nop			; (mov r8, r8)
 800b508:	e000ed20 	.word	0xe000ed20
 800b50c:	20000018 	.word	0x20000018

0800b510 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b514:	4b05      	ldr	r3, [pc, #20]	; (800b52c <vPortYield+0x1c>)
 800b516:	2280      	movs	r2, #128	; 0x80
 800b518:	0552      	lsls	r2, r2, #21
 800b51a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800b51c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800b520:	f3bf 8f6f 	isb	sy
}
 800b524:	46c0      	nop			; (mov r8, r8)
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	46c0      	nop			; (mov r8, r8)
 800b52c:	e000ed04 	.word	0xe000ed04

0800b530 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b530:	b580      	push	{r7, lr}
 800b532:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800b534:	b672      	cpsid	i
	uxCriticalNesting++;
 800b536:	4b06      	ldr	r3, [pc, #24]	; (800b550 <vPortEnterCritical+0x20>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	1c5a      	adds	r2, r3, #1
 800b53c:	4b04      	ldr	r3, [pc, #16]	; (800b550 <vPortEnterCritical+0x20>)
 800b53e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800b540:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800b544:	f3bf 8f6f 	isb	sy
}
 800b548:	46c0      	nop			; (mov r8, r8)
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	46c0      	nop			; (mov r8, r8)
 800b550:	20000018 	.word	0x20000018

0800b554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b558:	4b09      	ldr	r3, [pc, #36]	; (800b580 <vPortExitCritical+0x2c>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d101      	bne.n	800b564 <vPortExitCritical+0x10>
 800b560:	b672      	cpsid	i
 800b562:	e7fe      	b.n	800b562 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800b564:	4b06      	ldr	r3, [pc, #24]	; (800b580 <vPortExitCritical+0x2c>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	1e5a      	subs	r2, r3, #1
 800b56a:	4b05      	ldr	r3, [pc, #20]	; (800b580 <vPortExitCritical+0x2c>)
 800b56c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800b56e:	4b04      	ldr	r3, [pc, #16]	; (800b580 <vPortExitCritical+0x2c>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d100      	bne.n	800b578 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 800b576:	b662      	cpsie	i
	}
}
 800b578:	46c0      	nop			; (mov r8, r8)
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	46c0      	nop			; (mov r8, r8)
 800b580:	20000018 	.word	0x20000018

0800b584 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800b584:	f3ef 8010 	mrs	r0, PRIMASK
 800b588:	b672      	cpsid	i
 800b58a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800b58c:	46c0      	nop			; (mov r8, r8)
 800b58e:	0018      	movs	r0, r3

0800b590 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800b590:	f380 8810 	msr	PRIMASK, r0
 800b594:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800b596:	46c0      	nop			; (mov r8, r8)
	...

0800b5a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b5a0:	f3ef 8009 	mrs	r0, PSP
 800b5a4:	4b0e      	ldr	r3, [pc, #56]	; (800b5e0 <pxCurrentTCBConst>)
 800b5a6:	681a      	ldr	r2, [r3, #0]
 800b5a8:	3820      	subs	r0, #32
 800b5aa:	6010      	str	r0, [r2, #0]
 800b5ac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800b5ae:	4644      	mov	r4, r8
 800b5b0:	464d      	mov	r5, r9
 800b5b2:	4656      	mov	r6, sl
 800b5b4:	465f      	mov	r7, fp
 800b5b6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800b5b8:	b508      	push	{r3, lr}
 800b5ba:	b672      	cpsid	i
 800b5bc:	f7ff f850 	bl	800a660 <vTaskSwitchContext>
 800b5c0:	b662      	cpsie	i
 800b5c2:	bc0c      	pop	{r2, r3}
 800b5c4:	6811      	ldr	r1, [r2, #0]
 800b5c6:	6808      	ldr	r0, [r1, #0]
 800b5c8:	3010      	adds	r0, #16
 800b5ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800b5cc:	46a0      	mov	r8, r4
 800b5ce:	46a9      	mov	r9, r5
 800b5d0:	46b2      	mov	sl, r6
 800b5d2:	46bb      	mov	fp, r7
 800b5d4:	f380 8809 	msr	PSP, r0
 800b5d8:	3820      	subs	r0, #32
 800b5da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800b5dc:	4718      	bx	r3
 800b5de:	46c0      	nop			; (mov r8, r8)

0800b5e0 <pxCurrentTCBConst>:
 800b5e0:	20000a80 	.word	0x20000a80
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800b5e4:	46c0      	nop			; (mov r8, r8)
 800b5e6:	46c0      	nop			; (mov r8, r8)

0800b5e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800b5ee:	f7ff ffc9 	bl	800b584 <ulSetInterruptMaskFromISR>
 800b5f2:	0003      	movs	r3, r0
 800b5f4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b5f6:	f7fe ff83 	bl	800a500 <xTaskIncrementTick>
 800b5fa:	1e03      	subs	r3, r0, #0
 800b5fc:	d003      	beq.n	800b606 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b5fe:	4b06      	ldr	r3, [pc, #24]	; (800b618 <SysTick_Handler+0x30>)
 800b600:	2280      	movs	r2, #128	; 0x80
 800b602:	0552      	lsls	r2, r2, #21
 800b604:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	0018      	movs	r0, r3
 800b60a:	f7ff ffc1 	bl	800b590 <vClearInterruptMaskFromISR>
}
 800b60e:	46c0      	nop			; (mov r8, r8)
 800b610:	46bd      	mov	sp, r7
 800b612:	b002      	add	sp, #8
 800b614:	bd80      	pop	{r7, pc}
 800b616:	46c0      	nop			; (mov r8, r8)
 800b618:	e000ed04 	.word	0xe000ed04

0800b61c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b620:	4b0b      	ldr	r3, [pc, #44]	; (800b650 <vPortSetupTimerInterrupt+0x34>)
 800b622:	2200      	movs	r2, #0
 800b624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b626:	4b0b      	ldr	r3, [pc, #44]	; (800b654 <vPortSetupTimerInterrupt+0x38>)
 800b628:	2200      	movs	r2, #0
 800b62a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b62c:	4b0a      	ldr	r3, [pc, #40]	; (800b658 <vPortSetupTimerInterrupt+0x3c>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	22fa      	movs	r2, #250	; 0xfa
 800b632:	0091      	lsls	r1, r2, #2
 800b634:	0018      	movs	r0, r3
 800b636:	f7f4 fd83 	bl	8000140 <__udivsi3>
 800b63a:	0003      	movs	r3, r0
 800b63c:	001a      	movs	r2, r3
 800b63e:	4b07      	ldr	r3, [pc, #28]	; (800b65c <vPortSetupTimerInterrupt+0x40>)
 800b640:	3a01      	subs	r2, #1
 800b642:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800b644:	4b02      	ldr	r3, [pc, #8]	; (800b650 <vPortSetupTimerInterrupt+0x34>)
 800b646:	2207      	movs	r2, #7
 800b648:	601a      	str	r2, [r3, #0]
}
 800b64a:	46c0      	nop			; (mov r8, r8)
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	e000e010 	.word	0xe000e010
 800b654:	e000e018 	.word	0xe000e018
 800b658:	2000000c 	.word	0x2000000c
 800b65c:	e000e014 	.word	0xe000e014

0800b660 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b086      	sub	sp, #24
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b668:	2300      	movs	r3, #0
 800b66a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800b66c:	f7fe fea2 	bl	800a3b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b670:	4b4b      	ldr	r3, [pc, #300]	; (800b7a0 <pvPortMalloc+0x140>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d101      	bne.n	800b67c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b678:	f000 f8ec 	bl	800b854 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b67c:	4b49      	ldr	r3, [pc, #292]	; (800b7a4 <pvPortMalloc+0x144>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	4013      	ands	r3, r2
 800b684:	d000      	beq.n	800b688 <pvPortMalloc+0x28>
 800b686:	e07e      	b.n	800b786 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d012      	beq.n	800b6b4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800b68e:	2208      	movs	r2, #8
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	189b      	adds	r3, r3, r2
 800b694:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2207      	movs	r2, #7
 800b69a:	4013      	ands	r3, r2
 800b69c:	d00a      	beq.n	800b6b4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2207      	movs	r2, #7
 800b6a2:	4393      	bics	r3, r2
 800b6a4:	3308      	adds	r3, #8
 800b6a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2207      	movs	r2, #7
 800b6ac:	4013      	ands	r3, r2
 800b6ae:	d001      	beq.n	800b6b4 <pvPortMalloc+0x54>
 800b6b0:	b672      	cpsid	i
 800b6b2:	e7fe      	b.n	800b6b2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d065      	beq.n	800b786 <pvPortMalloc+0x126>
 800b6ba:	4b3b      	ldr	r3, [pc, #236]	; (800b7a8 <pvPortMalloc+0x148>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d860      	bhi.n	800b786 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b6c4:	4b39      	ldr	r3, [pc, #228]	; (800b7ac <pvPortMalloc+0x14c>)
 800b6c6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800b6c8:	4b38      	ldr	r3, [pc, #224]	; (800b7ac <pvPortMalloc+0x14c>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6ce:	e004      	b.n	800b6da <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d903      	bls.n	800b6ec <pvPortMalloc+0x8c>
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1f1      	bne.n	800b6d0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b6ec:	4b2c      	ldr	r3, [pc, #176]	; (800b7a0 <pvPortMalloc+0x140>)
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	697a      	ldr	r2, [r7, #20]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d047      	beq.n	800b786 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	2208      	movs	r2, #8
 800b6fc:	189b      	adds	r3, r3, r2
 800b6fe:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	681a      	ldr	r2, [r3, #0]
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b708:	697b      	ldr	r3, [r7, #20]
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	1ad2      	subs	r2, r2, r3
 800b710:	2308      	movs	r3, #8
 800b712:	005b      	lsls	r3, r3, #1
 800b714:	429a      	cmp	r2, r3
 800b716:	d916      	bls.n	800b746 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b718:	697a      	ldr	r2, [r7, #20]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	18d3      	adds	r3, r2, r3
 800b71e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	2207      	movs	r2, #7
 800b724:	4013      	ands	r3, r2
 800b726:	d001      	beq.n	800b72c <pvPortMalloc+0xcc>
 800b728:	b672      	cpsid	i
 800b72a:	e7fe      	b.n	800b72a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	685a      	ldr	r2, [r3, #4]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	1ad2      	subs	r2, r2, r3
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	0018      	movs	r0, r3
 800b742:	f000 f8e7 	bl	800b914 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b746:	4b18      	ldr	r3, [pc, #96]	; (800b7a8 <pvPortMalloc+0x148>)
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	1ad2      	subs	r2, r2, r3
 800b750:	4b15      	ldr	r3, [pc, #84]	; (800b7a8 <pvPortMalloc+0x148>)
 800b752:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b754:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <pvPortMalloc+0x148>)
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	4b15      	ldr	r3, [pc, #84]	; (800b7b0 <pvPortMalloc+0x150>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d203      	bcs.n	800b768 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b760:	4b11      	ldr	r3, [pc, #68]	; (800b7a8 <pvPortMalloc+0x148>)
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	4b12      	ldr	r3, [pc, #72]	; (800b7b0 <pvPortMalloc+0x150>)
 800b766:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	685a      	ldr	r2, [r3, #4]
 800b76c:	4b0d      	ldr	r3, [pc, #52]	; (800b7a4 <pvPortMalloc+0x144>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	431a      	orrs	r2, r3
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	2200      	movs	r2, #0
 800b77a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b77c:	4b0d      	ldr	r3, [pc, #52]	; (800b7b4 <pvPortMalloc+0x154>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	1c5a      	adds	r2, r3, #1
 800b782:	4b0c      	ldr	r3, [pc, #48]	; (800b7b4 <pvPortMalloc+0x154>)
 800b784:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b786:	f7fe fe21 	bl	800a3cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2207      	movs	r2, #7
 800b78e:	4013      	ands	r3, r2
 800b790:	d001      	beq.n	800b796 <pvPortMalloc+0x136>
 800b792:	b672      	cpsid	i
 800b794:	e7fe      	b.n	800b794 <pvPortMalloc+0x134>
	return pvReturn;
 800b796:	68fb      	ldr	r3, [r7, #12]
}
 800b798:	0018      	movs	r0, r3
 800b79a:	46bd      	mov	sp, r7
 800b79c:	b006      	add	sp, #24
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	20002748 	.word	0x20002748
 800b7a4:	2000275c 	.word	0x2000275c
 800b7a8:	2000274c 	.word	0x2000274c
 800b7ac:	20002740 	.word	0x20002740
 800b7b0:	20002750 	.word	0x20002750
 800b7b4:	20002754 	.word	0x20002754

0800b7b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b084      	sub	sp, #16
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d03a      	beq.n	800b840 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b7ca:	2308      	movs	r3, #8
 800b7cc:	425b      	negs	r3, r3
 800b7ce:	68fa      	ldr	r2, [r7, #12]
 800b7d0:	18d3      	adds	r3, r2, r3
 800b7d2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	4b1a      	ldr	r3, [pc, #104]	; (800b848 <vPortFree+0x90>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	d101      	bne.n	800b7e8 <vPortFree+0x30>
 800b7e4:	b672      	cpsid	i
 800b7e6:	e7fe      	b.n	800b7e6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d001      	beq.n	800b7f4 <vPortFree+0x3c>
 800b7f0:	b672      	cpsid	i
 800b7f2:	e7fe      	b.n	800b7f2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	685a      	ldr	r2, [r3, #4]
 800b7f8:	4b13      	ldr	r3, [pc, #76]	; (800b848 <vPortFree+0x90>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	d01f      	beq.n	800b840 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d11b      	bne.n	800b840 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	685a      	ldr	r2, [r3, #4]
 800b80c:	4b0e      	ldr	r3, [pc, #56]	; (800b848 <vPortFree+0x90>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	43db      	mvns	r3, r3
 800b812:	401a      	ands	r2, r3
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b818:	f7fe fdcc 	bl	800a3b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	685a      	ldr	r2, [r3, #4]
 800b820:	4b0a      	ldr	r3, [pc, #40]	; (800b84c <vPortFree+0x94>)
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	18d2      	adds	r2, r2, r3
 800b826:	4b09      	ldr	r3, [pc, #36]	; (800b84c <vPortFree+0x94>)
 800b828:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	0018      	movs	r0, r3
 800b82e:	f000 f871 	bl	800b914 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b832:	4b07      	ldr	r3, [pc, #28]	; (800b850 <vPortFree+0x98>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	1c5a      	adds	r2, r3, #1
 800b838:	4b05      	ldr	r3, [pc, #20]	; (800b850 <vPortFree+0x98>)
 800b83a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800b83c:	f7fe fdc6 	bl	800a3cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b840:	46c0      	nop			; (mov r8, r8)
 800b842:	46bd      	mov	sp, r7
 800b844:	b004      	add	sp, #16
 800b846:	bd80      	pop	{r7, pc}
 800b848:	2000275c 	.word	0x2000275c
 800b84c:	2000274c 	.word	0x2000274c
 800b850:	20002758 	.word	0x20002758

0800b854 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b084      	sub	sp, #16
 800b858:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b85a:	4b27      	ldr	r3, [pc, #156]	; (800b8f8 <prvHeapInit+0xa4>)
 800b85c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b85e:	4b27      	ldr	r3, [pc, #156]	; (800b8fc <prvHeapInit+0xa8>)
 800b860:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2207      	movs	r2, #7
 800b866:	4013      	ands	r3, r2
 800b868:	d00c      	beq.n	800b884 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	3307      	adds	r3, #7
 800b86e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2207      	movs	r2, #7
 800b874:	4393      	bics	r3, r2
 800b876:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b878:	68ba      	ldr	r2, [r7, #8]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	1ad2      	subs	r2, r2, r3
 800b87e:	4b1f      	ldr	r3, [pc, #124]	; (800b8fc <prvHeapInit+0xa8>)
 800b880:	18d3      	adds	r3, r2, r3
 800b882:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b888:	4b1d      	ldr	r3, [pc, #116]	; (800b900 <prvHeapInit+0xac>)
 800b88a:	687a      	ldr	r2, [r7, #4]
 800b88c:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b88e:	4b1c      	ldr	r3, [pc, #112]	; (800b900 <prvHeapInit+0xac>)
 800b890:	2200      	movs	r2, #0
 800b892:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	18d3      	adds	r3, r2, r3
 800b89a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b89c:	2208      	movs	r2, #8
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	1a9b      	subs	r3, r3, r2
 800b8a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2207      	movs	r2, #7
 800b8a8:	4393      	bics	r3, r2
 800b8aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b8ac:	68fa      	ldr	r2, [r7, #12]
 800b8ae:	4b15      	ldr	r3, [pc, #84]	; (800b904 <prvHeapInit+0xb0>)
 800b8b0:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800b8b2:	4b14      	ldr	r3, [pc, #80]	; (800b904 <prvHeapInit+0xb0>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b8ba:	4b12      	ldr	r3, [pc, #72]	; (800b904 <prvHeapInit+0xb0>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	68fa      	ldr	r2, [r7, #12]
 800b8ca:	1ad2      	subs	r2, r2, r3
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8d0:	4b0c      	ldr	r3, [pc, #48]	; (800b904 <prvHeapInit+0xb0>)
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	4b0a      	ldr	r3, [pc, #40]	; (800b908 <prvHeapInit+0xb4>)
 800b8de:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	685a      	ldr	r2, [r3, #4]
 800b8e4:	4b09      	ldr	r3, [pc, #36]	; (800b90c <prvHeapInit+0xb8>)
 800b8e6:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8e8:	4b09      	ldr	r3, [pc, #36]	; (800b910 <prvHeapInit+0xbc>)
 800b8ea:	2280      	movs	r2, #128	; 0x80
 800b8ec:	0612      	lsls	r2, r2, #24
 800b8ee:	601a      	str	r2, [r3, #0]
}
 800b8f0:	46c0      	nop			; (mov r8, r8)
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	b004      	add	sp, #16
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	00001b58 	.word	0x00001b58
 800b8fc:	20000be8 	.word	0x20000be8
 800b900:	20002740 	.word	0x20002740
 800b904:	20002748 	.word	0x20002748
 800b908:	20002750 	.word	0x20002750
 800b90c:	2000274c 	.word	0x2000274c
 800b910:	2000275c 	.word	0x2000275c

0800b914 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b91c:	4b27      	ldr	r3, [pc, #156]	; (800b9bc <prvInsertBlockIntoFreeList+0xa8>)
 800b91e:	60fb      	str	r3, [r7, #12]
 800b920:	e002      	b.n	800b928 <prvInsertBlockIntoFreeList+0x14>
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	60fb      	str	r3, [r7, #12]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	687a      	ldr	r2, [r7, #4]
 800b92e:	429a      	cmp	r2, r3
 800b930:	d8f7      	bhi.n	800b922 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	68ba      	ldr	r2, [r7, #8]
 800b93c:	18d3      	adds	r3, r2, r3
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	429a      	cmp	r2, r3
 800b942:	d108      	bne.n	800b956 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	685a      	ldr	r2, [r3, #4]
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	18d2      	adds	r2, r2, r3
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	68ba      	ldr	r2, [r7, #8]
 800b960:	18d2      	adds	r2, r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	429a      	cmp	r2, r3
 800b968:	d118      	bne.n	800b99c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681a      	ldr	r2, [r3, #0]
 800b96e:	4b14      	ldr	r3, [pc, #80]	; (800b9c0 <prvInsertBlockIntoFreeList+0xac>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	429a      	cmp	r2, r3
 800b974:	d00d      	beq.n	800b992 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	685a      	ldr	r2, [r3, #4]
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	18d2      	adds	r2, r2, r3
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	601a      	str	r2, [r3, #0]
 800b990:	e008      	b.n	800b9a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b992:	4b0b      	ldr	r3, [pc, #44]	; (800b9c0 <prvInsertBlockIntoFreeList+0xac>)
 800b994:	681a      	ldr	r2, [r3, #0]
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	601a      	str	r2, [r3, #0]
 800b99a:	e003      	b.n	800b9a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681a      	ldr	r2, [r3, #0]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b9a4:	68fa      	ldr	r2, [r7, #12]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d002      	beq.n	800b9b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9b2:	46c0      	nop			; (mov r8, r8)
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	b004      	add	sp, #16
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	46c0      	nop			; (mov r8, r8)
 800b9bc:	20002740 	.word	0x20002740
 800b9c0:	20002748 	.word	0x20002748

0800b9c4 <atof>:
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	f000 ff2c 	bl	800c824 <strtod>
 800b9cc:	bd10      	pop	{r4, pc}

0800b9ce <atoi>:
 800b9ce:	b510      	push	{r4, lr}
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	2100      	movs	r1, #0
 800b9d4:	f000 ffba 	bl	800c94c <strtol>
 800b9d8:	bd10      	pop	{r4, pc}
	...

0800b9dc <malloc>:
 800b9dc:	b510      	push	{r4, lr}
 800b9de:	4b03      	ldr	r3, [pc, #12]	; (800b9ec <malloc+0x10>)
 800b9e0:	0001      	movs	r1, r0
 800b9e2:	6818      	ldr	r0, [r3, #0]
 800b9e4:	f000 f830 	bl	800ba48 <_malloc_r>
 800b9e8:	bd10      	pop	{r4, pc}
 800b9ea:	46c0      	nop			; (mov r8, r8)
 800b9ec:	200001e0 	.word	0x200001e0

0800b9f0 <free>:
 800b9f0:	b510      	push	{r4, lr}
 800b9f2:	4b03      	ldr	r3, [pc, #12]	; (800ba00 <free+0x10>)
 800b9f4:	0001      	movs	r1, r0
 800b9f6:	6818      	ldr	r0, [r3, #0]
 800b9f8:	f002 fd98 	bl	800e52c <_free_r>
 800b9fc:	bd10      	pop	{r4, pc}
 800b9fe:	46c0      	nop			; (mov r8, r8)
 800ba00:	200001e0 	.word	0x200001e0

0800ba04 <sbrk_aligned>:
 800ba04:	b570      	push	{r4, r5, r6, lr}
 800ba06:	4e0f      	ldr	r6, [pc, #60]	; (800ba44 <sbrk_aligned+0x40>)
 800ba08:	000d      	movs	r5, r1
 800ba0a:	6831      	ldr	r1, [r6, #0]
 800ba0c:	0004      	movs	r4, r0
 800ba0e:	2900      	cmp	r1, #0
 800ba10:	d102      	bne.n	800ba18 <sbrk_aligned+0x14>
 800ba12:	f001 fe59 	bl	800d6c8 <_sbrk_r>
 800ba16:	6030      	str	r0, [r6, #0]
 800ba18:	0029      	movs	r1, r5
 800ba1a:	0020      	movs	r0, r4
 800ba1c:	f001 fe54 	bl	800d6c8 <_sbrk_r>
 800ba20:	1c43      	adds	r3, r0, #1
 800ba22:	d00a      	beq.n	800ba3a <sbrk_aligned+0x36>
 800ba24:	2303      	movs	r3, #3
 800ba26:	1cc5      	adds	r5, r0, #3
 800ba28:	439d      	bics	r5, r3
 800ba2a:	42a8      	cmp	r0, r5
 800ba2c:	d007      	beq.n	800ba3e <sbrk_aligned+0x3a>
 800ba2e:	1a29      	subs	r1, r5, r0
 800ba30:	0020      	movs	r0, r4
 800ba32:	f001 fe49 	bl	800d6c8 <_sbrk_r>
 800ba36:	3001      	adds	r0, #1
 800ba38:	d101      	bne.n	800ba3e <sbrk_aligned+0x3a>
 800ba3a:	2501      	movs	r5, #1
 800ba3c:	426d      	negs	r5, r5
 800ba3e:	0028      	movs	r0, r5
 800ba40:	bd70      	pop	{r4, r5, r6, pc}
 800ba42:	46c0      	nop			; (mov r8, r8)
 800ba44:	20002764 	.word	0x20002764

0800ba48 <_malloc_r>:
 800ba48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba4a:	2203      	movs	r2, #3
 800ba4c:	1ccb      	adds	r3, r1, #3
 800ba4e:	4393      	bics	r3, r2
 800ba50:	3308      	adds	r3, #8
 800ba52:	0006      	movs	r6, r0
 800ba54:	001f      	movs	r7, r3
 800ba56:	2b0c      	cmp	r3, #12
 800ba58:	d238      	bcs.n	800bacc <_malloc_r+0x84>
 800ba5a:	270c      	movs	r7, #12
 800ba5c:	42b9      	cmp	r1, r7
 800ba5e:	d837      	bhi.n	800bad0 <_malloc_r+0x88>
 800ba60:	0030      	movs	r0, r6
 800ba62:	f000 f873 	bl	800bb4c <__malloc_lock>
 800ba66:	4b38      	ldr	r3, [pc, #224]	; (800bb48 <_malloc_r+0x100>)
 800ba68:	9300      	str	r3, [sp, #0]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	001c      	movs	r4, r3
 800ba6e:	2c00      	cmp	r4, #0
 800ba70:	d133      	bne.n	800bada <_malloc_r+0x92>
 800ba72:	0039      	movs	r1, r7
 800ba74:	0030      	movs	r0, r6
 800ba76:	f7ff ffc5 	bl	800ba04 <sbrk_aligned>
 800ba7a:	0004      	movs	r4, r0
 800ba7c:	1c43      	adds	r3, r0, #1
 800ba7e:	d15e      	bne.n	800bb3e <_malloc_r+0xf6>
 800ba80:	9b00      	ldr	r3, [sp, #0]
 800ba82:	681c      	ldr	r4, [r3, #0]
 800ba84:	0025      	movs	r5, r4
 800ba86:	2d00      	cmp	r5, #0
 800ba88:	d14e      	bne.n	800bb28 <_malloc_r+0xe0>
 800ba8a:	2c00      	cmp	r4, #0
 800ba8c:	d051      	beq.n	800bb32 <_malloc_r+0xea>
 800ba8e:	6823      	ldr	r3, [r4, #0]
 800ba90:	0029      	movs	r1, r5
 800ba92:	18e3      	adds	r3, r4, r3
 800ba94:	0030      	movs	r0, r6
 800ba96:	9301      	str	r3, [sp, #4]
 800ba98:	f001 fe16 	bl	800d6c8 <_sbrk_r>
 800ba9c:	9b01      	ldr	r3, [sp, #4]
 800ba9e:	4283      	cmp	r3, r0
 800baa0:	d147      	bne.n	800bb32 <_malloc_r+0xea>
 800baa2:	6823      	ldr	r3, [r4, #0]
 800baa4:	0030      	movs	r0, r6
 800baa6:	1aff      	subs	r7, r7, r3
 800baa8:	0039      	movs	r1, r7
 800baaa:	f7ff ffab 	bl	800ba04 <sbrk_aligned>
 800baae:	3001      	adds	r0, #1
 800bab0:	d03f      	beq.n	800bb32 <_malloc_r+0xea>
 800bab2:	6823      	ldr	r3, [r4, #0]
 800bab4:	19db      	adds	r3, r3, r7
 800bab6:	6023      	str	r3, [r4, #0]
 800bab8:	9b00      	ldr	r3, [sp, #0]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d040      	beq.n	800bb42 <_malloc_r+0xfa>
 800bac0:	685a      	ldr	r2, [r3, #4]
 800bac2:	42a2      	cmp	r2, r4
 800bac4:	d133      	bne.n	800bb2e <_malloc_r+0xe6>
 800bac6:	2200      	movs	r2, #0
 800bac8:	605a      	str	r2, [r3, #4]
 800baca:	e014      	b.n	800baf6 <_malloc_r+0xae>
 800bacc:	2b00      	cmp	r3, #0
 800bace:	dac5      	bge.n	800ba5c <_malloc_r+0x14>
 800bad0:	230c      	movs	r3, #12
 800bad2:	2500      	movs	r5, #0
 800bad4:	6033      	str	r3, [r6, #0]
 800bad6:	0028      	movs	r0, r5
 800bad8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bada:	6821      	ldr	r1, [r4, #0]
 800badc:	1bc9      	subs	r1, r1, r7
 800bade:	d420      	bmi.n	800bb22 <_malloc_r+0xda>
 800bae0:	290b      	cmp	r1, #11
 800bae2:	d918      	bls.n	800bb16 <_malloc_r+0xce>
 800bae4:	19e2      	adds	r2, r4, r7
 800bae6:	6027      	str	r7, [r4, #0]
 800bae8:	42a3      	cmp	r3, r4
 800baea:	d112      	bne.n	800bb12 <_malloc_r+0xca>
 800baec:	9b00      	ldr	r3, [sp, #0]
 800baee:	601a      	str	r2, [r3, #0]
 800baf0:	6863      	ldr	r3, [r4, #4]
 800baf2:	6011      	str	r1, [r2, #0]
 800baf4:	6053      	str	r3, [r2, #4]
 800baf6:	0030      	movs	r0, r6
 800baf8:	0025      	movs	r5, r4
 800bafa:	f000 f82f 	bl	800bb5c <__malloc_unlock>
 800bafe:	2207      	movs	r2, #7
 800bb00:	350b      	adds	r5, #11
 800bb02:	1d23      	adds	r3, r4, #4
 800bb04:	4395      	bics	r5, r2
 800bb06:	1aea      	subs	r2, r5, r3
 800bb08:	429d      	cmp	r5, r3
 800bb0a:	d0e4      	beq.n	800bad6 <_malloc_r+0x8e>
 800bb0c:	1b5b      	subs	r3, r3, r5
 800bb0e:	50a3      	str	r3, [r4, r2]
 800bb10:	e7e1      	b.n	800bad6 <_malloc_r+0x8e>
 800bb12:	605a      	str	r2, [r3, #4]
 800bb14:	e7ec      	b.n	800baf0 <_malloc_r+0xa8>
 800bb16:	6862      	ldr	r2, [r4, #4]
 800bb18:	42a3      	cmp	r3, r4
 800bb1a:	d1d5      	bne.n	800bac8 <_malloc_r+0x80>
 800bb1c:	9b00      	ldr	r3, [sp, #0]
 800bb1e:	601a      	str	r2, [r3, #0]
 800bb20:	e7e9      	b.n	800baf6 <_malloc_r+0xae>
 800bb22:	0023      	movs	r3, r4
 800bb24:	6864      	ldr	r4, [r4, #4]
 800bb26:	e7a2      	b.n	800ba6e <_malloc_r+0x26>
 800bb28:	002c      	movs	r4, r5
 800bb2a:	686d      	ldr	r5, [r5, #4]
 800bb2c:	e7ab      	b.n	800ba86 <_malloc_r+0x3e>
 800bb2e:	0013      	movs	r3, r2
 800bb30:	e7c4      	b.n	800babc <_malloc_r+0x74>
 800bb32:	230c      	movs	r3, #12
 800bb34:	0030      	movs	r0, r6
 800bb36:	6033      	str	r3, [r6, #0]
 800bb38:	f000 f810 	bl	800bb5c <__malloc_unlock>
 800bb3c:	e7cb      	b.n	800bad6 <_malloc_r+0x8e>
 800bb3e:	6027      	str	r7, [r4, #0]
 800bb40:	e7d9      	b.n	800baf6 <_malloc_r+0xae>
 800bb42:	605b      	str	r3, [r3, #4]
 800bb44:	deff      	udf	#255	; 0xff
 800bb46:	46c0      	nop			; (mov r8, r8)
 800bb48:	20002760 	.word	0x20002760

0800bb4c <__malloc_lock>:
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	4802      	ldr	r0, [pc, #8]	; (800bb58 <__malloc_lock+0xc>)
 800bb50:	f001 fe0b 	bl	800d76a <__retarget_lock_acquire_recursive>
 800bb54:	bd10      	pop	{r4, pc}
 800bb56:	46c0      	nop			; (mov r8, r8)
 800bb58:	200028a8 	.word	0x200028a8

0800bb5c <__malloc_unlock>:
 800bb5c:	b510      	push	{r4, lr}
 800bb5e:	4802      	ldr	r0, [pc, #8]	; (800bb68 <__malloc_unlock+0xc>)
 800bb60:	f001 fe04 	bl	800d76c <__retarget_lock_release_recursive>
 800bb64:	bd10      	pop	{r4, pc}
 800bb66:	46c0      	nop			; (mov r8, r8)
 800bb68:	200028a8 	.word	0x200028a8

0800bb6c <realloc>:
 800bb6c:	b510      	push	{r4, lr}
 800bb6e:	4b03      	ldr	r3, [pc, #12]	; (800bb7c <realloc+0x10>)
 800bb70:	000a      	movs	r2, r1
 800bb72:	0001      	movs	r1, r0
 800bb74:	6818      	ldr	r0, [r3, #0]
 800bb76:	f000 f803 	bl	800bb80 <_realloc_r>
 800bb7a:	bd10      	pop	{r4, pc}
 800bb7c:	200001e0 	.word	0x200001e0

0800bb80 <_realloc_r>:
 800bb80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb82:	0007      	movs	r7, r0
 800bb84:	000e      	movs	r6, r1
 800bb86:	0014      	movs	r4, r2
 800bb88:	2900      	cmp	r1, #0
 800bb8a:	d105      	bne.n	800bb98 <_realloc_r+0x18>
 800bb8c:	0011      	movs	r1, r2
 800bb8e:	f7ff ff5b 	bl	800ba48 <_malloc_r>
 800bb92:	0005      	movs	r5, r0
 800bb94:	0028      	movs	r0, r5
 800bb96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb98:	2a00      	cmp	r2, #0
 800bb9a:	d103      	bne.n	800bba4 <_realloc_r+0x24>
 800bb9c:	f002 fcc6 	bl	800e52c <_free_r>
 800bba0:	0025      	movs	r5, r4
 800bba2:	e7f7      	b.n	800bb94 <_realloc_r+0x14>
 800bba4:	f003 fd35 	bl	800f612 <_malloc_usable_size_r>
 800bba8:	9001      	str	r0, [sp, #4]
 800bbaa:	4284      	cmp	r4, r0
 800bbac:	d803      	bhi.n	800bbb6 <_realloc_r+0x36>
 800bbae:	0035      	movs	r5, r6
 800bbb0:	0843      	lsrs	r3, r0, #1
 800bbb2:	42a3      	cmp	r3, r4
 800bbb4:	d3ee      	bcc.n	800bb94 <_realloc_r+0x14>
 800bbb6:	0021      	movs	r1, r4
 800bbb8:	0038      	movs	r0, r7
 800bbba:	f7ff ff45 	bl	800ba48 <_malloc_r>
 800bbbe:	1e05      	subs	r5, r0, #0
 800bbc0:	d0e8      	beq.n	800bb94 <_realloc_r+0x14>
 800bbc2:	9b01      	ldr	r3, [sp, #4]
 800bbc4:	0022      	movs	r2, r4
 800bbc6:	429c      	cmp	r4, r3
 800bbc8:	d900      	bls.n	800bbcc <_realloc_r+0x4c>
 800bbca:	001a      	movs	r2, r3
 800bbcc:	0031      	movs	r1, r6
 800bbce:	0028      	movs	r0, r5
 800bbd0:	f001 fde0 	bl	800d794 <memcpy>
 800bbd4:	0031      	movs	r1, r6
 800bbd6:	0038      	movs	r0, r7
 800bbd8:	f002 fca8 	bl	800e52c <_free_r>
 800bbdc:	e7da      	b.n	800bb94 <_realloc_r+0x14>
	...

0800bbe0 <sulp>:
 800bbe0:	b570      	push	{r4, r5, r6, lr}
 800bbe2:	0016      	movs	r6, r2
 800bbe4:	000d      	movs	r5, r1
 800bbe6:	f003 fbdf 	bl	800f3a8 <__ulp>
 800bbea:	2e00      	cmp	r6, #0
 800bbec:	d00d      	beq.n	800bc0a <sulp+0x2a>
 800bbee:	236b      	movs	r3, #107	; 0x6b
 800bbf0:	006a      	lsls	r2, r5, #1
 800bbf2:	0d52      	lsrs	r2, r2, #21
 800bbf4:	1a9b      	subs	r3, r3, r2
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	dd07      	ble.n	800bc0a <sulp+0x2a>
 800bbfa:	2400      	movs	r4, #0
 800bbfc:	4a03      	ldr	r2, [pc, #12]	; (800bc0c <sulp+0x2c>)
 800bbfe:	051b      	lsls	r3, r3, #20
 800bc00:	189d      	adds	r5, r3, r2
 800bc02:	002b      	movs	r3, r5
 800bc04:	0022      	movs	r2, r4
 800bc06:	f7f5 fd1b 	bl	8001640 <__aeabi_dmul>
 800bc0a:	bd70      	pop	{r4, r5, r6, pc}
 800bc0c:	3ff00000 	.word	0x3ff00000

0800bc10 <_strtod_l>:
 800bc10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc12:	b0a1      	sub	sp, #132	; 0x84
 800bc14:	9219      	str	r2, [sp, #100]	; 0x64
 800bc16:	2200      	movs	r2, #0
 800bc18:	2600      	movs	r6, #0
 800bc1a:	2700      	movs	r7, #0
 800bc1c:	9004      	str	r0, [sp, #16]
 800bc1e:	9107      	str	r1, [sp, #28]
 800bc20:	921c      	str	r2, [sp, #112]	; 0x70
 800bc22:	911b      	str	r1, [sp, #108]	; 0x6c
 800bc24:	780a      	ldrb	r2, [r1, #0]
 800bc26:	2a2b      	cmp	r2, #43	; 0x2b
 800bc28:	d055      	beq.n	800bcd6 <_strtod_l+0xc6>
 800bc2a:	d841      	bhi.n	800bcb0 <_strtod_l+0xa0>
 800bc2c:	2a0d      	cmp	r2, #13
 800bc2e:	d83b      	bhi.n	800bca8 <_strtod_l+0x98>
 800bc30:	2a08      	cmp	r2, #8
 800bc32:	d83b      	bhi.n	800bcac <_strtod_l+0x9c>
 800bc34:	2a00      	cmp	r2, #0
 800bc36:	d044      	beq.n	800bcc2 <_strtod_l+0xb2>
 800bc38:	2200      	movs	r2, #0
 800bc3a:	920f      	str	r2, [sp, #60]	; 0x3c
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800bc40:	9109      	str	r1, [sp, #36]	; 0x24
 800bc42:	782a      	ldrb	r2, [r5, #0]
 800bc44:	2a30      	cmp	r2, #48	; 0x30
 800bc46:	d000      	beq.n	800bc4a <_strtod_l+0x3a>
 800bc48:	e085      	b.n	800bd56 <_strtod_l+0x146>
 800bc4a:	786a      	ldrb	r2, [r5, #1]
 800bc4c:	3120      	adds	r1, #32
 800bc4e:	438a      	bics	r2, r1
 800bc50:	2a58      	cmp	r2, #88	; 0x58
 800bc52:	d000      	beq.n	800bc56 <_strtod_l+0x46>
 800bc54:	e075      	b.n	800bd42 <_strtod_l+0x132>
 800bc56:	9302      	str	r3, [sp, #8]
 800bc58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc5a:	4a97      	ldr	r2, [pc, #604]	; (800beb8 <_strtod_l+0x2a8>)
 800bc5c:	9301      	str	r3, [sp, #4]
 800bc5e:	ab1c      	add	r3, sp, #112	; 0x70
 800bc60:	9300      	str	r3, [sp, #0]
 800bc62:	9804      	ldr	r0, [sp, #16]
 800bc64:	ab1d      	add	r3, sp, #116	; 0x74
 800bc66:	a91b      	add	r1, sp, #108	; 0x6c
 800bc68:	f002 fd14 	bl	800e694 <__gethex>
 800bc6c:	230f      	movs	r3, #15
 800bc6e:	0002      	movs	r2, r0
 800bc70:	401a      	ands	r2, r3
 800bc72:	0004      	movs	r4, r0
 800bc74:	9205      	str	r2, [sp, #20]
 800bc76:	4218      	tst	r0, r3
 800bc78:	d005      	beq.n	800bc86 <_strtod_l+0x76>
 800bc7a:	2a06      	cmp	r2, #6
 800bc7c:	d12d      	bne.n	800bcda <_strtod_l+0xca>
 800bc7e:	1c6b      	adds	r3, r5, #1
 800bc80:	931b      	str	r3, [sp, #108]	; 0x6c
 800bc82:	2300      	movs	r3, #0
 800bc84:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d002      	beq.n	800bc92 <_strtod_l+0x82>
 800bc8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc8e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bc90:	6013      	str	r3, [r2, #0]
 800bc92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d01b      	beq.n	800bcd0 <_strtod_l+0xc0>
 800bc98:	2380      	movs	r3, #128	; 0x80
 800bc9a:	0032      	movs	r2, r6
 800bc9c:	061b      	lsls	r3, r3, #24
 800bc9e:	18fb      	adds	r3, r7, r3
 800bca0:	0010      	movs	r0, r2
 800bca2:	0019      	movs	r1, r3
 800bca4:	b021      	add	sp, #132	; 0x84
 800bca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bca8:	2a20      	cmp	r2, #32
 800bcaa:	d1c5      	bne.n	800bc38 <_strtod_l+0x28>
 800bcac:	3101      	adds	r1, #1
 800bcae:	e7b8      	b.n	800bc22 <_strtod_l+0x12>
 800bcb0:	2a2d      	cmp	r2, #45	; 0x2d
 800bcb2:	d1c1      	bne.n	800bc38 <_strtod_l+0x28>
 800bcb4:	3a2c      	subs	r2, #44	; 0x2c
 800bcb6:	920f      	str	r2, [sp, #60]	; 0x3c
 800bcb8:	1c4a      	adds	r2, r1, #1
 800bcba:	921b      	str	r2, [sp, #108]	; 0x6c
 800bcbc:	784a      	ldrb	r2, [r1, #1]
 800bcbe:	2a00      	cmp	r2, #0
 800bcc0:	d1bc      	bne.n	800bc3c <_strtod_l+0x2c>
 800bcc2:	9b07      	ldr	r3, [sp, #28]
 800bcc4:	931b      	str	r3, [sp, #108]	; 0x6c
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	930f      	str	r3, [sp, #60]	; 0x3c
 800bcca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d1dd      	bne.n	800bc8c <_strtod_l+0x7c>
 800bcd0:	0032      	movs	r2, r6
 800bcd2:	003b      	movs	r3, r7
 800bcd4:	e7e4      	b.n	800bca0 <_strtod_l+0x90>
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	e7ed      	b.n	800bcb6 <_strtod_l+0xa6>
 800bcda:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bcdc:	2a00      	cmp	r2, #0
 800bcde:	d007      	beq.n	800bcf0 <_strtod_l+0xe0>
 800bce0:	2135      	movs	r1, #53	; 0x35
 800bce2:	a81e      	add	r0, sp, #120	; 0x78
 800bce4:	f003 fc51 	bl	800f58a <__copybits>
 800bce8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bcea:	9804      	ldr	r0, [sp, #16]
 800bcec:	f003 f81a 	bl	800ed24 <_Bfree>
 800bcf0:	9805      	ldr	r0, [sp, #20]
 800bcf2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bcf4:	3801      	subs	r0, #1
 800bcf6:	2804      	cmp	r0, #4
 800bcf8:	d806      	bhi.n	800bd08 <_strtod_l+0xf8>
 800bcfa:	f7f4 fa0d 	bl	8000118 <__gnu_thumb1_case_uqi>
 800bcfe:	0312      	.short	0x0312
 800bd00:	1e1c      	.short	0x1e1c
 800bd02:	12          	.byte	0x12
 800bd03:	00          	.byte	0x00
 800bd04:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800bd06:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800bd08:	05e4      	lsls	r4, r4, #23
 800bd0a:	d502      	bpl.n	800bd12 <_strtod_l+0x102>
 800bd0c:	2380      	movs	r3, #128	; 0x80
 800bd0e:	061b      	lsls	r3, r3, #24
 800bd10:	431f      	orrs	r7, r3
 800bd12:	4b6a      	ldr	r3, [pc, #424]	; (800bebc <_strtod_l+0x2ac>)
 800bd14:	423b      	tst	r3, r7
 800bd16:	d1b6      	bne.n	800bc86 <_strtod_l+0x76>
 800bd18:	f001 fcfc 	bl	800d714 <__errno>
 800bd1c:	2322      	movs	r3, #34	; 0x22
 800bd1e:	6003      	str	r3, [r0, #0]
 800bd20:	e7b1      	b.n	800bc86 <_strtod_l+0x76>
 800bd22:	4967      	ldr	r1, [pc, #412]	; (800bec0 <_strtod_l+0x2b0>)
 800bd24:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800bd26:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800bd28:	400a      	ands	r2, r1
 800bd2a:	4966      	ldr	r1, [pc, #408]	; (800bec4 <_strtod_l+0x2b4>)
 800bd2c:	185b      	adds	r3, r3, r1
 800bd2e:	051b      	lsls	r3, r3, #20
 800bd30:	431a      	orrs	r2, r3
 800bd32:	0017      	movs	r7, r2
 800bd34:	e7e8      	b.n	800bd08 <_strtod_l+0xf8>
 800bd36:	4f61      	ldr	r7, [pc, #388]	; (800bebc <_strtod_l+0x2ac>)
 800bd38:	e7e6      	b.n	800bd08 <_strtod_l+0xf8>
 800bd3a:	2601      	movs	r6, #1
 800bd3c:	4f62      	ldr	r7, [pc, #392]	; (800bec8 <_strtod_l+0x2b8>)
 800bd3e:	4276      	negs	r6, r6
 800bd40:	e7e2      	b.n	800bd08 <_strtod_l+0xf8>
 800bd42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd44:	1c5a      	adds	r2, r3, #1
 800bd46:	921b      	str	r2, [sp, #108]	; 0x6c
 800bd48:	785b      	ldrb	r3, [r3, #1]
 800bd4a:	2b30      	cmp	r3, #48	; 0x30
 800bd4c:	d0f9      	beq.n	800bd42 <_strtod_l+0x132>
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d099      	beq.n	800bc86 <_strtod_l+0x76>
 800bd52:	2301      	movs	r3, #1
 800bd54:	9309      	str	r3, [sp, #36]	; 0x24
 800bd56:	2500      	movs	r5, #0
 800bd58:	220a      	movs	r2, #10
 800bd5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd5c:	950d      	str	r5, [sp, #52]	; 0x34
 800bd5e:	9310      	str	r3, [sp, #64]	; 0x40
 800bd60:	9508      	str	r5, [sp, #32]
 800bd62:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bd64:	7804      	ldrb	r4, [r0, #0]
 800bd66:	0023      	movs	r3, r4
 800bd68:	3b30      	subs	r3, #48	; 0x30
 800bd6a:	b2d9      	uxtb	r1, r3
 800bd6c:	2909      	cmp	r1, #9
 800bd6e:	d927      	bls.n	800bdc0 <_strtod_l+0x1b0>
 800bd70:	2201      	movs	r2, #1
 800bd72:	4956      	ldr	r1, [pc, #344]	; (800becc <_strtod_l+0x2bc>)
 800bd74:	f001 fbca 	bl	800d50c <strncmp>
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d031      	beq.n	800bde0 <_strtod_l+0x1d0>
 800bd7c:	2000      	movs	r0, #0
 800bd7e:	0023      	movs	r3, r4
 800bd80:	4684      	mov	ip, r0
 800bd82:	9a08      	ldr	r2, [sp, #32]
 800bd84:	900c      	str	r0, [sp, #48]	; 0x30
 800bd86:	9205      	str	r2, [sp, #20]
 800bd88:	2220      	movs	r2, #32
 800bd8a:	0019      	movs	r1, r3
 800bd8c:	4391      	bics	r1, r2
 800bd8e:	000a      	movs	r2, r1
 800bd90:	2100      	movs	r1, #0
 800bd92:	9106      	str	r1, [sp, #24]
 800bd94:	2a45      	cmp	r2, #69	; 0x45
 800bd96:	d000      	beq.n	800bd9a <_strtod_l+0x18a>
 800bd98:	e0c2      	b.n	800bf20 <_strtod_l+0x310>
 800bd9a:	9b05      	ldr	r3, [sp, #20]
 800bd9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd9e:	4303      	orrs	r3, r0
 800bda0:	4313      	orrs	r3, r2
 800bda2:	428b      	cmp	r3, r1
 800bda4:	d08d      	beq.n	800bcc2 <_strtod_l+0xb2>
 800bda6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bda8:	9307      	str	r3, [sp, #28]
 800bdaa:	3301      	adds	r3, #1
 800bdac:	931b      	str	r3, [sp, #108]	; 0x6c
 800bdae:	9b07      	ldr	r3, [sp, #28]
 800bdb0:	785b      	ldrb	r3, [r3, #1]
 800bdb2:	2b2b      	cmp	r3, #43	; 0x2b
 800bdb4:	d071      	beq.n	800be9a <_strtod_l+0x28a>
 800bdb6:	000c      	movs	r4, r1
 800bdb8:	2b2d      	cmp	r3, #45	; 0x2d
 800bdba:	d174      	bne.n	800bea6 <_strtod_l+0x296>
 800bdbc:	2401      	movs	r4, #1
 800bdbe:	e06d      	b.n	800be9c <_strtod_l+0x28c>
 800bdc0:	9908      	ldr	r1, [sp, #32]
 800bdc2:	2908      	cmp	r1, #8
 800bdc4:	dc09      	bgt.n	800bdda <_strtod_l+0x1ca>
 800bdc6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bdc8:	4351      	muls	r1, r2
 800bdca:	185b      	adds	r3, r3, r1
 800bdcc:	930d      	str	r3, [sp, #52]	; 0x34
 800bdce:	9b08      	ldr	r3, [sp, #32]
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	9308      	str	r3, [sp, #32]
 800bdd6:	901b      	str	r0, [sp, #108]	; 0x6c
 800bdd8:	e7c3      	b.n	800bd62 <_strtod_l+0x152>
 800bdda:	4355      	muls	r5, r2
 800bddc:	195d      	adds	r5, r3, r5
 800bdde:	e7f6      	b.n	800bdce <_strtod_l+0x1be>
 800bde0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bde2:	1c5a      	adds	r2, r3, #1
 800bde4:	921b      	str	r2, [sp, #108]	; 0x6c
 800bde6:	9a08      	ldr	r2, [sp, #32]
 800bde8:	785b      	ldrb	r3, [r3, #1]
 800bdea:	2a00      	cmp	r2, #0
 800bdec:	d03a      	beq.n	800be64 <_strtod_l+0x254>
 800bdee:	900c      	str	r0, [sp, #48]	; 0x30
 800bdf0:	9205      	str	r2, [sp, #20]
 800bdf2:	001a      	movs	r2, r3
 800bdf4:	3a30      	subs	r2, #48	; 0x30
 800bdf6:	2a09      	cmp	r2, #9
 800bdf8:	d912      	bls.n	800be20 <_strtod_l+0x210>
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	4694      	mov	ip, r2
 800bdfe:	e7c3      	b.n	800bd88 <_strtod_l+0x178>
 800be00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be02:	3001      	adds	r0, #1
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	921b      	str	r2, [sp, #108]	; 0x6c
 800be08:	785b      	ldrb	r3, [r3, #1]
 800be0a:	2b30      	cmp	r3, #48	; 0x30
 800be0c:	d0f8      	beq.n	800be00 <_strtod_l+0x1f0>
 800be0e:	001a      	movs	r2, r3
 800be10:	3a31      	subs	r2, #49	; 0x31
 800be12:	2a08      	cmp	r2, #8
 800be14:	d83c      	bhi.n	800be90 <_strtod_l+0x280>
 800be16:	900c      	str	r0, [sp, #48]	; 0x30
 800be18:	2000      	movs	r0, #0
 800be1a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800be1c:	9005      	str	r0, [sp, #20]
 800be1e:	9210      	str	r2, [sp, #64]	; 0x40
 800be20:	001a      	movs	r2, r3
 800be22:	1c41      	adds	r1, r0, #1
 800be24:	3a30      	subs	r2, #48	; 0x30
 800be26:	2b30      	cmp	r3, #48	; 0x30
 800be28:	d016      	beq.n	800be58 <_strtod_l+0x248>
 800be2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be2c:	185b      	adds	r3, r3, r1
 800be2e:	930c      	str	r3, [sp, #48]	; 0x30
 800be30:	9b05      	ldr	r3, [sp, #20]
 800be32:	210a      	movs	r1, #10
 800be34:	469c      	mov	ip, r3
 800be36:	4484      	add	ip, r0
 800be38:	4563      	cmp	r3, ip
 800be3a:	d115      	bne.n	800be68 <_strtod_l+0x258>
 800be3c:	9905      	ldr	r1, [sp, #20]
 800be3e:	9b05      	ldr	r3, [sp, #20]
 800be40:	3101      	adds	r1, #1
 800be42:	1809      	adds	r1, r1, r0
 800be44:	181b      	adds	r3, r3, r0
 800be46:	9105      	str	r1, [sp, #20]
 800be48:	2b08      	cmp	r3, #8
 800be4a:	dc19      	bgt.n	800be80 <_strtod_l+0x270>
 800be4c:	230a      	movs	r3, #10
 800be4e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800be50:	434b      	muls	r3, r1
 800be52:	2100      	movs	r1, #0
 800be54:	18d3      	adds	r3, r2, r3
 800be56:	930d      	str	r3, [sp, #52]	; 0x34
 800be58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be5a:	0008      	movs	r0, r1
 800be5c:	1c5a      	adds	r2, r3, #1
 800be5e:	921b      	str	r2, [sp, #108]	; 0x6c
 800be60:	785b      	ldrb	r3, [r3, #1]
 800be62:	e7c6      	b.n	800bdf2 <_strtod_l+0x1e2>
 800be64:	9808      	ldr	r0, [sp, #32]
 800be66:	e7d0      	b.n	800be0a <_strtod_l+0x1fa>
 800be68:	1c5c      	adds	r4, r3, #1
 800be6a:	2b08      	cmp	r3, #8
 800be6c:	dc04      	bgt.n	800be78 <_strtod_l+0x268>
 800be6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be70:	434b      	muls	r3, r1
 800be72:	930d      	str	r3, [sp, #52]	; 0x34
 800be74:	0023      	movs	r3, r4
 800be76:	e7df      	b.n	800be38 <_strtod_l+0x228>
 800be78:	2c10      	cmp	r4, #16
 800be7a:	dcfb      	bgt.n	800be74 <_strtod_l+0x264>
 800be7c:	434d      	muls	r5, r1
 800be7e:	e7f9      	b.n	800be74 <_strtod_l+0x264>
 800be80:	9b05      	ldr	r3, [sp, #20]
 800be82:	2100      	movs	r1, #0
 800be84:	2b10      	cmp	r3, #16
 800be86:	dce7      	bgt.n	800be58 <_strtod_l+0x248>
 800be88:	230a      	movs	r3, #10
 800be8a:	435d      	muls	r5, r3
 800be8c:	1955      	adds	r5, r2, r5
 800be8e:	e7e3      	b.n	800be58 <_strtod_l+0x248>
 800be90:	2200      	movs	r2, #0
 800be92:	920c      	str	r2, [sp, #48]	; 0x30
 800be94:	9205      	str	r2, [sp, #20]
 800be96:	3201      	adds	r2, #1
 800be98:	e7b0      	b.n	800bdfc <_strtod_l+0x1ec>
 800be9a:	2400      	movs	r4, #0
 800be9c:	9b07      	ldr	r3, [sp, #28]
 800be9e:	3302      	adds	r3, #2
 800bea0:	931b      	str	r3, [sp, #108]	; 0x6c
 800bea2:	9b07      	ldr	r3, [sp, #28]
 800bea4:	789b      	ldrb	r3, [r3, #2]
 800bea6:	001a      	movs	r2, r3
 800bea8:	3a30      	subs	r2, #48	; 0x30
 800beaa:	2a09      	cmp	r2, #9
 800beac:	d914      	bls.n	800bed8 <_strtod_l+0x2c8>
 800beae:	9a07      	ldr	r2, [sp, #28]
 800beb0:	921b      	str	r2, [sp, #108]	; 0x6c
 800beb2:	2200      	movs	r2, #0
 800beb4:	e033      	b.n	800bf1e <_strtod_l+0x30e>
 800beb6:	46c0      	nop			; (mov r8, r8)
 800beb8:	08010b00 	.word	0x08010b00
 800bebc:	7ff00000 	.word	0x7ff00000
 800bec0:	ffefffff 	.word	0xffefffff
 800bec4:	00000433 	.word	0x00000433
 800bec8:	7fffffff 	.word	0x7fffffff
 800becc:	08010afc 	.word	0x08010afc
 800bed0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bed2:	1c5a      	adds	r2, r3, #1
 800bed4:	921b      	str	r2, [sp, #108]	; 0x6c
 800bed6:	785b      	ldrb	r3, [r3, #1]
 800bed8:	2b30      	cmp	r3, #48	; 0x30
 800beda:	d0f9      	beq.n	800bed0 <_strtod_l+0x2c0>
 800bedc:	2200      	movs	r2, #0
 800bede:	9206      	str	r2, [sp, #24]
 800bee0:	001a      	movs	r2, r3
 800bee2:	3a31      	subs	r2, #49	; 0x31
 800bee4:	2a08      	cmp	r2, #8
 800bee6:	d81b      	bhi.n	800bf20 <_strtod_l+0x310>
 800bee8:	3b30      	subs	r3, #48	; 0x30
 800beea:	930e      	str	r3, [sp, #56]	; 0x38
 800beec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800beee:	9306      	str	r3, [sp, #24]
 800bef0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bef2:	1c59      	adds	r1, r3, #1
 800bef4:	911b      	str	r1, [sp, #108]	; 0x6c
 800bef6:	785b      	ldrb	r3, [r3, #1]
 800bef8:	001a      	movs	r2, r3
 800befa:	3a30      	subs	r2, #48	; 0x30
 800befc:	2a09      	cmp	r2, #9
 800befe:	d93a      	bls.n	800bf76 <_strtod_l+0x366>
 800bf00:	9a06      	ldr	r2, [sp, #24]
 800bf02:	1a8a      	subs	r2, r1, r2
 800bf04:	49b2      	ldr	r1, [pc, #712]	; (800c1d0 <_strtod_l+0x5c0>)
 800bf06:	9106      	str	r1, [sp, #24]
 800bf08:	2a08      	cmp	r2, #8
 800bf0a:	dc04      	bgt.n	800bf16 <_strtod_l+0x306>
 800bf0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf0e:	9206      	str	r2, [sp, #24]
 800bf10:	428a      	cmp	r2, r1
 800bf12:	dd00      	ble.n	800bf16 <_strtod_l+0x306>
 800bf14:	9106      	str	r1, [sp, #24]
 800bf16:	2c00      	cmp	r4, #0
 800bf18:	d002      	beq.n	800bf20 <_strtod_l+0x310>
 800bf1a:	9a06      	ldr	r2, [sp, #24]
 800bf1c:	4252      	negs	r2, r2
 800bf1e:	9206      	str	r2, [sp, #24]
 800bf20:	9a05      	ldr	r2, [sp, #20]
 800bf22:	2a00      	cmp	r2, #0
 800bf24:	d14d      	bne.n	800bfc2 <_strtod_l+0x3b2>
 800bf26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf28:	4310      	orrs	r0, r2
 800bf2a:	d000      	beq.n	800bf2e <_strtod_l+0x31e>
 800bf2c:	e6ab      	b.n	800bc86 <_strtod_l+0x76>
 800bf2e:	4662      	mov	r2, ip
 800bf30:	2a00      	cmp	r2, #0
 800bf32:	d000      	beq.n	800bf36 <_strtod_l+0x326>
 800bf34:	e6c5      	b.n	800bcc2 <_strtod_l+0xb2>
 800bf36:	2b69      	cmp	r3, #105	; 0x69
 800bf38:	d027      	beq.n	800bf8a <_strtod_l+0x37a>
 800bf3a:	dc23      	bgt.n	800bf84 <_strtod_l+0x374>
 800bf3c:	2b49      	cmp	r3, #73	; 0x49
 800bf3e:	d024      	beq.n	800bf8a <_strtod_l+0x37a>
 800bf40:	2b4e      	cmp	r3, #78	; 0x4e
 800bf42:	d000      	beq.n	800bf46 <_strtod_l+0x336>
 800bf44:	e6bd      	b.n	800bcc2 <_strtod_l+0xb2>
 800bf46:	49a3      	ldr	r1, [pc, #652]	; (800c1d4 <_strtod_l+0x5c4>)
 800bf48:	a81b      	add	r0, sp, #108	; 0x6c
 800bf4a:	f002 fdd9 	bl	800eb00 <__match>
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	d100      	bne.n	800bf54 <_strtod_l+0x344>
 800bf52:	e6b6      	b.n	800bcc2 <_strtod_l+0xb2>
 800bf54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	2b28      	cmp	r3, #40	; 0x28
 800bf5a:	d12c      	bne.n	800bfb6 <_strtod_l+0x3a6>
 800bf5c:	499e      	ldr	r1, [pc, #632]	; (800c1d8 <_strtod_l+0x5c8>)
 800bf5e:	aa1e      	add	r2, sp, #120	; 0x78
 800bf60:	a81b      	add	r0, sp, #108	; 0x6c
 800bf62:	f002 fde1 	bl	800eb28 <__hexnan>
 800bf66:	2805      	cmp	r0, #5
 800bf68:	d125      	bne.n	800bfb6 <_strtod_l+0x3a6>
 800bf6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bf6c:	4a9b      	ldr	r2, [pc, #620]	; (800c1dc <_strtod_l+0x5cc>)
 800bf6e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800bf70:	431a      	orrs	r2, r3
 800bf72:	0017      	movs	r7, r2
 800bf74:	e687      	b.n	800bc86 <_strtod_l+0x76>
 800bf76:	220a      	movs	r2, #10
 800bf78:	990e      	ldr	r1, [sp, #56]	; 0x38
 800bf7a:	434a      	muls	r2, r1
 800bf7c:	18d2      	adds	r2, r2, r3
 800bf7e:	3a30      	subs	r2, #48	; 0x30
 800bf80:	920e      	str	r2, [sp, #56]	; 0x38
 800bf82:	e7b5      	b.n	800bef0 <_strtod_l+0x2e0>
 800bf84:	2b6e      	cmp	r3, #110	; 0x6e
 800bf86:	d0de      	beq.n	800bf46 <_strtod_l+0x336>
 800bf88:	e69b      	b.n	800bcc2 <_strtod_l+0xb2>
 800bf8a:	4995      	ldr	r1, [pc, #596]	; (800c1e0 <_strtod_l+0x5d0>)
 800bf8c:	a81b      	add	r0, sp, #108	; 0x6c
 800bf8e:	f002 fdb7 	bl	800eb00 <__match>
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d100      	bne.n	800bf98 <_strtod_l+0x388>
 800bf96:	e694      	b.n	800bcc2 <_strtod_l+0xb2>
 800bf98:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf9a:	4992      	ldr	r1, [pc, #584]	; (800c1e4 <_strtod_l+0x5d4>)
 800bf9c:	3b01      	subs	r3, #1
 800bf9e:	a81b      	add	r0, sp, #108	; 0x6c
 800bfa0:	931b      	str	r3, [sp, #108]	; 0x6c
 800bfa2:	f002 fdad 	bl	800eb00 <__match>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	d102      	bne.n	800bfb0 <_strtod_l+0x3a0>
 800bfaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bfac:	3301      	adds	r3, #1
 800bfae:	931b      	str	r3, [sp, #108]	; 0x6c
 800bfb0:	2600      	movs	r6, #0
 800bfb2:	4f8a      	ldr	r7, [pc, #552]	; (800c1dc <_strtod_l+0x5cc>)
 800bfb4:	e667      	b.n	800bc86 <_strtod_l+0x76>
 800bfb6:	488c      	ldr	r0, [pc, #560]	; (800c1e8 <_strtod_l+0x5d8>)
 800bfb8:	f001 fbf6 	bl	800d7a8 <nan>
 800bfbc:	0006      	movs	r6, r0
 800bfbe:	000f      	movs	r7, r1
 800bfc0:	e661      	b.n	800bc86 <_strtod_l+0x76>
 800bfc2:	9b06      	ldr	r3, [sp, #24]
 800bfc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bfc6:	1a9b      	subs	r3, r3, r2
 800bfc8:	9309      	str	r3, [sp, #36]	; 0x24
 800bfca:	9b08      	ldr	r3, [sp, #32]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d101      	bne.n	800bfd4 <_strtod_l+0x3c4>
 800bfd0:	9b05      	ldr	r3, [sp, #20]
 800bfd2:	9308      	str	r3, [sp, #32]
 800bfd4:	9c05      	ldr	r4, [sp, #20]
 800bfd6:	2c10      	cmp	r4, #16
 800bfd8:	dd00      	ble.n	800bfdc <_strtod_l+0x3cc>
 800bfda:	2410      	movs	r4, #16
 800bfdc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bfde:	f7f6 f9f7 	bl	80023d0 <__aeabi_ui2d>
 800bfe2:	9b05      	ldr	r3, [sp, #20]
 800bfe4:	0006      	movs	r6, r0
 800bfe6:	000f      	movs	r7, r1
 800bfe8:	2b09      	cmp	r3, #9
 800bfea:	dd15      	ble.n	800c018 <_strtod_l+0x408>
 800bfec:	0022      	movs	r2, r4
 800bfee:	4b7f      	ldr	r3, [pc, #508]	; (800c1ec <_strtod_l+0x5dc>)
 800bff0:	3a09      	subs	r2, #9
 800bff2:	00d2      	lsls	r2, r2, #3
 800bff4:	189b      	adds	r3, r3, r2
 800bff6:	681a      	ldr	r2, [r3, #0]
 800bff8:	685b      	ldr	r3, [r3, #4]
 800bffa:	f7f5 fb21 	bl	8001640 <__aeabi_dmul>
 800bffe:	0006      	movs	r6, r0
 800c000:	0028      	movs	r0, r5
 800c002:	000f      	movs	r7, r1
 800c004:	f7f6 f9e4 	bl	80023d0 <__aeabi_ui2d>
 800c008:	0002      	movs	r2, r0
 800c00a:	000b      	movs	r3, r1
 800c00c:	0030      	movs	r0, r6
 800c00e:	0039      	movs	r1, r7
 800c010:	f7f4 fbbc 	bl	800078c <__aeabi_dadd>
 800c014:	0006      	movs	r6, r0
 800c016:	000f      	movs	r7, r1
 800c018:	9b05      	ldr	r3, [sp, #20]
 800c01a:	2b0f      	cmp	r3, #15
 800c01c:	dc39      	bgt.n	800c092 <_strtod_l+0x482>
 800c01e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c020:	2b00      	cmp	r3, #0
 800c022:	d100      	bne.n	800c026 <_strtod_l+0x416>
 800c024:	e62f      	b.n	800bc86 <_strtod_l+0x76>
 800c026:	dd24      	ble.n	800c072 <_strtod_l+0x462>
 800c028:	2b16      	cmp	r3, #22
 800c02a:	dc09      	bgt.n	800c040 <_strtod_l+0x430>
 800c02c:	496f      	ldr	r1, [pc, #444]	; (800c1ec <_strtod_l+0x5dc>)
 800c02e:	00db      	lsls	r3, r3, #3
 800c030:	18c9      	adds	r1, r1, r3
 800c032:	0032      	movs	r2, r6
 800c034:	6808      	ldr	r0, [r1, #0]
 800c036:	6849      	ldr	r1, [r1, #4]
 800c038:	003b      	movs	r3, r7
 800c03a:	f7f5 fb01 	bl	8001640 <__aeabi_dmul>
 800c03e:	e7bd      	b.n	800bfbc <_strtod_l+0x3ac>
 800c040:	2325      	movs	r3, #37	; 0x25
 800c042:	9a05      	ldr	r2, [sp, #20]
 800c044:	1a9b      	subs	r3, r3, r2
 800c046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c048:	4293      	cmp	r3, r2
 800c04a:	db22      	blt.n	800c092 <_strtod_l+0x482>
 800c04c:	240f      	movs	r4, #15
 800c04e:	9b05      	ldr	r3, [sp, #20]
 800c050:	4d66      	ldr	r5, [pc, #408]	; (800c1ec <_strtod_l+0x5dc>)
 800c052:	1ae4      	subs	r4, r4, r3
 800c054:	00e1      	lsls	r1, r4, #3
 800c056:	1869      	adds	r1, r5, r1
 800c058:	0032      	movs	r2, r6
 800c05a:	6808      	ldr	r0, [r1, #0]
 800c05c:	6849      	ldr	r1, [r1, #4]
 800c05e:	003b      	movs	r3, r7
 800c060:	f7f5 faee 	bl	8001640 <__aeabi_dmul>
 800c064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c066:	1b1c      	subs	r4, r3, r4
 800c068:	00e4      	lsls	r4, r4, #3
 800c06a:	192d      	adds	r5, r5, r4
 800c06c:	682a      	ldr	r2, [r5, #0]
 800c06e:	686b      	ldr	r3, [r5, #4]
 800c070:	e7e3      	b.n	800c03a <_strtod_l+0x42a>
 800c072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c074:	3316      	adds	r3, #22
 800c076:	db0c      	blt.n	800c092 <_strtod_l+0x482>
 800c078:	9906      	ldr	r1, [sp, #24]
 800c07a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c07c:	4b5b      	ldr	r3, [pc, #364]	; (800c1ec <_strtod_l+0x5dc>)
 800c07e:	1a52      	subs	r2, r2, r1
 800c080:	00d2      	lsls	r2, r2, #3
 800c082:	189b      	adds	r3, r3, r2
 800c084:	0030      	movs	r0, r6
 800c086:	681a      	ldr	r2, [r3, #0]
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	0039      	movs	r1, r7
 800c08c:	f7f4 fede 	bl	8000e4c <__aeabi_ddiv>
 800c090:	e794      	b.n	800bfbc <_strtod_l+0x3ac>
 800c092:	9b05      	ldr	r3, [sp, #20]
 800c094:	1b1c      	subs	r4, r3, r4
 800c096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c098:	18e4      	adds	r4, r4, r3
 800c09a:	2c00      	cmp	r4, #0
 800c09c:	dd72      	ble.n	800c184 <_strtod_l+0x574>
 800c09e:	220f      	movs	r2, #15
 800c0a0:	0023      	movs	r3, r4
 800c0a2:	4013      	ands	r3, r2
 800c0a4:	4214      	tst	r4, r2
 800c0a6:	d00a      	beq.n	800c0be <_strtod_l+0x4ae>
 800c0a8:	4950      	ldr	r1, [pc, #320]	; (800c1ec <_strtod_l+0x5dc>)
 800c0aa:	00db      	lsls	r3, r3, #3
 800c0ac:	18c9      	adds	r1, r1, r3
 800c0ae:	0032      	movs	r2, r6
 800c0b0:	6808      	ldr	r0, [r1, #0]
 800c0b2:	6849      	ldr	r1, [r1, #4]
 800c0b4:	003b      	movs	r3, r7
 800c0b6:	f7f5 fac3 	bl	8001640 <__aeabi_dmul>
 800c0ba:	0006      	movs	r6, r0
 800c0bc:	000f      	movs	r7, r1
 800c0be:	230f      	movs	r3, #15
 800c0c0:	439c      	bics	r4, r3
 800c0c2:	d04a      	beq.n	800c15a <_strtod_l+0x54a>
 800c0c4:	3326      	adds	r3, #38	; 0x26
 800c0c6:	33ff      	adds	r3, #255	; 0xff
 800c0c8:	429c      	cmp	r4, r3
 800c0ca:	dd22      	ble.n	800c112 <_strtod_l+0x502>
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	9305      	str	r3, [sp, #20]
 800c0d0:	9306      	str	r3, [sp, #24]
 800c0d2:	930d      	str	r3, [sp, #52]	; 0x34
 800c0d4:	9308      	str	r3, [sp, #32]
 800c0d6:	2322      	movs	r3, #34	; 0x22
 800c0d8:	2600      	movs	r6, #0
 800c0da:	9a04      	ldr	r2, [sp, #16]
 800c0dc:	4f3f      	ldr	r7, [pc, #252]	; (800c1dc <_strtod_l+0x5cc>)
 800c0de:	6013      	str	r3, [r2, #0]
 800c0e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0e2:	42b3      	cmp	r3, r6
 800c0e4:	d100      	bne.n	800c0e8 <_strtod_l+0x4d8>
 800c0e6:	e5ce      	b.n	800bc86 <_strtod_l+0x76>
 800c0e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c0ea:	9804      	ldr	r0, [sp, #16]
 800c0ec:	f002 fe1a 	bl	800ed24 <_Bfree>
 800c0f0:	9908      	ldr	r1, [sp, #32]
 800c0f2:	9804      	ldr	r0, [sp, #16]
 800c0f4:	f002 fe16 	bl	800ed24 <_Bfree>
 800c0f8:	9906      	ldr	r1, [sp, #24]
 800c0fa:	9804      	ldr	r0, [sp, #16]
 800c0fc:	f002 fe12 	bl	800ed24 <_Bfree>
 800c100:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c102:	9804      	ldr	r0, [sp, #16]
 800c104:	f002 fe0e 	bl	800ed24 <_Bfree>
 800c108:	9905      	ldr	r1, [sp, #20]
 800c10a:	9804      	ldr	r0, [sp, #16]
 800c10c:	f002 fe0a 	bl	800ed24 <_Bfree>
 800c110:	e5b9      	b.n	800bc86 <_strtod_l+0x76>
 800c112:	2300      	movs	r3, #0
 800c114:	0030      	movs	r0, r6
 800c116:	0039      	movs	r1, r7
 800c118:	4d35      	ldr	r5, [pc, #212]	; (800c1f0 <_strtod_l+0x5e0>)
 800c11a:	1124      	asrs	r4, r4, #4
 800c11c:	9307      	str	r3, [sp, #28]
 800c11e:	2c01      	cmp	r4, #1
 800c120:	dc1e      	bgt.n	800c160 <_strtod_l+0x550>
 800c122:	2b00      	cmp	r3, #0
 800c124:	d001      	beq.n	800c12a <_strtod_l+0x51a>
 800c126:	0006      	movs	r6, r0
 800c128:	000f      	movs	r7, r1
 800c12a:	4b32      	ldr	r3, [pc, #200]	; (800c1f4 <_strtod_l+0x5e4>)
 800c12c:	9a07      	ldr	r2, [sp, #28]
 800c12e:	18ff      	adds	r7, r7, r3
 800c130:	4b2f      	ldr	r3, [pc, #188]	; (800c1f0 <_strtod_l+0x5e0>)
 800c132:	00d2      	lsls	r2, r2, #3
 800c134:	189d      	adds	r5, r3, r2
 800c136:	6828      	ldr	r0, [r5, #0]
 800c138:	6869      	ldr	r1, [r5, #4]
 800c13a:	0032      	movs	r2, r6
 800c13c:	003b      	movs	r3, r7
 800c13e:	f7f5 fa7f 	bl	8001640 <__aeabi_dmul>
 800c142:	4b26      	ldr	r3, [pc, #152]	; (800c1dc <_strtod_l+0x5cc>)
 800c144:	4a2c      	ldr	r2, [pc, #176]	; (800c1f8 <_strtod_l+0x5e8>)
 800c146:	0006      	movs	r6, r0
 800c148:	400b      	ands	r3, r1
 800c14a:	4293      	cmp	r3, r2
 800c14c:	d8be      	bhi.n	800c0cc <_strtod_l+0x4bc>
 800c14e:	4a2b      	ldr	r2, [pc, #172]	; (800c1fc <_strtod_l+0x5ec>)
 800c150:	4293      	cmp	r3, r2
 800c152:	d913      	bls.n	800c17c <_strtod_l+0x56c>
 800c154:	2601      	movs	r6, #1
 800c156:	4f2a      	ldr	r7, [pc, #168]	; (800c200 <_strtod_l+0x5f0>)
 800c158:	4276      	negs	r6, r6
 800c15a:	2300      	movs	r3, #0
 800c15c:	9307      	str	r3, [sp, #28]
 800c15e:	e088      	b.n	800c272 <_strtod_l+0x662>
 800c160:	2201      	movs	r2, #1
 800c162:	4214      	tst	r4, r2
 800c164:	d004      	beq.n	800c170 <_strtod_l+0x560>
 800c166:	682a      	ldr	r2, [r5, #0]
 800c168:	686b      	ldr	r3, [r5, #4]
 800c16a:	f7f5 fa69 	bl	8001640 <__aeabi_dmul>
 800c16e:	2301      	movs	r3, #1
 800c170:	9a07      	ldr	r2, [sp, #28]
 800c172:	1064      	asrs	r4, r4, #1
 800c174:	3201      	adds	r2, #1
 800c176:	9207      	str	r2, [sp, #28]
 800c178:	3508      	adds	r5, #8
 800c17a:	e7d0      	b.n	800c11e <_strtod_l+0x50e>
 800c17c:	23d4      	movs	r3, #212	; 0xd4
 800c17e:	049b      	lsls	r3, r3, #18
 800c180:	18cf      	adds	r7, r1, r3
 800c182:	e7ea      	b.n	800c15a <_strtod_l+0x54a>
 800c184:	2c00      	cmp	r4, #0
 800c186:	d0e8      	beq.n	800c15a <_strtod_l+0x54a>
 800c188:	4264      	negs	r4, r4
 800c18a:	230f      	movs	r3, #15
 800c18c:	0022      	movs	r2, r4
 800c18e:	401a      	ands	r2, r3
 800c190:	421c      	tst	r4, r3
 800c192:	d00a      	beq.n	800c1aa <_strtod_l+0x59a>
 800c194:	4b15      	ldr	r3, [pc, #84]	; (800c1ec <_strtod_l+0x5dc>)
 800c196:	00d2      	lsls	r2, r2, #3
 800c198:	189b      	adds	r3, r3, r2
 800c19a:	0030      	movs	r0, r6
 800c19c:	681a      	ldr	r2, [r3, #0]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	0039      	movs	r1, r7
 800c1a2:	f7f4 fe53 	bl	8000e4c <__aeabi_ddiv>
 800c1a6:	0006      	movs	r6, r0
 800c1a8:	000f      	movs	r7, r1
 800c1aa:	1124      	asrs	r4, r4, #4
 800c1ac:	d0d5      	beq.n	800c15a <_strtod_l+0x54a>
 800c1ae:	2c1f      	cmp	r4, #31
 800c1b0:	dd28      	ble.n	800c204 <_strtod_l+0x5f4>
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	9305      	str	r3, [sp, #20]
 800c1b6:	9306      	str	r3, [sp, #24]
 800c1b8:	930d      	str	r3, [sp, #52]	; 0x34
 800c1ba:	9308      	str	r3, [sp, #32]
 800c1bc:	2322      	movs	r3, #34	; 0x22
 800c1be:	9a04      	ldr	r2, [sp, #16]
 800c1c0:	2600      	movs	r6, #0
 800c1c2:	6013      	str	r3, [r2, #0]
 800c1c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1c6:	2700      	movs	r7, #0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d18d      	bne.n	800c0e8 <_strtod_l+0x4d8>
 800c1cc:	e55b      	b.n	800bc86 <_strtod_l+0x76>
 800c1ce:	46c0      	nop			; (mov r8, r8)
 800c1d0:	00004e1f 	.word	0x00004e1f
 800c1d4:	08010c5e 	.word	0x08010c5e
 800c1d8:	08010b14 	.word	0x08010b14
 800c1dc:	7ff00000 	.word	0x7ff00000
 800c1e0:	08010c56 	.word	0x08010c56
 800c1e4:	08010d3d 	.word	0x08010d3d
 800c1e8:	08010d39 	.word	0x08010d39
 800c1ec:	08010e98 	.word	0x08010e98
 800c1f0:	08010e70 	.word	0x08010e70
 800c1f4:	fcb00000 	.word	0xfcb00000
 800c1f8:	7ca00000 	.word	0x7ca00000
 800c1fc:	7c900000 	.word	0x7c900000
 800c200:	7fefffff 	.word	0x7fefffff
 800c204:	2310      	movs	r3, #16
 800c206:	0022      	movs	r2, r4
 800c208:	401a      	ands	r2, r3
 800c20a:	9207      	str	r2, [sp, #28]
 800c20c:	421c      	tst	r4, r3
 800c20e:	d001      	beq.n	800c214 <_strtod_l+0x604>
 800c210:	335a      	adds	r3, #90	; 0x5a
 800c212:	9307      	str	r3, [sp, #28]
 800c214:	0030      	movs	r0, r6
 800c216:	0039      	movs	r1, r7
 800c218:	2300      	movs	r3, #0
 800c21a:	4dc4      	ldr	r5, [pc, #784]	; (800c52c <_strtod_l+0x91c>)
 800c21c:	2201      	movs	r2, #1
 800c21e:	4214      	tst	r4, r2
 800c220:	d004      	beq.n	800c22c <_strtod_l+0x61c>
 800c222:	682a      	ldr	r2, [r5, #0]
 800c224:	686b      	ldr	r3, [r5, #4]
 800c226:	f7f5 fa0b 	bl	8001640 <__aeabi_dmul>
 800c22a:	2301      	movs	r3, #1
 800c22c:	1064      	asrs	r4, r4, #1
 800c22e:	3508      	adds	r5, #8
 800c230:	2c00      	cmp	r4, #0
 800c232:	d1f3      	bne.n	800c21c <_strtod_l+0x60c>
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <_strtod_l+0x62c>
 800c238:	0006      	movs	r6, r0
 800c23a:	000f      	movs	r7, r1
 800c23c:	9b07      	ldr	r3, [sp, #28]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00f      	beq.n	800c262 <_strtod_l+0x652>
 800c242:	236b      	movs	r3, #107	; 0x6b
 800c244:	007a      	lsls	r2, r7, #1
 800c246:	0d52      	lsrs	r2, r2, #21
 800c248:	0039      	movs	r1, r7
 800c24a:	1a9b      	subs	r3, r3, r2
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	dd08      	ble.n	800c262 <_strtod_l+0x652>
 800c250:	2b1f      	cmp	r3, #31
 800c252:	dc00      	bgt.n	800c256 <_strtod_l+0x646>
 800c254:	e121      	b.n	800c49a <_strtod_l+0x88a>
 800c256:	2600      	movs	r6, #0
 800c258:	2b34      	cmp	r3, #52	; 0x34
 800c25a:	dc00      	bgt.n	800c25e <_strtod_l+0x64e>
 800c25c:	e116      	b.n	800c48c <_strtod_l+0x87c>
 800c25e:	27dc      	movs	r7, #220	; 0xdc
 800c260:	04bf      	lsls	r7, r7, #18
 800c262:	2200      	movs	r2, #0
 800c264:	2300      	movs	r3, #0
 800c266:	0030      	movs	r0, r6
 800c268:	0039      	movs	r1, r7
 800c26a:	f7f4 f8ef 	bl	800044c <__aeabi_dcmpeq>
 800c26e:	2800      	cmp	r0, #0
 800c270:	d19f      	bne.n	800c1b2 <_strtod_l+0x5a2>
 800c272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c274:	9a08      	ldr	r2, [sp, #32]
 800c276:	9300      	str	r3, [sp, #0]
 800c278:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c27a:	9b05      	ldr	r3, [sp, #20]
 800c27c:	9804      	ldr	r0, [sp, #16]
 800c27e:	f002 fdb9 	bl	800edf4 <__s2b>
 800c282:	900d      	str	r0, [sp, #52]	; 0x34
 800c284:	2800      	cmp	r0, #0
 800c286:	d100      	bne.n	800c28a <_strtod_l+0x67a>
 800c288:	e720      	b.n	800c0cc <_strtod_l+0x4bc>
 800c28a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c28c:	9906      	ldr	r1, [sp, #24]
 800c28e:	17da      	asrs	r2, r3, #31
 800c290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c292:	1a5b      	subs	r3, r3, r1
 800c294:	401a      	ands	r2, r3
 800c296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c298:	9215      	str	r2, [sp, #84]	; 0x54
 800c29a:	43db      	mvns	r3, r3
 800c29c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c29e:	17db      	asrs	r3, r3, #31
 800c2a0:	401a      	ands	r2, r3
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	9218      	str	r2, [sp, #96]	; 0x60
 800c2a6:	9305      	str	r3, [sp, #20]
 800c2a8:	9306      	str	r3, [sp, #24]
 800c2aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2ac:	9804      	ldr	r0, [sp, #16]
 800c2ae:	6859      	ldr	r1, [r3, #4]
 800c2b0:	f002 fcf4 	bl	800ec9c <_Balloc>
 800c2b4:	9008      	str	r0, [sp, #32]
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	d100      	bne.n	800c2bc <_strtod_l+0x6ac>
 800c2ba:	e70c      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c2bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2be:	300c      	adds	r0, #12
 800c2c0:	0019      	movs	r1, r3
 800c2c2:	691a      	ldr	r2, [r3, #16]
 800c2c4:	310c      	adds	r1, #12
 800c2c6:	3202      	adds	r2, #2
 800c2c8:	0092      	lsls	r2, r2, #2
 800c2ca:	f001 fa63 	bl	800d794 <memcpy>
 800c2ce:	ab1e      	add	r3, sp, #120	; 0x78
 800c2d0:	9301      	str	r3, [sp, #4]
 800c2d2:	ab1d      	add	r3, sp, #116	; 0x74
 800c2d4:	9300      	str	r3, [sp, #0]
 800c2d6:	0032      	movs	r2, r6
 800c2d8:	003b      	movs	r3, r7
 800c2da:	9804      	ldr	r0, [sp, #16]
 800c2dc:	9610      	str	r6, [sp, #64]	; 0x40
 800c2de:	9711      	str	r7, [sp, #68]	; 0x44
 800c2e0:	f003 f8ca 	bl	800f478 <__d2b>
 800c2e4:	901c      	str	r0, [sp, #112]	; 0x70
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d100      	bne.n	800c2ec <_strtod_l+0x6dc>
 800c2ea:	e6f4      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c2ec:	2101      	movs	r1, #1
 800c2ee:	9804      	ldr	r0, [sp, #16]
 800c2f0:	f002 fe14 	bl	800ef1c <__i2b>
 800c2f4:	9006      	str	r0, [sp, #24]
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	d100      	bne.n	800c2fc <_strtod_l+0x6ec>
 800c2fa:	e6ec      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c2fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c2fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c300:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800c302:	1ad4      	subs	r4, r2, r3
 800c304:	2b00      	cmp	r3, #0
 800c306:	db01      	blt.n	800c30c <_strtod_l+0x6fc>
 800c308:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800c30a:	195d      	adds	r5, r3, r5
 800c30c:	9907      	ldr	r1, [sp, #28]
 800c30e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c310:	1a5b      	subs	r3, r3, r1
 800c312:	2136      	movs	r1, #54	; 0x36
 800c314:	189b      	adds	r3, r3, r2
 800c316:	1a8a      	subs	r2, r1, r2
 800c318:	4985      	ldr	r1, [pc, #532]	; (800c530 <_strtod_l+0x920>)
 800c31a:	2001      	movs	r0, #1
 800c31c:	468c      	mov	ip, r1
 800c31e:	2100      	movs	r1, #0
 800c320:	3b01      	subs	r3, #1
 800c322:	9114      	str	r1, [sp, #80]	; 0x50
 800c324:	9012      	str	r0, [sp, #72]	; 0x48
 800c326:	4563      	cmp	r3, ip
 800c328:	da07      	bge.n	800c33a <_strtod_l+0x72a>
 800c32a:	4661      	mov	r1, ip
 800c32c:	1ac9      	subs	r1, r1, r3
 800c32e:	1a52      	subs	r2, r2, r1
 800c330:	291f      	cmp	r1, #31
 800c332:	dd00      	ble.n	800c336 <_strtod_l+0x726>
 800c334:	e0b6      	b.n	800c4a4 <_strtod_l+0x894>
 800c336:	4088      	lsls	r0, r1
 800c338:	9012      	str	r0, [sp, #72]	; 0x48
 800c33a:	18ab      	adds	r3, r5, r2
 800c33c:	930c      	str	r3, [sp, #48]	; 0x30
 800c33e:	18a4      	adds	r4, r4, r2
 800c340:	9b07      	ldr	r3, [sp, #28]
 800c342:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c344:	191c      	adds	r4, r3, r4
 800c346:	002b      	movs	r3, r5
 800c348:	4295      	cmp	r5, r2
 800c34a:	dd00      	ble.n	800c34e <_strtod_l+0x73e>
 800c34c:	0013      	movs	r3, r2
 800c34e:	42a3      	cmp	r3, r4
 800c350:	dd00      	ble.n	800c354 <_strtod_l+0x744>
 800c352:	0023      	movs	r3, r4
 800c354:	2b00      	cmp	r3, #0
 800c356:	dd04      	ble.n	800c362 <_strtod_l+0x752>
 800c358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c35a:	1ae4      	subs	r4, r4, r3
 800c35c:	1ad2      	subs	r2, r2, r3
 800c35e:	920c      	str	r2, [sp, #48]	; 0x30
 800c360:	1aed      	subs	r5, r5, r3
 800c362:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c364:	2b00      	cmp	r3, #0
 800c366:	dd17      	ble.n	800c398 <_strtod_l+0x788>
 800c368:	001a      	movs	r2, r3
 800c36a:	9906      	ldr	r1, [sp, #24]
 800c36c:	9804      	ldr	r0, [sp, #16]
 800c36e:	f002 fe9d 	bl	800f0ac <__pow5mult>
 800c372:	9006      	str	r0, [sp, #24]
 800c374:	2800      	cmp	r0, #0
 800c376:	d100      	bne.n	800c37a <_strtod_l+0x76a>
 800c378:	e6ad      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c37a:	0001      	movs	r1, r0
 800c37c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c37e:	9804      	ldr	r0, [sp, #16]
 800c380:	f002 fde4 	bl	800ef4c <__multiply>
 800c384:	900e      	str	r0, [sp, #56]	; 0x38
 800c386:	2800      	cmp	r0, #0
 800c388:	d100      	bne.n	800c38c <_strtod_l+0x77c>
 800c38a:	e6a4      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c38c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c38e:	9804      	ldr	r0, [sp, #16]
 800c390:	f002 fcc8 	bl	800ed24 <_Bfree>
 800c394:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c396:	931c      	str	r3, [sp, #112]	; 0x70
 800c398:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	dd00      	ble.n	800c3a0 <_strtod_l+0x790>
 800c39e:	e087      	b.n	800c4b0 <_strtod_l+0x8a0>
 800c3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	dd08      	ble.n	800c3b8 <_strtod_l+0x7a8>
 800c3a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c3a8:	9908      	ldr	r1, [sp, #32]
 800c3aa:	9804      	ldr	r0, [sp, #16]
 800c3ac:	f002 fe7e 	bl	800f0ac <__pow5mult>
 800c3b0:	9008      	str	r0, [sp, #32]
 800c3b2:	2800      	cmp	r0, #0
 800c3b4:	d100      	bne.n	800c3b8 <_strtod_l+0x7a8>
 800c3b6:	e68e      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c3b8:	2c00      	cmp	r4, #0
 800c3ba:	dd08      	ble.n	800c3ce <_strtod_l+0x7be>
 800c3bc:	0022      	movs	r2, r4
 800c3be:	9908      	ldr	r1, [sp, #32]
 800c3c0:	9804      	ldr	r0, [sp, #16]
 800c3c2:	f002 fecf 	bl	800f164 <__lshift>
 800c3c6:	9008      	str	r0, [sp, #32]
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d100      	bne.n	800c3ce <_strtod_l+0x7be>
 800c3cc:	e683      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c3ce:	2d00      	cmp	r5, #0
 800c3d0:	dd08      	ble.n	800c3e4 <_strtod_l+0x7d4>
 800c3d2:	002a      	movs	r2, r5
 800c3d4:	9906      	ldr	r1, [sp, #24]
 800c3d6:	9804      	ldr	r0, [sp, #16]
 800c3d8:	f002 fec4 	bl	800f164 <__lshift>
 800c3dc:	9006      	str	r0, [sp, #24]
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	d100      	bne.n	800c3e4 <_strtod_l+0x7d4>
 800c3e2:	e678      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c3e4:	9a08      	ldr	r2, [sp, #32]
 800c3e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c3e8:	9804      	ldr	r0, [sp, #16]
 800c3ea:	f002 ff45 	bl	800f278 <__mdiff>
 800c3ee:	9005      	str	r0, [sp, #20]
 800c3f0:	2800      	cmp	r0, #0
 800c3f2:	d100      	bne.n	800c3f6 <_strtod_l+0x7e6>
 800c3f4:	e66f      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	68c3      	ldr	r3, [r0, #12]
 800c3fa:	9906      	ldr	r1, [sp, #24]
 800c3fc:	60c2      	str	r2, [r0, #12]
 800c3fe:	930c      	str	r3, [sp, #48]	; 0x30
 800c400:	f002 ff1e 	bl	800f240 <__mcmp>
 800c404:	2800      	cmp	r0, #0
 800c406:	da5d      	bge.n	800c4c4 <_strtod_l+0x8b4>
 800c408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c40a:	4333      	orrs	r3, r6
 800c40c:	d000      	beq.n	800c410 <_strtod_l+0x800>
 800c40e:	e088      	b.n	800c522 <_strtod_l+0x912>
 800c410:	033b      	lsls	r3, r7, #12
 800c412:	d000      	beq.n	800c416 <_strtod_l+0x806>
 800c414:	e085      	b.n	800c522 <_strtod_l+0x912>
 800c416:	22d6      	movs	r2, #214	; 0xd6
 800c418:	4b46      	ldr	r3, [pc, #280]	; (800c534 <_strtod_l+0x924>)
 800c41a:	04d2      	lsls	r2, r2, #19
 800c41c:	403b      	ands	r3, r7
 800c41e:	4293      	cmp	r3, r2
 800c420:	d97f      	bls.n	800c522 <_strtod_l+0x912>
 800c422:	9b05      	ldr	r3, [sp, #20]
 800c424:	695b      	ldr	r3, [r3, #20]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d103      	bne.n	800c432 <_strtod_l+0x822>
 800c42a:	9b05      	ldr	r3, [sp, #20]
 800c42c:	691b      	ldr	r3, [r3, #16]
 800c42e:	2b01      	cmp	r3, #1
 800c430:	dd77      	ble.n	800c522 <_strtod_l+0x912>
 800c432:	9905      	ldr	r1, [sp, #20]
 800c434:	2201      	movs	r2, #1
 800c436:	9804      	ldr	r0, [sp, #16]
 800c438:	f002 fe94 	bl	800f164 <__lshift>
 800c43c:	9906      	ldr	r1, [sp, #24]
 800c43e:	9005      	str	r0, [sp, #20]
 800c440:	f002 fefe 	bl	800f240 <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	dd6c      	ble.n	800c522 <_strtod_l+0x912>
 800c448:	9907      	ldr	r1, [sp, #28]
 800c44a:	003b      	movs	r3, r7
 800c44c:	4a39      	ldr	r2, [pc, #228]	; (800c534 <_strtod_l+0x924>)
 800c44e:	2900      	cmp	r1, #0
 800c450:	d100      	bne.n	800c454 <_strtod_l+0x844>
 800c452:	e094      	b.n	800c57e <_strtod_l+0x96e>
 800c454:	0011      	movs	r1, r2
 800c456:	20d6      	movs	r0, #214	; 0xd6
 800c458:	4039      	ands	r1, r7
 800c45a:	04c0      	lsls	r0, r0, #19
 800c45c:	4281      	cmp	r1, r0
 800c45e:	dd00      	ble.n	800c462 <_strtod_l+0x852>
 800c460:	e08d      	b.n	800c57e <_strtod_l+0x96e>
 800c462:	23dc      	movs	r3, #220	; 0xdc
 800c464:	049b      	lsls	r3, r3, #18
 800c466:	4299      	cmp	r1, r3
 800c468:	dc00      	bgt.n	800c46c <_strtod_l+0x85c>
 800c46a:	e6a7      	b.n	800c1bc <_strtod_l+0x5ac>
 800c46c:	0030      	movs	r0, r6
 800c46e:	0039      	movs	r1, r7
 800c470:	4b31      	ldr	r3, [pc, #196]	; (800c538 <_strtod_l+0x928>)
 800c472:	2200      	movs	r2, #0
 800c474:	f7f5 f8e4 	bl	8001640 <__aeabi_dmul>
 800c478:	4b2e      	ldr	r3, [pc, #184]	; (800c534 <_strtod_l+0x924>)
 800c47a:	0006      	movs	r6, r0
 800c47c:	000f      	movs	r7, r1
 800c47e:	420b      	tst	r3, r1
 800c480:	d000      	beq.n	800c484 <_strtod_l+0x874>
 800c482:	e631      	b.n	800c0e8 <_strtod_l+0x4d8>
 800c484:	2322      	movs	r3, #34	; 0x22
 800c486:	9a04      	ldr	r2, [sp, #16]
 800c488:	6013      	str	r3, [r2, #0]
 800c48a:	e62d      	b.n	800c0e8 <_strtod_l+0x4d8>
 800c48c:	234b      	movs	r3, #75	; 0x4b
 800c48e:	1a9a      	subs	r2, r3, r2
 800c490:	3b4c      	subs	r3, #76	; 0x4c
 800c492:	4093      	lsls	r3, r2
 800c494:	4019      	ands	r1, r3
 800c496:	000f      	movs	r7, r1
 800c498:	e6e3      	b.n	800c262 <_strtod_l+0x652>
 800c49a:	2201      	movs	r2, #1
 800c49c:	4252      	negs	r2, r2
 800c49e:	409a      	lsls	r2, r3
 800c4a0:	4016      	ands	r6, r2
 800c4a2:	e6de      	b.n	800c262 <_strtod_l+0x652>
 800c4a4:	4925      	ldr	r1, [pc, #148]	; (800c53c <_strtod_l+0x92c>)
 800c4a6:	1acb      	subs	r3, r1, r3
 800c4a8:	0001      	movs	r1, r0
 800c4aa:	4099      	lsls	r1, r3
 800c4ac:	9114      	str	r1, [sp, #80]	; 0x50
 800c4ae:	e743      	b.n	800c338 <_strtod_l+0x728>
 800c4b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c4b4:	9804      	ldr	r0, [sp, #16]
 800c4b6:	f002 fe55 	bl	800f164 <__lshift>
 800c4ba:	901c      	str	r0, [sp, #112]	; 0x70
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d000      	beq.n	800c4c2 <_strtod_l+0x8b2>
 800c4c0:	e76e      	b.n	800c3a0 <_strtod_l+0x790>
 800c4c2:	e608      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c4c4:	970e      	str	r7, [sp, #56]	; 0x38
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d177      	bne.n	800c5ba <_strtod_l+0x9aa>
 800c4ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4cc:	033b      	lsls	r3, r7, #12
 800c4ce:	0b1b      	lsrs	r3, r3, #12
 800c4d0:	2a00      	cmp	r2, #0
 800c4d2:	d039      	beq.n	800c548 <_strtod_l+0x938>
 800c4d4:	4a1a      	ldr	r2, [pc, #104]	; (800c540 <_strtod_l+0x930>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d139      	bne.n	800c54e <_strtod_l+0x93e>
 800c4da:	2101      	movs	r1, #1
 800c4dc:	9b07      	ldr	r3, [sp, #28]
 800c4de:	4249      	negs	r1, r1
 800c4e0:	0032      	movs	r2, r6
 800c4e2:	0008      	movs	r0, r1
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d00b      	beq.n	800c500 <_strtod_l+0x8f0>
 800c4e8:	24d4      	movs	r4, #212	; 0xd4
 800c4ea:	4b12      	ldr	r3, [pc, #72]	; (800c534 <_strtod_l+0x924>)
 800c4ec:	0008      	movs	r0, r1
 800c4ee:	403b      	ands	r3, r7
 800c4f0:	04e4      	lsls	r4, r4, #19
 800c4f2:	42a3      	cmp	r3, r4
 800c4f4:	d804      	bhi.n	800c500 <_strtod_l+0x8f0>
 800c4f6:	306c      	adds	r0, #108	; 0x6c
 800c4f8:	0d1b      	lsrs	r3, r3, #20
 800c4fa:	1ac3      	subs	r3, r0, r3
 800c4fc:	4099      	lsls	r1, r3
 800c4fe:	0008      	movs	r0, r1
 800c500:	4282      	cmp	r2, r0
 800c502:	d124      	bne.n	800c54e <_strtod_l+0x93e>
 800c504:	4b0f      	ldr	r3, [pc, #60]	; (800c544 <_strtod_l+0x934>)
 800c506:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c508:	4299      	cmp	r1, r3
 800c50a:	d102      	bne.n	800c512 <_strtod_l+0x902>
 800c50c:	3201      	adds	r2, #1
 800c50e:	d100      	bne.n	800c512 <_strtod_l+0x902>
 800c510:	e5e1      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c512:	4b08      	ldr	r3, [pc, #32]	; (800c534 <_strtod_l+0x924>)
 800c514:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c516:	2600      	movs	r6, #0
 800c518:	401a      	ands	r2, r3
 800c51a:	0013      	movs	r3, r2
 800c51c:	2280      	movs	r2, #128	; 0x80
 800c51e:	0352      	lsls	r2, r2, #13
 800c520:	189f      	adds	r7, r3, r2
 800c522:	9b07      	ldr	r3, [sp, #28]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d1a1      	bne.n	800c46c <_strtod_l+0x85c>
 800c528:	e5de      	b.n	800c0e8 <_strtod_l+0x4d8>
 800c52a:	46c0      	nop			; (mov r8, r8)
 800c52c:	08010b28 	.word	0x08010b28
 800c530:	fffffc02 	.word	0xfffffc02
 800c534:	7ff00000 	.word	0x7ff00000
 800c538:	39500000 	.word	0x39500000
 800c53c:	fffffbe2 	.word	0xfffffbe2
 800c540:	000fffff 	.word	0x000fffff
 800c544:	7fefffff 	.word	0x7fefffff
 800c548:	4333      	orrs	r3, r6
 800c54a:	d100      	bne.n	800c54e <_strtod_l+0x93e>
 800c54c:	e77c      	b.n	800c448 <_strtod_l+0x838>
 800c54e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c550:	2b00      	cmp	r3, #0
 800c552:	d01d      	beq.n	800c590 <_strtod_l+0x980>
 800c554:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c556:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c558:	4213      	tst	r3, r2
 800c55a:	d0e2      	beq.n	800c522 <_strtod_l+0x912>
 800c55c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c55e:	0030      	movs	r0, r6
 800c560:	0039      	movs	r1, r7
 800c562:	9a07      	ldr	r2, [sp, #28]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d017      	beq.n	800c598 <_strtod_l+0x988>
 800c568:	f7ff fb3a 	bl	800bbe0 <sulp>
 800c56c:	0002      	movs	r2, r0
 800c56e:	000b      	movs	r3, r1
 800c570:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c572:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c574:	f7f4 f90a 	bl	800078c <__aeabi_dadd>
 800c578:	0006      	movs	r6, r0
 800c57a:	000f      	movs	r7, r1
 800c57c:	e7d1      	b.n	800c522 <_strtod_l+0x912>
 800c57e:	2601      	movs	r6, #1
 800c580:	4013      	ands	r3, r2
 800c582:	4a98      	ldr	r2, [pc, #608]	; (800c7e4 <_strtod_l+0xbd4>)
 800c584:	4276      	negs	r6, r6
 800c586:	189b      	adds	r3, r3, r2
 800c588:	4a97      	ldr	r2, [pc, #604]	; (800c7e8 <_strtod_l+0xbd8>)
 800c58a:	431a      	orrs	r2, r3
 800c58c:	0017      	movs	r7, r2
 800c58e:	e7c8      	b.n	800c522 <_strtod_l+0x912>
 800c590:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c592:	4233      	tst	r3, r6
 800c594:	d0c5      	beq.n	800c522 <_strtod_l+0x912>
 800c596:	e7e1      	b.n	800c55c <_strtod_l+0x94c>
 800c598:	f7ff fb22 	bl	800bbe0 <sulp>
 800c59c:	0002      	movs	r2, r0
 800c59e:	000b      	movs	r3, r1
 800c5a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c5a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c5a4:	f7f5 fb0e 	bl	8001bc4 <__aeabi_dsub>
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	0006      	movs	r6, r0
 800c5ae:	000f      	movs	r7, r1
 800c5b0:	f7f3 ff4c 	bl	800044c <__aeabi_dcmpeq>
 800c5b4:	2800      	cmp	r0, #0
 800c5b6:	d0b4      	beq.n	800c522 <_strtod_l+0x912>
 800c5b8:	e600      	b.n	800c1bc <_strtod_l+0x5ac>
 800c5ba:	9906      	ldr	r1, [sp, #24]
 800c5bc:	9805      	ldr	r0, [sp, #20]
 800c5be:	f002 ffbb 	bl	800f538 <__ratio>
 800c5c2:	2380      	movs	r3, #128	; 0x80
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	05db      	lsls	r3, r3, #23
 800c5c8:	0004      	movs	r4, r0
 800c5ca:	000d      	movs	r5, r1
 800c5cc:	f7f3 ff4e 	bl	800046c <__aeabi_dcmple>
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	d06d      	beq.n	800c6b0 <_strtod_l+0xaa0>
 800c5d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d000      	beq.n	800c5dc <_strtod_l+0x9cc>
 800c5da:	e07e      	b.n	800c6da <_strtod_l+0xaca>
 800c5dc:	2e00      	cmp	r6, #0
 800c5de:	d158      	bne.n	800c692 <_strtod_l+0xa82>
 800c5e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5e2:	031b      	lsls	r3, r3, #12
 800c5e4:	d000      	beq.n	800c5e8 <_strtod_l+0x9d8>
 800c5e6:	e07f      	b.n	800c6e8 <_strtod_l+0xad8>
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	0020      	movs	r0, r4
 800c5ec:	0029      	movs	r1, r5
 800c5ee:	4b7f      	ldr	r3, [pc, #508]	; (800c7ec <_strtod_l+0xbdc>)
 800c5f0:	f7f3 ff32 	bl	8000458 <__aeabi_dcmplt>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d158      	bne.n	800c6aa <_strtod_l+0xa9a>
 800c5f8:	0020      	movs	r0, r4
 800c5fa:	0029      	movs	r1, r5
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	4b7c      	ldr	r3, [pc, #496]	; (800c7f0 <_strtod_l+0xbe0>)
 800c600:	f7f5 f81e 	bl	8001640 <__aeabi_dmul>
 800c604:	0004      	movs	r4, r0
 800c606:	000d      	movs	r5, r1
 800c608:	2380      	movs	r3, #128	; 0x80
 800c60a:	061b      	lsls	r3, r3, #24
 800c60c:	940a      	str	r4, [sp, #40]	; 0x28
 800c60e:	18eb      	adds	r3, r5, r3
 800c610:	930b      	str	r3, [sp, #44]	; 0x2c
 800c612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c616:	9212      	str	r2, [sp, #72]	; 0x48
 800c618:	9313      	str	r3, [sp, #76]	; 0x4c
 800c61a:	4a76      	ldr	r2, [pc, #472]	; (800c7f4 <_strtod_l+0xbe4>)
 800c61c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c61e:	4013      	ands	r3, r2
 800c620:	9314      	str	r3, [sp, #80]	; 0x50
 800c622:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c624:	4b74      	ldr	r3, [pc, #464]	; (800c7f8 <_strtod_l+0xbe8>)
 800c626:	429a      	cmp	r2, r3
 800c628:	d000      	beq.n	800c62c <_strtod_l+0xa1c>
 800c62a:	e091      	b.n	800c750 <_strtod_l+0xb40>
 800c62c:	4a73      	ldr	r2, [pc, #460]	; (800c7fc <_strtod_l+0xbec>)
 800c62e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c630:	4694      	mov	ip, r2
 800c632:	4463      	add	r3, ip
 800c634:	001f      	movs	r7, r3
 800c636:	0030      	movs	r0, r6
 800c638:	0019      	movs	r1, r3
 800c63a:	f002 feb5 	bl	800f3a8 <__ulp>
 800c63e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c640:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c642:	f7f4 fffd 	bl	8001640 <__aeabi_dmul>
 800c646:	0032      	movs	r2, r6
 800c648:	003b      	movs	r3, r7
 800c64a:	f7f4 f89f 	bl	800078c <__aeabi_dadd>
 800c64e:	4a69      	ldr	r2, [pc, #420]	; (800c7f4 <_strtod_l+0xbe4>)
 800c650:	4b6b      	ldr	r3, [pc, #428]	; (800c800 <_strtod_l+0xbf0>)
 800c652:	0006      	movs	r6, r0
 800c654:	400a      	ands	r2, r1
 800c656:	429a      	cmp	r2, r3
 800c658:	d949      	bls.n	800c6ee <_strtod_l+0xade>
 800c65a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c65c:	4b69      	ldr	r3, [pc, #420]	; (800c804 <_strtod_l+0xbf4>)
 800c65e:	429a      	cmp	r2, r3
 800c660:	d103      	bne.n	800c66a <_strtod_l+0xa5a>
 800c662:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c664:	3301      	adds	r3, #1
 800c666:	d100      	bne.n	800c66a <_strtod_l+0xa5a>
 800c668:	e535      	b.n	800c0d6 <_strtod_l+0x4c6>
 800c66a:	2601      	movs	r6, #1
 800c66c:	4f65      	ldr	r7, [pc, #404]	; (800c804 <_strtod_l+0xbf4>)
 800c66e:	4276      	negs	r6, r6
 800c670:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c672:	9804      	ldr	r0, [sp, #16]
 800c674:	f002 fb56 	bl	800ed24 <_Bfree>
 800c678:	9908      	ldr	r1, [sp, #32]
 800c67a:	9804      	ldr	r0, [sp, #16]
 800c67c:	f002 fb52 	bl	800ed24 <_Bfree>
 800c680:	9906      	ldr	r1, [sp, #24]
 800c682:	9804      	ldr	r0, [sp, #16]
 800c684:	f002 fb4e 	bl	800ed24 <_Bfree>
 800c688:	9905      	ldr	r1, [sp, #20]
 800c68a:	9804      	ldr	r0, [sp, #16]
 800c68c:	f002 fb4a 	bl	800ed24 <_Bfree>
 800c690:	e60b      	b.n	800c2aa <_strtod_l+0x69a>
 800c692:	2e01      	cmp	r6, #1
 800c694:	d103      	bne.n	800c69e <_strtod_l+0xa8e>
 800c696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d100      	bne.n	800c69e <_strtod_l+0xa8e>
 800c69c:	e58e      	b.n	800c1bc <_strtod_l+0x5ac>
 800c69e:	2300      	movs	r3, #0
 800c6a0:	4c59      	ldr	r4, [pc, #356]	; (800c808 <_strtod_l+0xbf8>)
 800c6a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a4:	940b      	str	r4, [sp, #44]	; 0x2c
 800c6a6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c6a8:	e01c      	b.n	800c6e4 <_strtod_l+0xad4>
 800c6aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c6ac:	4d50      	ldr	r5, [pc, #320]	; (800c7f0 <_strtod_l+0xbe0>)
 800c6ae:	e7ab      	b.n	800c608 <_strtod_l+0x9f8>
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	0020      	movs	r0, r4
 800c6b4:	0029      	movs	r1, r5
 800c6b6:	4b4e      	ldr	r3, [pc, #312]	; (800c7f0 <_strtod_l+0xbe0>)
 800c6b8:	f7f4 ffc2 	bl	8001640 <__aeabi_dmul>
 800c6bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c6be:	0004      	movs	r4, r0
 800c6c0:	000b      	movs	r3, r1
 800c6c2:	000d      	movs	r5, r1
 800c6c4:	2a00      	cmp	r2, #0
 800c6c6:	d104      	bne.n	800c6d2 <_strtod_l+0xac2>
 800c6c8:	2280      	movs	r2, #128	; 0x80
 800c6ca:	0612      	lsls	r2, r2, #24
 800c6cc:	900a      	str	r0, [sp, #40]	; 0x28
 800c6ce:	188b      	adds	r3, r1, r2
 800c6d0:	e79e      	b.n	800c610 <_strtod_l+0xa00>
 800c6d2:	0002      	movs	r2, r0
 800c6d4:	920a      	str	r2, [sp, #40]	; 0x28
 800c6d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6d8:	e79b      	b.n	800c612 <_strtod_l+0xa02>
 800c6da:	2300      	movs	r3, #0
 800c6dc:	4c43      	ldr	r4, [pc, #268]	; (800c7ec <_strtod_l+0xbdc>)
 800c6de:	930a      	str	r3, [sp, #40]	; 0x28
 800c6e0:	940b      	str	r4, [sp, #44]	; 0x2c
 800c6e2:	2400      	movs	r4, #0
 800c6e4:	4d41      	ldr	r5, [pc, #260]	; (800c7ec <_strtod_l+0xbdc>)
 800c6e6:	e794      	b.n	800c612 <_strtod_l+0xa02>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	4c47      	ldr	r4, [pc, #284]	; (800c808 <_strtod_l+0xbf8>)
 800c6ec:	e7f7      	b.n	800c6de <_strtod_l+0xace>
 800c6ee:	23d4      	movs	r3, #212	; 0xd4
 800c6f0:	049b      	lsls	r3, r3, #18
 800c6f2:	18cf      	adds	r7, r1, r3
 800c6f4:	9b07      	ldr	r3, [sp, #28]
 800c6f6:	970e      	str	r7, [sp, #56]	; 0x38
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d1b9      	bne.n	800c670 <_strtod_l+0xa60>
 800c6fc:	4b3d      	ldr	r3, [pc, #244]	; (800c7f4 <_strtod_l+0xbe4>)
 800c6fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c700:	403b      	ands	r3, r7
 800c702:	429a      	cmp	r2, r3
 800c704:	d1b4      	bne.n	800c670 <_strtod_l+0xa60>
 800c706:	0020      	movs	r0, r4
 800c708:	0029      	movs	r1, r5
 800c70a:	f7f3 ff0b 	bl	8000524 <__aeabi_d2lz>
 800c70e:	f7f3 ff45 	bl	800059c <__aeabi_l2d>
 800c712:	0002      	movs	r2, r0
 800c714:	000b      	movs	r3, r1
 800c716:	0020      	movs	r0, r4
 800c718:	0029      	movs	r1, r5
 800c71a:	f7f5 fa53 	bl	8001bc4 <__aeabi_dsub>
 800c71e:	033b      	lsls	r3, r7, #12
 800c720:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c722:	0b1b      	lsrs	r3, r3, #12
 800c724:	4333      	orrs	r3, r6
 800c726:	4313      	orrs	r3, r2
 800c728:	0004      	movs	r4, r0
 800c72a:	000d      	movs	r5, r1
 800c72c:	4a37      	ldr	r2, [pc, #220]	; (800c80c <_strtod_l+0xbfc>)
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d054      	beq.n	800c7dc <_strtod_l+0xbcc>
 800c732:	4b37      	ldr	r3, [pc, #220]	; (800c810 <_strtod_l+0xc00>)
 800c734:	f7f3 fe90 	bl	8000458 <__aeabi_dcmplt>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d000      	beq.n	800c73e <_strtod_l+0xb2e>
 800c73c:	e4d4      	b.n	800c0e8 <_strtod_l+0x4d8>
 800c73e:	0020      	movs	r0, r4
 800c740:	0029      	movs	r1, r5
 800c742:	4a34      	ldr	r2, [pc, #208]	; (800c814 <_strtod_l+0xc04>)
 800c744:	4b2a      	ldr	r3, [pc, #168]	; (800c7f0 <_strtod_l+0xbe0>)
 800c746:	f7f3 fe9b 	bl	8000480 <__aeabi_dcmpgt>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d090      	beq.n	800c670 <_strtod_l+0xa60>
 800c74e:	e4cb      	b.n	800c0e8 <_strtod_l+0x4d8>
 800c750:	9b07      	ldr	r3, [sp, #28]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d02b      	beq.n	800c7ae <_strtod_l+0xb9e>
 800c756:	23d4      	movs	r3, #212	; 0xd4
 800c758:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c75a:	04db      	lsls	r3, r3, #19
 800c75c:	429a      	cmp	r2, r3
 800c75e:	d826      	bhi.n	800c7ae <_strtod_l+0xb9e>
 800c760:	0020      	movs	r0, r4
 800c762:	0029      	movs	r1, r5
 800c764:	4a2c      	ldr	r2, [pc, #176]	; (800c818 <_strtod_l+0xc08>)
 800c766:	4b2d      	ldr	r3, [pc, #180]	; (800c81c <_strtod_l+0xc0c>)
 800c768:	f7f3 fe80 	bl	800046c <__aeabi_dcmple>
 800c76c:	2800      	cmp	r0, #0
 800c76e:	d017      	beq.n	800c7a0 <_strtod_l+0xb90>
 800c770:	0020      	movs	r0, r4
 800c772:	0029      	movs	r1, r5
 800c774:	f7f3 feb8 	bl	80004e8 <__aeabi_d2uiz>
 800c778:	2800      	cmp	r0, #0
 800c77a:	d100      	bne.n	800c77e <_strtod_l+0xb6e>
 800c77c:	3001      	adds	r0, #1
 800c77e:	f7f5 fe27 	bl	80023d0 <__aeabi_ui2d>
 800c782:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c784:	0004      	movs	r4, r0
 800c786:	000b      	movs	r3, r1
 800c788:	000d      	movs	r5, r1
 800c78a:	2a00      	cmp	r2, #0
 800c78c:	d122      	bne.n	800c7d4 <_strtod_l+0xbc4>
 800c78e:	2280      	movs	r2, #128	; 0x80
 800c790:	0612      	lsls	r2, r2, #24
 800c792:	188b      	adds	r3, r1, r2
 800c794:	9016      	str	r0, [sp, #88]	; 0x58
 800c796:	9317      	str	r3, [sp, #92]	; 0x5c
 800c798:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c79a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c79c:	9212      	str	r2, [sp, #72]	; 0x48
 800c79e:	9313      	str	r3, [sp, #76]	; 0x4c
 800c7a0:	22d6      	movs	r2, #214	; 0xd6
 800c7a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c7a4:	04d2      	lsls	r2, r2, #19
 800c7a6:	189b      	adds	r3, r3, r2
 800c7a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c7aa:	1a9b      	subs	r3, r3, r2
 800c7ac:	9313      	str	r3, [sp, #76]	; 0x4c
 800c7ae:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c7b0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c7b2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800c7b4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c7b6:	f002 fdf7 	bl	800f3a8 <__ulp>
 800c7ba:	0002      	movs	r2, r0
 800c7bc:	000b      	movs	r3, r1
 800c7be:	0030      	movs	r0, r6
 800c7c0:	0039      	movs	r1, r7
 800c7c2:	f7f4 ff3d 	bl	8001640 <__aeabi_dmul>
 800c7c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c7c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c7ca:	f7f3 ffdf 	bl	800078c <__aeabi_dadd>
 800c7ce:	0006      	movs	r6, r0
 800c7d0:	000f      	movs	r7, r1
 800c7d2:	e78f      	b.n	800c6f4 <_strtod_l+0xae4>
 800c7d4:	0002      	movs	r2, r0
 800c7d6:	9216      	str	r2, [sp, #88]	; 0x58
 800c7d8:	9317      	str	r3, [sp, #92]	; 0x5c
 800c7da:	e7dd      	b.n	800c798 <_strtod_l+0xb88>
 800c7dc:	4b10      	ldr	r3, [pc, #64]	; (800c820 <_strtod_l+0xc10>)
 800c7de:	f7f3 fe3b 	bl	8000458 <__aeabi_dcmplt>
 800c7e2:	e7b2      	b.n	800c74a <_strtod_l+0xb3a>
 800c7e4:	fff00000 	.word	0xfff00000
 800c7e8:	000fffff 	.word	0x000fffff
 800c7ec:	3ff00000 	.word	0x3ff00000
 800c7f0:	3fe00000 	.word	0x3fe00000
 800c7f4:	7ff00000 	.word	0x7ff00000
 800c7f8:	7fe00000 	.word	0x7fe00000
 800c7fc:	fcb00000 	.word	0xfcb00000
 800c800:	7c9fffff 	.word	0x7c9fffff
 800c804:	7fefffff 	.word	0x7fefffff
 800c808:	bff00000 	.word	0xbff00000
 800c80c:	94a03595 	.word	0x94a03595
 800c810:	3fdfffff 	.word	0x3fdfffff
 800c814:	35afe535 	.word	0x35afe535
 800c818:	ffc00000 	.word	0xffc00000
 800c81c:	41dfffff 	.word	0x41dfffff
 800c820:	3fcfffff 	.word	0x3fcfffff

0800c824 <strtod>:
 800c824:	b510      	push	{r4, lr}
 800c826:	4c04      	ldr	r4, [pc, #16]	; (800c838 <strtod+0x14>)
 800c828:	000a      	movs	r2, r1
 800c82a:	0001      	movs	r1, r0
 800c82c:	4b03      	ldr	r3, [pc, #12]	; (800c83c <strtod+0x18>)
 800c82e:	6820      	ldr	r0, [r4, #0]
 800c830:	f7ff f9ee 	bl	800bc10 <_strtod_l>
 800c834:	bd10      	pop	{r4, pc}
 800c836:	46c0      	nop			; (mov r8, r8)
 800c838:	200001e0 	.word	0x200001e0
 800c83c:	20000028 	.word	0x20000028

0800c840 <_strtol_l.constprop.0>:
 800c840:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c842:	b087      	sub	sp, #28
 800c844:	001e      	movs	r6, r3
 800c846:	9005      	str	r0, [sp, #20]
 800c848:	9101      	str	r1, [sp, #4]
 800c84a:	9202      	str	r2, [sp, #8]
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d048      	beq.n	800c8e2 <_strtol_l.constprop.0+0xa2>
 800c850:	000b      	movs	r3, r1
 800c852:	2e24      	cmp	r6, #36	; 0x24
 800c854:	d845      	bhi.n	800c8e2 <_strtol_l.constprop.0+0xa2>
 800c856:	4a3b      	ldr	r2, [pc, #236]	; (800c944 <_strtol_l.constprop.0+0x104>)
 800c858:	2108      	movs	r1, #8
 800c85a:	4694      	mov	ip, r2
 800c85c:	001a      	movs	r2, r3
 800c85e:	4660      	mov	r0, ip
 800c860:	7814      	ldrb	r4, [r2, #0]
 800c862:	3301      	adds	r3, #1
 800c864:	5d00      	ldrb	r0, [r0, r4]
 800c866:	001d      	movs	r5, r3
 800c868:	0007      	movs	r7, r0
 800c86a:	400f      	ands	r7, r1
 800c86c:	4208      	tst	r0, r1
 800c86e:	d1f5      	bne.n	800c85c <_strtol_l.constprop.0+0x1c>
 800c870:	2c2d      	cmp	r4, #45	; 0x2d
 800c872:	d13d      	bne.n	800c8f0 <_strtol_l.constprop.0+0xb0>
 800c874:	2701      	movs	r7, #1
 800c876:	781c      	ldrb	r4, [r3, #0]
 800c878:	1c95      	adds	r5, r2, #2
 800c87a:	2e00      	cmp	r6, #0
 800c87c:	d05e      	beq.n	800c93c <_strtol_l.constprop.0+0xfc>
 800c87e:	2e10      	cmp	r6, #16
 800c880:	d109      	bne.n	800c896 <_strtol_l.constprop.0+0x56>
 800c882:	2c30      	cmp	r4, #48	; 0x30
 800c884:	d107      	bne.n	800c896 <_strtol_l.constprop.0+0x56>
 800c886:	2220      	movs	r2, #32
 800c888:	782b      	ldrb	r3, [r5, #0]
 800c88a:	4393      	bics	r3, r2
 800c88c:	2b58      	cmp	r3, #88	; 0x58
 800c88e:	d150      	bne.n	800c932 <_strtol_l.constprop.0+0xf2>
 800c890:	2610      	movs	r6, #16
 800c892:	786c      	ldrb	r4, [r5, #1]
 800c894:	3502      	adds	r5, #2
 800c896:	4b2c      	ldr	r3, [pc, #176]	; (800c948 <_strtol_l.constprop.0+0x108>)
 800c898:	0031      	movs	r1, r6
 800c89a:	18fb      	adds	r3, r7, r3
 800c89c:	0018      	movs	r0, r3
 800c89e:	9303      	str	r3, [sp, #12]
 800c8a0:	f7f3 fcd4 	bl	800024c <__aeabi_uidivmod>
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	9104      	str	r1, [sp, #16]
 800c8a8:	2101      	movs	r1, #1
 800c8aa:	4684      	mov	ip, r0
 800c8ac:	0010      	movs	r0, r2
 800c8ae:	4249      	negs	r1, r1
 800c8b0:	0023      	movs	r3, r4
 800c8b2:	3b30      	subs	r3, #48	; 0x30
 800c8b4:	2b09      	cmp	r3, #9
 800c8b6:	d903      	bls.n	800c8c0 <_strtol_l.constprop.0+0x80>
 800c8b8:	3b11      	subs	r3, #17
 800c8ba:	2b19      	cmp	r3, #25
 800c8bc:	d81d      	bhi.n	800c8fa <_strtol_l.constprop.0+0xba>
 800c8be:	330a      	adds	r3, #10
 800c8c0:	429e      	cmp	r6, r3
 800c8c2:	dd1e      	ble.n	800c902 <_strtol_l.constprop.0+0xc2>
 800c8c4:	1c54      	adds	r4, r2, #1
 800c8c6:	d009      	beq.n	800c8dc <_strtol_l.constprop.0+0x9c>
 800c8c8:	000a      	movs	r2, r1
 800c8ca:	4584      	cmp	ip, r0
 800c8cc:	d306      	bcc.n	800c8dc <_strtol_l.constprop.0+0x9c>
 800c8ce:	d102      	bne.n	800c8d6 <_strtol_l.constprop.0+0x96>
 800c8d0:	9c04      	ldr	r4, [sp, #16]
 800c8d2:	429c      	cmp	r4, r3
 800c8d4:	db02      	blt.n	800c8dc <_strtol_l.constprop.0+0x9c>
 800c8d6:	2201      	movs	r2, #1
 800c8d8:	4370      	muls	r0, r6
 800c8da:	1818      	adds	r0, r3, r0
 800c8dc:	782c      	ldrb	r4, [r5, #0]
 800c8de:	3501      	adds	r5, #1
 800c8e0:	e7e6      	b.n	800c8b0 <_strtol_l.constprop.0+0x70>
 800c8e2:	f000 ff17 	bl	800d714 <__errno>
 800c8e6:	2316      	movs	r3, #22
 800c8e8:	6003      	str	r3, [r0, #0]
 800c8ea:	2000      	movs	r0, #0
 800c8ec:	b007      	add	sp, #28
 800c8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8f0:	2c2b      	cmp	r4, #43	; 0x2b
 800c8f2:	d1c2      	bne.n	800c87a <_strtol_l.constprop.0+0x3a>
 800c8f4:	781c      	ldrb	r4, [r3, #0]
 800c8f6:	1c95      	adds	r5, r2, #2
 800c8f8:	e7bf      	b.n	800c87a <_strtol_l.constprop.0+0x3a>
 800c8fa:	0023      	movs	r3, r4
 800c8fc:	3b61      	subs	r3, #97	; 0x61
 800c8fe:	2b19      	cmp	r3, #25
 800c900:	d9dd      	bls.n	800c8be <_strtol_l.constprop.0+0x7e>
 800c902:	1c53      	adds	r3, r2, #1
 800c904:	d109      	bne.n	800c91a <_strtol_l.constprop.0+0xda>
 800c906:	2322      	movs	r3, #34	; 0x22
 800c908:	9a05      	ldr	r2, [sp, #20]
 800c90a:	9803      	ldr	r0, [sp, #12]
 800c90c:	6013      	str	r3, [r2, #0]
 800c90e:	9b02      	ldr	r3, [sp, #8]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d0eb      	beq.n	800c8ec <_strtol_l.constprop.0+0xac>
 800c914:	1e6b      	subs	r3, r5, #1
 800c916:	9301      	str	r3, [sp, #4]
 800c918:	e007      	b.n	800c92a <_strtol_l.constprop.0+0xea>
 800c91a:	2f00      	cmp	r7, #0
 800c91c:	d000      	beq.n	800c920 <_strtol_l.constprop.0+0xe0>
 800c91e:	4240      	negs	r0, r0
 800c920:	9b02      	ldr	r3, [sp, #8]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d0e2      	beq.n	800c8ec <_strtol_l.constprop.0+0xac>
 800c926:	2a00      	cmp	r2, #0
 800c928:	d1f4      	bne.n	800c914 <_strtol_l.constprop.0+0xd4>
 800c92a:	9b02      	ldr	r3, [sp, #8]
 800c92c:	9a01      	ldr	r2, [sp, #4]
 800c92e:	601a      	str	r2, [r3, #0]
 800c930:	e7dc      	b.n	800c8ec <_strtol_l.constprop.0+0xac>
 800c932:	2430      	movs	r4, #48	; 0x30
 800c934:	2e00      	cmp	r6, #0
 800c936:	d1ae      	bne.n	800c896 <_strtol_l.constprop.0+0x56>
 800c938:	3608      	adds	r6, #8
 800c93a:	e7ac      	b.n	800c896 <_strtol_l.constprop.0+0x56>
 800c93c:	2c30      	cmp	r4, #48	; 0x30
 800c93e:	d0a2      	beq.n	800c886 <_strtol_l.constprop.0+0x46>
 800c940:	260a      	movs	r6, #10
 800c942:	e7a8      	b.n	800c896 <_strtol_l.constprop.0+0x56>
 800c944:	08010b51 	.word	0x08010b51
 800c948:	7fffffff 	.word	0x7fffffff

0800c94c <strtol>:
 800c94c:	b510      	push	{r4, lr}
 800c94e:	4c04      	ldr	r4, [pc, #16]	; (800c960 <strtol+0x14>)
 800c950:	0013      	movs	r3, r2
 800c952:	000a      	movs	r2, r1
 800c954:	0001      	movs	r1, r0
 800c956:	6820      	ldr	r0, [r4, #0]
 800c958:	f7ff ff72 	bl	800c840 <_strtol_l.constprop.0>
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	46c0      	nop			; (mov r8, r8)
 800c960:	200001e0 	.word	0x200001e0

0800c964 <__cvt>:
 800c964:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c966:	001e      	movs	r6, r3
 800c968:	2300      	movs	r3, #0
 800c96a:	0014      	movs	r4, r2
 800c96c:	b08b      	sub	sp, #44	; 0x2c
 800c96e:	429e      	cmp	r6, r3
 800c970:	da04      	bge.n	800c97c <__cvt+0x18>
 800c972:	2180      	movs	r1, #128	; 0x80
 800c974:	0609      	lsls	r1, r1, #24
 800c976:	1873      	adds	r3, r6, r1
 800c978:	001e      	movs	r6, r3
 800c97a:	232d      	movs	r3, #45	; 0x2d
 800c97c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c97e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c980:	7013      	strb	r3, [r2, #0]
 800c982:	2320      	movs	r3, #32
 800c984:	2203      	movs	r2, #3
 800c986:	439f      	bics	r7, r3
 800c988:	2f46      	cmp	r7, #70	; 0x46
 800c98a:	d007      	beq.n	800c99c <__cvt+0x38>
 800c98c:	003b      	movs	r3, r7
 800c98e:	3b45      	subs	r3, #69	; 0x45
 800c990:	4259      	negs	r1, r3
 800c992:	414b      	adcs	r3, r1
 800c994:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c996:	3a01      	subs	r2, #1
 800c998:	18cb      	adds	r3, r1, r3
 800c99a:	9310      	str	r3, [sp, #64]	; 0x40
 800c99c:	ab09      	add	r3, sp, #36	; 0x24
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	ab08      	add	r3, sp, #32
 800c9a2:	9303      	str	r3, [sp, #12]
 800c9a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c9a6:	9200      	str	r2, [sp, #0]
 800c9a8:	9302      	str	r3, [sp, #8]
 800c9aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9ac:	0022      	movs	r2, r4
 800c9ae:	9301      	str	r3, [sp, #4]
 800c9b0:	0033      	movs	r3, r6
 800c9b2:	f000 ffad 	bl	800d910 <_dtoa_r>
 800c9b6:	0005      	movs	r5, r0
 800c9b8:	2f47      	cmp	r7, #71	; 0x47
 800c9ba:	d102      	bne.n	800c9c2 <__cvt+0x5e>
 800c9bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c9be:	07db      	lsls	r3, r3, #31
 800c9c0:	d528      	bpl.n	800ca14 <__cvt+0xb0>
 800c9c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9c4:	18eb      	adds	r3, r5, r3
 800c9c6:	9307      	str	r3, [sp, #28]
 800c9c8:	2f46      	cmp	r7, #70	; 0x46
 800c9ca:	d114      	bne.n	800c9f6 <__cvt+0x92>
 800c9cc:	782b      	ldrb	r3, [r5, #0]
 800c9ce:	2b30      	cmp	r3, #48	; 0x30
 800c9d0:	d10c      	bne.n	800c9ec <__cvt+0x88>
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	0020      	movs	r0, r4
 800c9d8:	0031      	movs	r1, r6
 800c9da:	f7f3 fd37 	bl	800044c <__aeabi_dcmpeq>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	d104      	bne.n	800c9ec <__cvt+0x88>
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c9e6:	1a9b      	subs	r3, r3, r2
 800c9e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c9ea:	6013      	str	r3, [r2, #0]
 800c9ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c9ee:	9a07      	ldr	r2, [sp, #28]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	18d3      	adds	r3, r2, r3
 800c9f4:	9307      	str	r3, [sp, #28]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	0020      	movs	r0, r4
 800c9fc:	0031      	movs	r1, r6
 800c9fe:	f7f3 fd25 	bl	800044c <__aeabi_dcmpeq>
 800ca02:	2800      	cmp	r0, #0
 800ca04:	d001      	beq.n	800ca0a <__cvt+0xa6>
 800ca06:	9b07      	ldr	r3, [sp, #28]
 800ca08:	9309      	str	r3, [sp, #36]	; 0x24
 800ca0a:	2230      	movs	r2, #48	; 0x30
 800ca0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca0e:	9907      	ldr	r1, [sp, #28]
 800ca10:	428b      	cmp	r3, r1
 800ca12:	d306      	bcc.n	800ca22 <__cvt+0xbe>
 800ca14:	0028      	movs	r0, r5
 800ca16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ca1a:	1b5b      	subs	r3, r3, r5
 800ca1c:	6013      	str	r3, [r2, #0]
 800ca1e:	b00b      	add	sp, #44	; 0x2c
 800ca20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca22:	1c59      	adds	r1, r3, #1
 800ca24:	9109      	str	r1, [sp, #36]	; 0x24
 800ca26:	701a      	strb	r2, [r3, #0]
 800ca28:	e7f0      	b.n	800ca0c <__cvt+0xa8>

0800ca2a <__exponent>:
 800ca2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca2c:	1c83      	adds	r3, r0, #2
 800ca2e:	b087      	sub	sp, #28
 800ca30:	9303      	str	r3, [sp, #12]
 800ca32:	0005      	movs	r5, r0
 800ca34:	000c      	movs	r4, r1
 800ca36:	232b      	movs	r3, #43	; 0x2b
 800ca38:	7002      	strb	r2, [r0, #0]
 800ca3a:	2900      	cmp	r1, #0
 800ca3c:	da01      	bge.n	800ca42 <__exponent+0x18>
 800ca3e:	424c      	negs	r4, r1
 800ca40:	3302      	adds	r3, #2
 800ca42:	706b      	strb	r3, [r5, #1]
 800ca44:	2c09      	cmp	r4, #9
 800ca46:	dd2f      	ble.n	800caa8 <__exponent+0x7e>
 800ca48:	270a      	movs	r7, #10
 800ca4a:	ab04      	add	r3, sp, #16
 800ca4c:	1dde      	adds	r6, r3, #7
 800ca4e:	0020      	movs	r0, r4
 800ca50:	0039      	movs	r1, r7
 800ca52:	9601      	str	r6, [sp, #4]
 800ca54:	f7f3 fce4 	bl	8000420 <__aeabi_idivmod>
 800ca58:	3e01      	subs	r6, #1
 800ca5a:	3130      	adds	r1, #48	; 0x30
 800ca5c:	0020      	movs	r0, r4
 800ca5e:	7031      	strb	r1, [r6, #0]
 800ca60:	0039      	movs	r1, r7
 800ca62:	9402      	str	r4, [sp, #8]
 800ca64:	f7f3 fbf6 	bl	8000254 <__divsi3>
 800ca68:	9b02      	ldr	r3, [sp, #8]
 800ca6a:	0004      	movs	r4, r0
 800ca6c:	2b63      	cmp	r3, #99	; 0x63
 800ca6e:	dcee      	bgt.n	800ca4e <__exponent+0x24>
 800ca70:	9b01      	ldr	r3, [sp, #4]
 800ca72:	3430      	adds	r4, #48	; 0x30
 800ca74:	1e9a      	subs	r2, r3, #2
 800ca76:	0013      	movs	r3, r2
 800ca78:	9903      	ldr	r1, [sp, #12]
 800ca7a:	7014      	strb	r4, [r2, #0]
 800ca7c:	a804      	add	r0, sp, #16
 800ca7e:	3007      	adds	r0, #7
 800ca80:	4298      	cmp	r0, r3
 800ca82:	d80c      	bhi.n	800ca9e <__exponent+0x74>
 800ca84:	2300      	movs	r3, #0
 800ca86:	4282      	cmp	r2, r0
 800ca88:	d804      	bhi.n	800ca94 <__exponent+0x6a>
 800ca8a:	aa04      	add	r2, sp, #16
 800ca8c:	3309      	adds	r3, #9
 800ca8e:	189b      	adds	r3, r3, r2
 800ca90:	9a01      	ldr	r2, [sp, #4]
 800ca92:	1a9b      	subs	r3, r3, r2
 800ca94:	9a03      	ldr	r2, [sp, #12]
 800ca96:	18d3      	adds	r3, r2, r3
 800ca98:	1b58      	subs	r0, r3, r5
 800ca9a:	b007      	add	sp, #28
 800ca9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca9e:	7818      	ldrb	r0, [r3, #0]
 800caa0:	3301      	adds	r3, #1
 800caa2:	7008      	strb	r0, [r1, #0]
 800caa4:	3101      	adds	r1, #1
 800caa6:	e7e9      	b.n	800ca7c <__exponent+0x52>
 800caa8:	2330      	movs	r3, #48	; 0x30
 800caaa:	3430      	adds	r4, #48	; 0x30
 800caac:	70ab      	strb	r3, [r5, #2]
 800caae:	70ec      	strb	r4, [r5, #3]
 800cab0:	1d2b      	adds	r3, r5, #4
 800cab2:	e7f1      	b.n	800ca98 <__exponent+0x6e>

0800cab4 <_printf_float>:
 800cab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cab6:	b095      	sub	sp, #84	; 0x54
 800cab8:	000c      	movs	r4, r1
 800caba:	9208      	str	r2, [sp, #32]
 800cabc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800cabe:	9309      	str	r3, [sp, #36]	; 0x24
 800cac0:	0007      	movs	r7, r0
 800cac2:	f000 fdc3 	bl	800d64c <_localeconv_r>
 800cac6:	6803      	ldr	r3, [r0, #0]
 800cac8:	0018      	movs	r0, r3
 800caca:	930c      	str	r3, [sp, #48]	; 0x30
 800cacc:	f7f3 fb1c 	bl	8000108 <strlen>
 800cad0:	2300      	movs	r3, #0
 800cad2:	9312      	str	r3, [sp, #72]	; 0x48
 800cad4:	7e23      	ldrb	r3, [r4, #24]
 800cad6:	2207      	movs	r2, #7
 800cad8:	930a      	str	r3, [sp, #40]	; 0x28
 800cada:	6823      	ldr	r3, [r4, #0]
 800cadc:	900d      	str	r0, [sp, #52]	; 0x34
 800cade:	930b      	str	r3, [sp, #44]	; 0x2c
 800cae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cae2:	682b      	ldr	r3, [r5, #0]
 800cae4:	05c9      	lsls	r1, r1, #23
 800cae6:	d547      	bpl.n	800cb78 <_printf_float+0xc4>
 800cae8:	189b      	adds	r3, r3, r2
 800caea:	4393      	bics	r3, r2
 800caec:	001a      	movs	r2, r3
 800caee:	3208      	adds	r2, #8
 800caf0:	602a      	str	r2, [r5, #0]
 800caf2:	681e      	ldr	r6, [r3, #0]
 800caf4:	685d      	ldr	r5, [r3, #4]
 800caf6:	0032      	movs	r2, r6
 800caf8:	002b      	movs	r3, r5
 800cafa:	64a2      	str	r2, [r4, #72]	; 0x48
 800cafc:	64e3      	str	r3, [r4, #76]	; 0x4c
 800cafe:	2201      	movs	r2, #1
 800cb00:	006b      	lsls	r3, r5, #1
 800cb02:	085b      	lsrs	r3, r3, #1
 800cb04:	930e      	str	r3, [sp, #56]	; 0x38
 800cb06:	0030      	movs	r0, r6
 800cb08:	4bab      	ldr	r3, [pc, #684]	; (800cdb8 <_printf_float+0x304>)
 800cb0a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cb0c:	4252      	negs	r2, r2
 800cb0e:	f7f5 fbdb 	bl	80022c8 <__aeabi_dcmpun>
 800cb12:	2800      	cmp	r0, #0
 800cb14:	d132      	bne.n	800cb7c <_printf_float+0xc8>
 800cb16:	2201      	movs	r2, #1
 800cb18:	0030      	movs	r0, r6
 800cb1a:	4ba7      	ldr	r3, [pc, #668]	; (800cdb8 <_printf_float+0x304>)
 800cb1c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cb1e:	4252      	negs	r2, r2
 800cb20:	f7f3 fca4 	bl	800046c <__aeabi_dcmple>
 800cb24:	2800      	cmp	r0, #0
 800cb26:	d129      	bne.n	800cb7c <_printf_float+0xc8>
 800cb28:	2200      	movs	r2, #0
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	0030      	movs	r0, r6
 800cb2e:	0029      	movs	r1, r5
 800cb30:	f7f3 fc92 	bl	8000458 <__aeabi_dcmplt>
 800cb34:	2800      	cmp	r0, #0
 800cb36:	d003      	beq.n	800cb40 <_printf_float+0x8c>
 800cb38:	0023      	movs	r3, r4
 800cb3a:	222d      	movs	r2, #45	; 0x2d
 800cb3c:	3343      	adds	r3, #67	; 0x43
 800cb3e:	701a      	strb	r2, [r3, #0]
 800cb40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb42:	4d9e      	ldr	r5, [pc, #632]	; (800cdbc <_printf_float+0x308>)
 800cb44:	2b47      	cmp	r3, #71	; 0x47
 800cb46:	d900      	bls.n	800cb4a <_printf_float+0x96>
 800cb48:	4d9d      	ldr	r5, [pc, #628]	; (800cdc0 <_printf_float+0x30c>)
 800cb4a:	2303      	movs	r3, #3
 800cb4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb4e:	6123      	str	r3, [r4, #16]
 800cb50:	3301      	adds	r3, #1
 800cb52:	439a      	bics	r2, r3
 800cb54:	2300      	movs	r3, #0
 800cb56:	6022      	str	r2, [r4, #0]
 800cb58:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb5c:	0021      	movs	r1, r4
 800cb5e:	9300      	str	r3, [sp, #0]
 800cb60:	0038      	movs	r0, r7
 800cb62:	9b08      	ldr	r3, [sp, #32]
 800cb64:	aa13      	add	r2, sp, #76	; 0x4c
 800cb66:	f000 f9fb 	bl	800cf60 <_printf_common>
 800cb6a:	3001      	adds	r0, #1
 800cb6c:	d000      	beq.n	800cb70 <_printf_float+0xbc>
 800cb6e:	e0a3      	b.n	800ccb8 <_printf_float+0x204>
 800cb70:	2001      	movs	r0, #1
 800cb72:	4240      	negs	r0, r0
 800cb74:	b015      	add	sp, #84	; 0x54
 800cb76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb78:	3307      	adds	r3, #7
 800cb7a:	e7b6      	b.n	800caea <_printf_float+0x36>
 800cb7c:	0032      	movs	r2, r6
 800cb7e:	002b      	movs	r3, r5
 800cb80:	0030      	movs	r0, r6
 800cb82:	0029      	movs	r1, r5
 800cb84:	f7f5 fba0 	bl	80022c8 <__aeabi_dcmpun>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	d00b      	beq.n	800cba4 <_printf_float+0xf0>
 800cb8c:	2d00      	cmp	r5, #0
 800cb8e:	da03      	bge.n	800cb98 <_printf_float+0xe4>
 800cb90:	0023      	movs	r3, r4
 800cb92:	222d      	movs	r2, #45	; 0x2d
 800cb94:	3343      	adds	r3, #67	; 0x43
 800cb96:	701a      	strb	r2, [r3, #0]
 800cb98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb9a:	4d8a      	ldr	r5, [pc, #552]	; (800cdc4 <_printf_float+0x310>)
 800cb9c:	2b47      	cmp	r3, #71	; 0x47
 800cb9e:	d9d4      	bls.n	800cb4a <_printf_float+0x96>
 800cba0:	4d89      	ldr	r5, [pc, #548]	; (800cdc8 <_printf_float+0x314>)
 800cba2:	e7d2      	b.n	800cb4a <_printf_float+0x96>
 800cba4:	2220      	movs	r2, #32
 800cba6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cba8:	6863      	ldr	r3, [r4, #4]
 800cbaa:	4391      	bics	r1, r2
 800cbac:	910e      	str	r1, [sp, #56]	; 0x38
 800cbae:	1c5a      	adds	r2, r3, #1
 800cbb0:	d14a      	bne.n	800cc48 <_printf_float+0x194>
 800cbb2:	3307      	adds	r3, #7
 800cbb4:	6063      	str	r3, [r4, #4]
 800cbb6:	2380      	movs	r3, #128	; 0x80
 800cbb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cbba:	00db      	lsls	r3, r3, #3
 800cbbc:	4313      	orrs	r3, r2
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	9206      	str	r2, [sp, #24]
 800cbc2:	aa12      	add	r2, sp, #72	; 0x48
 800cbc4:	9205      	str	r2, [sp, #20]
 800cbc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbc8:	6023      	str	r3, [r4, #0]
 800cbca:	9204      	str	r2, [sp, #16]
 800cbcc:	aa11      	add	r2, sp, #68	; 0x44
 800cbce:	9203      	str	r2, [sp, #12]
 800cbd0:	2223      	movs	r2, #35	; 0x23
 800cbd2:	a908      	add	r1, sp, #32
 800cbd4:	9301      	str	r3, [sp, #4]
 800cbd6:	6863      	ldr	r3, [r4, #4]
 800cbd8:	1852      	adds	r2, r2, r1
 800cbda:	9202      	str	r2, [sp, #8]
 800cbdc:	9300      	str	r3, [sp, #0]
 800cbde:	0032      	movs	r2, r6
 800cbe0:	002b      	movs	r3, r5
 800cbe2:	0038      	movs	r0, r7
 800cbe4:	f7ff febe 	bl	800c964 <__cvt>
 800cbe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbea:	0005      	movs	r5, r0
 800cbec:	2b47      	cmp	r3, #71	; 0x47
 800cbee:	d109      	bne.n	800cc04 <_printf_float+0x150>
 800cbf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbf2:	1cda      	adds	r2, r3, #3
 800cbf4:	db02      	blt.n	800cbfc <_printf_float+0x148>
 800cbf6:	6862      	ldr	r2, [r4, #4]
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	dd49      	ble.n	800cc90 <_printf_float+0x1dc>
 800cbfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbfe:	3b02      	subs	r3, #2
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	930a      	str	r3, [sp, #40]	; 0x28
 800cc04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc06:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cc08:	2b65      	cmp	r3, #101	; 0x65
 800cc0a:	d824      	bhi.n	800cc56 <_printf_float+0x1a2>
 800cc0c:	0020      	movs	r0, r4
 800cc0e:	001a      	movs	r2, r3
 800cc10:	3901      	subs	r1, #1
 800cc12:	3050      	adds	r0, #80	; 0x50
 800cc14:	9111      	str	r1, [sp, #68]	; 0x44
 800cc16:	f7ff ff08 	bl	800ca2a <__exponent>
 800cc1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc1c:	900b      	str	r0, [sp, #44]	; 0x2c
 800cc1e:	1813      	adds	r3, r2, r0
 800cc20:	6123      	str	r3, [r4, #16]
 800cc22:	2a01      	cmp	r2, #1
 800cc24:	dc02      	bgt.n	800cc2c <_printf_float+0x178>
 800cc26:	6822      	ldr	r2, [r4, #0]
 800cc28:	07d2      	lsls	r2, r2, #31
 800cc2a:	d501      	bpl.n	800cc30 <_printf_float+0x17c>
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	6123      	str	r3, [r4, #16]
 800cc30:	2323      	movs	r3, #35	; 0x23
 800cc32:	aa08      	add	r2, sp, #32
 800cc34:	189b      	adds	r3, r3, r2
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d100      	bne.n	800cc3e <_printf_float+0x18a>
 800cc3c:	e78d      	b.n	800cb5a <_printf_float+0xa6>
 800cc3e:	0023      	movs	r3, r4
 800cc40:	222d      	movs	r2, #45	; 0x2d
 800cc42:	3343      	adds	r3, #67	; 0x43
 800cc44:	701a      	strb	r2, [r3, #0]
 800cc46:	e788      	b.n	800cb5a <_printf_float+0xa6>
 800cc48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc4a:	2a47      	cmp	r2, #71	; 0x47
 800cc4c:	d1b3      	bne.n	800cbb6 <_printf_float+0x102>
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d1b1      	bne.n	800cbb6 <_printf_float+0x102>
 800cc52:	3301      	adds	r3, #1
 800cc54:	e7ae      	b.n	800cbb4 <_printf_float+0x100>
 800cc56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc58:	2b66      	cmp	r3, #102	; 0x66
 800cc5a:	d11b      	bne.n	800cc94 <_printf_float+0x1e0>
 800cc5c:	6863      	ldr	r3, [r4, #4]
 800cc5e:	2900      	cmp	r1, #0
 800cc60:	dd09      	ble.n	800cc76 <_printf_float+0x1c2>
 800cc62:	6121      	str	r1, [r4, #16]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d102      	bne.n	800cc6e <_printf_float+0x1ba>
 800cc68:	6822      	ldr	r2, [r4, #0]
 800cc6a:	07d2      	lsls	r2, r2, #31
 800cc6c:	d50b      	bpl.n	800cc86 <_printf_float+0x1d2>
 800cc6e:	3301      	adds	r3, #1
 800cc70:	185b      	adds	r3, r3, r1
 800cc72:	6123      	str	r3, [r4, #16]
 800cc74:	e007      	b.n	800cc86 <_printf_float+0x1d2>
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d103      	bne.n	800cc82 <_printf_float+0x1ce>
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	6821      	ldr	r1, [r4, #0]
 800cc7e:	4211      	tst	r1, r2
 800cc80:	d000      	beq.n	800cc84 <_printf_float+0x1d0>
 800cc82:	1c9a      	adds	r2, r3, #2
 800cc84:	6122      	str	r2, [r4, #16]
 800cc86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cc88:	65a3      	str	r3, [r4, #88]	; 0x58
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc8e:	e7cf      	b.n	800cc30 <_printf_float+0x17c>
 800cc90:	2367      	movs	r3, #103	; 0x67
 800cc92:	930a      	str	r3, [sp, #40]	; 0x28
 800cc94:	9911      	ldr	r1, [sp, #68]	; 0x44
 800cc96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cc98:	4299      	cmp	r1, r3
 800cc9a:	db06      	blt.n	800ccaa <_printf_float+0x1f6>
 800cc9c:	6823      	ldr	r3, [r4, #0]
 800cc9e:	6121      	str	r1, [r4, #16]
 800cca0:	07db      	lsls	r3, r3, #31
 800cca2:	d5f0      	bpl.n	800cc86 <_printf_float+0x1d2>
 800cca4:	3101      	adds	r1, #1
 800cca6:	6121      	str	r1, [r4, #16]
 800cca8:	e7ed      	b.n	800cc86 <_printf_float+0x1d2>
 800ccaa:	2201      	movs	r2, #1
 800ccac:	2900      	cmp	r1, #0
 800ccae:	dc01      	bgt.n	800ccb4 <_printf_float+0x200>
 800ccb0:	1892      	adds	r2, r2, r2
 800ccb2:	1a52      	subs	r2, r2, r1
 800ccb4:	189b      	adds	r3, r3, r2
 800ccb6:	e7dc      	b.n	800cc72 <_printf_float+0x1be>
 800ccb8:	6822      	ldr	r2, [r4, #0]
 800ccba:	0553      	lsls	r3, r2, #21
 800ccbc:	d408      	bmi.n	800ccd0 <_printf_float+0x21c>
 800ccbe:	6923      	ldr	r3, [r4, #16]
 800ccc0:	002a      	movs	r2, r5
 800ccc2:	0038      	movs	r0, r7
 800ccc4:	9908      	ldr	r1, [sp, #32]
 800ccc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ccc8:	47a8      	blx	r5
 800ccca:	3001      	adds	r0, #1
 800cccc:	d12a      	bne.n	800cd24 <_printf_float+0x270>
 800ccce:	e74f      	b.n	800cb70 <_printf_float+0xbc>
 800ccd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccd2:	2b65      	cmp	r3, #101	; 0x65
 800ccd4:	d800      	bhi.n	800ccd8 <_printf_float+0x224>
 800ccd6:	e0ec      	b.n	800ceb2 <_printf_float+0x3fe>
 800ccd8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ccda:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ccdc:	2200      	movs	r2, #0
 800ccde:	2300      	movs	r3, #0
 800cce0:	f7f3 fbb4 	bl	800044c <__aeabi_dcmpeq>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	d034      	beq.n	800cd52 <_printf_float+0x29e>
 800cce8:	2301      	movs	r3, #1
 800ccea:	0038      	movs	r0, r7
 800ccec:	4a37      	ldr	r2, [pc, #220]	; (800cdcc <_printf_float+0x318>)
 800ccee:	9908      	ldr	r1, [sp, #32]
 800ccf0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ccf2:	47a8      	blx	r5
 800ccf4:	3001      	adds	r0, #1
 800ccf6:	d100      	bne.n	800ccfa <_printf_float+0x246>
 800ccf8:	e73a      	b.n	800cb70 <_printf_float+0xbc>
 800ccfa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ccfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	db02      	blt.n	800cd08 <_printf_float+0x254>
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	07db      	lsls	r3, r3, #31
 800cd06:	d50d      	bpl.n	800cd24 <_printf_float+0x270>
 800cd08:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cd0a:	0038      	movs	r0, r7
 800cd0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd10:	9908      	ldr	r1, [sp, #32]
 800cd12:	47a8      	blx	r5
 800cd14:	2500      	movs	r5, #0
 800cd16:	3001      	adds	r0, #1
 800cd18:	d100      	bne.n	800cd1c <_printf_float+0x268>
 800cd1a:	e729      	b.n	800cb70 <_printf_float+0xbc>
 800cd1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd1e:	3b01      	subs	r3, #1
 800cd20:	42ab      	cmp	r3, r5
 800cd22:	dc0a      	bgt.n	800cd3a <_printf_float+0x286>
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	079b      	lsls	r3, r3, #30
 800cd28:	d500      	bpl.n	800cd2c <_printf_float+0x278>
 800cd2a:	e116      	b.n	800cf5a <_printf_float+0x4a6>
 800cd2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cd2e:	68e0      	ldr	r0, [r4, #12]
 800cd30:	4298      	cmp	r0, r3
 800cd32:	db00      	blt.n	800cd36 <_printf_float+0x282>
 800cd34:	e71e      	b.n	800cb74 <_printf_float+0xc0>
 800cd36:	0018      	movs	r0, r3
 800cd38:	e71c      	b.n	800cb74 <_printf_float+0xc0>
 800cd3a:	0022      	movs	r2, r4
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	0038      	movs	r0, r7
 800cd40:	9908      	ldr	r1, [sp, #32]
 800cd42:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cd44:	321a      	adds	r2, #26
 800cd46:	47b0      	blx	r6
 800cd48:	3001      	adds	r0, #1
 800cd4a:	d100      	bne.n	800cd4e <_printf_float+0x29a>
 800cd4c:	e710      	b.n	800cb70 <_printf_float+0xbc>
 800cd4e:	3501      	adds	r5, #1
 800cd50:	e7e4      	b.n	800cd1c <_printf_float+0x268>
 800cd52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	dc3b      	bgt.n	800cdd0 <_printf_float+0x31c>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	0038      	movs	r0, r7
 800cd5c:	4a1b      	ldr	r2, [pc, #108]	; (800cdcc <_printf_float+0x318>)
 800cd5e:	9908      	ldr	r1, [sp, #32]
 800cd60:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cd62:	47b0      	blx	r6
 800cd64:	3001      	adds	r0, #1
 800cd66:	d100      	bne.n	800cd6a <_printf_float+0x2b6>
 800cd68:	e702      	b.n	800cb70 <_printf_float+0xbc>
 800cd6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cd6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	d102      	bne.n	800cd78 <_printf_float+0x2c4>
 800cd72:	6823      	ldr	r3, [r4, #0]
 800cd74:	07db      	lsls	r3, r3, #31
 800cd76:	d5d5      	bpl.n	800cd24 <_printf_float+0x270>
 800cd78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd7a:	0038      	movs	r0, r7
 800cd7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd7e:	9908      	ldr	r1, [sp, #32]
 800cd80:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cd82:	47b0      	blx	r6
 800cd84:	2300      	movs	r3, #0
 800cd86:	3001      	adds	r0, #1
 800cd88:	d100      	bne.n	800cd8c <_printf_float+0x2d8>
 800cd8a:	e6f1      	b.n	800cb70 <_printf_float+0xbc>
 800cd8c:	930a      	str	r3, [sp, #40]	; 0x28
 800cd8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cd90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd92:	425b      	negs	r3, r3
 800cd94:	4293      	cmp	r3, r2
 800cd96:	dc01      	bgt.n	800cd9c <_printf_float+0x2e8>
 800cd98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd9a:	e791      	b.n	800ccc0 <_printf_float+0x20c>
 800cd9c:	0022      	movs	r2, r4
 800cd9e:	2301      	movs	r3, #1
 800cda0:	0038      	movs	r0, r7
 800cda2:	9908      	ldr	r1, [sp, #32]
 800cda4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cda6:	321a      	adds	r2, #26
 800cda8:	47b0      	blx	r6
 800cdaa:	3001      	adds	r0, #1
 800cdac:	d100      	bne.n	800cdb0 <_printf_float+0x2fc>
 800cdae:	e6df      	b.n	800cb70 <_printf_float+0xbc>
 800cdb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	e7ea      	b.n	800cd8c <_printf_float+0x2d8>
 800cdb6:	46c0      	nop			; (mov r8, r8)
 800cdb8:	7fefffff 	.word	0x7fefffff
 800cdbc:	08010c51 	.word	0x08010c51
 800cdc0:	08010c55 	.word	0x08010c55
 800cdc4:	08010c59 	.word	0x08010c59
 800cdc8:	08010c5d 	.word	0x08010c5d
 800cdcc:	08010c61 	.word	0x08010c61
 800cdd0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cdd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cdd4:	920a      	str	r2, [sp, #40]	; 0x28
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	dd00      	ble.n	800cddc <_printf_float+0x328>
 800cdda:	930a      	str	r3, [sp, #40]	; 0x28
 800cddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	dc3d      	bgt.n	800ce5e <_printf_float+0x3aa>
 800cde2:	2300      	movs	r3, #0
 800cde4:	930e      	str	r3, [sp, #56]	; 0x38
 800cde6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cde8:	43db      	mvns	r3, r3
 800cdea:	17db      	asrs	r3, r3, #31
 800cdec:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cdf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cdf2:	930b      	str	r3, [sp, #44]	; 0x2c
 800cdf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdf6:	4013      	ands	r3, r2
 800cdf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cdfa:	1ad3      	subs	r3, r2, r3
 800cdfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	dc36      	bgt.n	800ce70 <_printf_float+0x3bc>
 800ce02:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ce04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce06:	429a      	cmp	r2, r3
 800ce08:	db40      	blt.n	800ce8c <_printf_float+0x3d8>
 800ce0a:	6823      	ldr	r3, [r4, #0]
 800ce0c:	07db      	lsls	r3, r3, #31
 800ce0e:	d43d      	bmi.n	800ce8c <_printf_float+0x3d8>
 800ce10:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800ce12:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ce14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce16:	1af3      	subs	r3, r6, r3
 800ce18:	1ab6      	subs	r6, r6, r2
 800ce1a:	429e      	cmp	r6, r3
 800ce1c:	dd00      	ble.n	800ce20 <_printf_float+0x36c>
 800ce1e:	001e      	movs	r6, r3
 800ce20:	2e00      	cmp	r6, #0
 800ce22:	dc3c      	bgt.n	800ce9e <_printf_float+0x3ea>
 800ce24:	2300      	movs	r3, #0
 800ce26:	930a      	str	r3, [sp, #40]	; 0x28
 800ce28:	43f3      	mvns	r3, r6
 800ce2a:	17db      	asrs	r3, r3, #31
 800ce2c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ce30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce32:	1a9b      	subs	r3, r3, r2
 800ce34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ce36:	4032      	ands	r2, r6
 800ce38:	1a9b      	subs	r3, r3, r2
 800ce3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	dc00      	bgt.n	800ce42 <_printf_float+0x38e>
 800ce40:	e770      	b.n	800cd24 <_printf_float+0x270>
 800ce42:	0022      	movs	r2, r4
 800ce44:	2301      	movs	r3, #1
 800ce46:	0038      	movs	r0, r7
 800ce48:	9908      	ldr	r1, [sp, #32]
 800ce4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ce4c:	321a      	adds	r2, #26
 800ce4e:	47a8      	blx	r5
 800ce50:	3001      	adds	r0, #1
 800ce52:	d100      	bne.n	800ce56 <_printf_float+0x3a2>
 800ce54:	e68c      	b.n	800cb70 <_printf_float+0xbc>
 800ce56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce58:	3301      	adds	r3, #1
 800ce5a:	930a      	str	r3, [sp, #40]	; 0x28
 800ce5c:	e7e7      	b.n	800ce2e <_printf_float+0x37a>
 800ce5e:	002a      	movs	r2, r5
 800ce60:	0038      	movs	r0, r7
 800ce62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce64:	9908      	ldr	r1, [sp, #32]
 800ce66:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ce68:	47b0      	blx	r6
 800ce6a:	3001      	adds	r0, #1
 800ce6c:	d1b9      	bne.n	800cde2 <_printf_float+0x32e>
 800ce6e:	e67f      	b.n	800cb70 <_printf_float+0xbc>
 800ce70:	0022      	movs	r2, r4
 800ce72:	2301      	movs	r3, #1
 800ce74:	0038      	movs	r0, r7
 800ce76:	9908      	ldr	r1, [sp, #32]
 800ce78:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ce7a:	321a      	adds	r2, #26
 800ce7c:	47b0      	blx	r6
 800ce7e:	3001      	adds	r0, #1
 800ce80:	d100      	bne.n	800ce84 <_printf_float+0x3d0>
 800ce82:	e675      	b.n	800cb70 <_printf_float+0xbc>
 800ce84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce86:	3301      	adds	r3, #1
 800ce88:	930e      	str	r3, [sp, #56]	; 0x38
 800ce8a:	e7b0      	b.n	800cdee <_printf_float+0x33a>
 800ce8c:	0038      	movs	r0, r7
 800ce8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ce90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ce92:	9908      	ldr	r1, [sp, #32]
 800ce94:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ce96:	47b0      	blx	r6
 800ce98:	3001      	adds	r0, #1
 800ce9a:	d1b9      	bne.n	800ce10 <_printf_float+0x35c>
 800ce9c:	e668      	b.n	800cb70 <_printf_float+0xbc>
 800ce9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cea0:	0038      	movs	r0, r7
 800cea2:	18ea      	adds	r2, r5, r3
 800cea4:	9908      	ldr	r1, [sp, #32]
 800cea6:	0033      	movs	r3, r6
 800cea8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ceaa:	47a8      	blx	r5
 800ceac:	3001      	adds	r0, #1
 800ceae:	d1b9      	bne.n	800ce24 <_printf_float+0x370>
 800ceb0:	e65e      	b.n	800cb70 <_printf_float+0xbc>
 800ceb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	dc02      	bgt.n	800cebe <_printf_float+0x40a>
 800ceb8:	2301      	movs	r3, #1
 800ceba:	421a      	tst	r2, r3
 800cebc:	d03a      	beq.n	800cf34 <_printf_float+0x480>
 800cebe:	2301      	movs	r3, #1
 800cec0:	002a      	movs	r2, r5
 800cec2:	0038      	movs	r0, r7
 800cec4:	9908      	ldr	r1, [sp, #32]
 800cec6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cec8:	47b0      	blx	r6
 800ceca:	3001      	adds	r0, #1
 800cecc:	d100      	bne.n	800ced0 <_printf_float+0x41c>
 800cece:	e64f      	b.n	800cb70 <_printf_float+0xbc>
 800ced0:	0038      	movs	r0, r7
 800ced2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ced4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ced6:	9908      	ldr	r1, [sp, #32]
 800ced8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ceda:	47b0      	blx	r6
 800cedc:	3001      	adds	r0, #1
 800cede:	d100      	bne.n	800cee2 <_printf_float+0x42e>
 800cee0:	e646      	b.n	800cb70 <_printf_float+0xbc>
 800cee2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800cee4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800cee6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cee8:	2200      	movs	r2, #0
 800ceea:	001e      	movs	r6, r3
 800ceec:	2300      	movs	r3, #0
 800ceee:	f7f3 faad 	bl	800044c <__aeabi_dcmpeq>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	d11c      	bne.n	800cf30 <_printf_float+0x47c>
 800cef6:	0033      	movs	r3, r6
 800cef8:	1c6a      	adds	r2, r5, #1
 800cefa:	3b01      	subs	r3, #1
 800cefc:	0038      	movs	r0, r7
 800cefe:	9908      	ldr	r1, [sp, #32]
 800cf00:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cf02:	47a8      	blx	r5
 800cf04:	3001      	adds	r0, #1
 800cf06:	d10f      	bne.n	800cf28 <_printf_float+0x474>
 800cf08:	e632      	b.n	800cb70 <_printf_float+0xbc>
 800cf0a:	0022      	movs	r2, r4
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	0038      	movs	r0, r7
 800cf10:	9908      	ldr	r1, [sp, #32]
 800cf12:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf14:	321a      	adds	r2, #26
 800cf16:	47b0      	blx	r6
 800cf18:	3001      	adds	r0, #1
 800cf1a:	d100      	bne.n	800cf1e <_printf_float+0x46a>
 800cf1c:	e628      	b.n	800cb70 <_printf_float+0xbc>
 800cf1e:	3501      	adds	r5, #1
 800cf20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf22:	3b01      	subs	r3, #1
 800cf24:	42ab      	cmp	r3, r5
 800cf26:	dcf0      	bgt.n	800cf0a <_printf_float+0x456>
 800cf28:	0022      	movs	r2, r4
 800cf2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf2c:	3250      	adds	r2, #80	; 0x50
 800cf2e:	e6c8      	b.n	800ccc2 <_printf_float+0x20e>
 800cf30:	2500      	movs	r5, #0
 800cf32:	e7f5      	b.n	800cf20 <_printf_float+0x46c>
 800cf34:	002a      	movs	r2, r5
 800cf36:	e7e1      	b.n	800cefc <_printf_float+0x448>
 800cf38:	0022      	movs	r2, r4
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	0038      	movs	r0, r7
 800cf3e:	9908      	ldr	r1, [sp, #32]
 800cf40:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cf42:	3219      	adds	r2, #25
 800cf44:	47b0      	blx	r6
 800cf46:	3001      	adds	r0, #1
 800cf48:	d100      	bne.n	800cf4c <_printf_float+0x498>
 800cf4a:	e611      	b.n	800cb70 <_printf_float+0xbc>
 800cf4c:	3501      	adds	r5, #1
 800cf4e:	68e3      	ldr	r3, [r4, #12]
 800cf50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf52:	1a9b      	subs	r3, r3, r2
 800cf54:	42ab      	cmp	r3, r5
 800cf56:	dcef      	bgt.n	800cf38 <_printf_float+0x484>
 800cf58:	e6e8      	b.n	800cd2c <_printf_float+0x278>
 800cf5a:	2500      	movs	r5, #0
 800cf5c:	e7f7      	b.n	800cf4e <_printf_float+0x49a>
 800cf5e:	46c0      	nop			; (mov r8, r8)

0800cf60 <_printf_common>:
 800cf60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf62:	0016      	movs	r6, r2
 800cf64:	9301      	str	r3, [sp, #4]
 800cf66:	688a      	ldr	r2, [r1, #8]
 800cf68:	690b      	ldr	r3, [r1, #16]
 800cf6a:	000c      	movs	r4, r1
 800cf6c:	9000      	str	r0, [sp, #0]
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	da00      	bge.n	800cf74 <_printf_common+0x14>
 800cf72:	0013      	movs	r3, r2
 800cf74:	0022      	movs	r2, r4
 800cf76:	6033      	str	r3, [r6, #0]
 800cf78:	3243      	adds	r2, #67	; 0x43
 800cf7a:	7812      	ldrb	r2, [r2, #0]
 800cf7c:	2a00      	cmp	r2, #0
 800cf7e:	d001      	beq.n	800cf84 <_printf_common+0x24>
 800cf80:	3301      	adds	r3, #1
 800cf82:	6033      	str	r3, [r6, #0]
 800cf84:	6823      	ldr	r3, [r4, #0]
 800cf86:	069b      	lsls	r3, r3, #26
 800cf88:	d502      	bpl.n	800cf90 <_printf_common+0x30>
 800cf8a:	6833      	ldr	r3, [r6, #0]
 800cf8c:	3302      	adds	r3, #2
 800cf8e:	6033      	str	r3, [r6, #0]
 800cf90:	6822      	ldr	r2, [r4, #0]
 800cf92:	2306      	movs	r3, #6
 800cf94:	0015      	movs	r5, r2
 800cf96:	401d      	ands	r5, r3
 800cf98:	421a      	tst	r2, r3
 800cf9a:	d027      	beq.n	800cfec <_printf_common+0x8c>
 800cf9c:	0023      	movs	r3, r4
 800cf9e:	3343      	adds	r3, #67	; 0x43
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	1e5a      	subs	r2, r3, #1
 800cfa4:	4193      	sbcs	r3, r2
 800cfa6:	6822      	ldr	r2, [r4, #0]
 800cfa8:	0692      	lsls	r2, r2, #26
 800cfaa:	d430      	bmi.n	800d00e <_printf_common+0xae>
 800cfac:	0022      	movs	r2, r4
 800cfae:	9901      	ldr	r1, [sp, #4]
 800cfb0:	9800      	ldr	r0, [sp, #0]
 800cfb2:	9d08      	ldr	r5, [sp, #32]
 800cfb4:	3243      	adds	r2, #67	; 0x43
 800cfb6:	47a8      	blx	r5
 800cfb8:	3001      	adds	r0, #1
 800cfba:	d025      	beq.n	800d008 <_printf_common+0xa8>
 800cfbc:	2206      	movs	r2, #6
 800cfbe:	6823      	ldr	r3, [r4, #0]
 800cfc0:	2500      	movs	r5, #0
 800cfc2:	4013      	ands	r3, r2
 800cfc4:	2b04      	cmp	r3, #4
 800cfc6:	d105      	bne.n	800cfd4 <_printf_common+0x74>
 800cfc8:	6833      	ldr	r3, [r6, #0]
 800cfca:	68e5      	ldr	r5, [r4, #12]
 800cfcc:	1aed      	subs	r5, r5, r3
 800cfce:	43eb      	mvns	r3, r5
 800cfd0:	17db      	asrs	r3, r3, #31
 800cfd2:	401d      	ands	r5, r3
 800cfd4:	68a3      	ldr	r3, [r4, #8]
 800cfd6:	6922      	ldr	r2, [r4, #16]
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	dd01      	ble.n	800cfe0 <_printf_common+0x80>
 800cfdc:	1a9b      	subs	r3, r3, r2
 800cfde:	18ed      	adds	r5, r5, r3
 800cfe0:	2600      	movs	r6, #0
 800cfe2:	42b5      	cmp	r5, r6
 800cfe4:	d120      	bne.n	800d028 <_printf_common+0xc8>
 800cfe6:	2000      	movs	r0, #0
 800cfe8:	e010      	b.n	800d00c <_printf_common+0xac>
 800cfea:	3501      	adds	r5, #1
 800cfec:	68e3      	ldr	r3, [r4, #12]
 800cfee:	6832      	ldr	r2, [r6, #0]
 800cff0:	1a9b      	subs	r3, r3, r2
 800cff2:	42ab      	cmp	r3, r5
 800cff4:	ddd2      	ble.n	800cf9c <_printf_common+0x3c>
 800cff6:	0022      	movs	r2, r4
 800cff8:	2301      	movs	r3, #1
 800cffa:	9901      	ldr	r1, [sp, #4]
 800cffc:	9800      	ldr	r0, [sp, #0]
 800cffe:	9f08      	ldr	r7, [sp, #32]
 800d000:	3219      	adds	r2, #25
 800d002:	47b8      	blx	r7
 800d004:	3001      	adds	r0, #1
 800d006:	d1f0      	bne.n	800cfea <_printf_common+0x8a>
 800d008:	2001      	movs	r0, #1
 800d00a:	4240      	negs	r0, r0
 800d00c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d00e:	2030      	movs	r0, #48	; 0x30
 800d010:	18e1      	adds	r1, r4, r3
 800d012:	3143      	adds	r1, #67	; 0x43
 800d014:	7008      	strb	r0, [r1, #0]
 800d016:	0021      	movs	r1, r4
 800d018:	1c5a      	adds	r2, r3, #1
 800d01a:	3145      	adds	r1, #69	; 0x45
 800d01c:	7809      	ldrb	r1, [r1, #0]
 800d01e:	18a2      	adds	r2, r4, r2
 800d020:	3243      	adds	r2, #67	; 0x43
 800d022:	3302      	adds	r3, #2
 800d024:	7011      	strb	r1, [r2, #0]
 800d026:	e7c1      	b.n	800cfac <_printf_common+0x4c>
 800d028:	0022      	movs	r2, r4
 800d02a:	2301      	movs	r3, #1
 800d02c:	9901      	ldr	r1, [sp, #4]
 800d02e:	9800      	ldr	r0, [sp, #0]
 800d030:	9f08      	ldr	r7, [sp, #32]
 800d032:	321a      	adds	r2, #26
 800d034:	47b8      	blx	r7
 800d036:	3001      	adds	r0, #1
 800d038:	d0e6      	beq.n	800d008 <_printf_common+0xa8>
 800d03a:	3601      	adds	r6, #1
 800d03c:	e7d1      	b.n	800cfe2 <_printf_common+0x82>
	...

0800d040 <_printf_i>:
 800d040:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d042:	b08b      	sub	sp, #44	; 0x2c
 800d044:	9206      	str	r2, [sp, #24]
 800d046:	000a      	movs	r2, r1
 800d048:	3243      	adds	r2, #67	; 0x43
 800d04a:	9307      	str	r3, [sp, #28]
 800d04c:	9005      	str	r0, [sp, #20]
 800d04e:	9204      	str	r2, [sp, #16]
 800d050:	7e0a      	ldrb	r2, [r1, #24]
 800d052:	000c      	movs	r4, r1
 800d054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d056:	2a78      	cmp	r2, #120	; 0x78
 800d058:	d809      	bhi.n	800d06e <_printf_i+0x2e>
 800d05a:	2a62      	cmp	r2, #98	; 0x62
 800d05c:	d80b      	bhi.n	800d076 <_printf_i+0x36>
 800d05e:	2a00      	cmp	r2, #0
 800d060:	d100      	bne.n	800d064 <_printf_i+0x24>
 800d062:	e0be      	b.n	800d1e2 <_printf_i+0x1a2>
 800d064:	497c      	ldr	r1, [pc, #496]	; (800d258 <_printf_i+0x218>)
 800d066:	9103      	str	r1, [sp, #12]
 800d068:	2a58      	cmp	r2, #88	; 0x58
 800d06a:	d100      	bne.n	800d06e <_printf_i+0x2e>
 800d06c:	e093      	b.n	800d196 <_printf_i+0x156>
 800d06e:	0026      	movs	r6, r4
 800d070:	3642      	adds	r6, #66	; 0x42
 800d072:	7032      	strb	r2, [r6, #0]
 800d074:	e022      	b.n	800d0bc <_printf_i+0x7c>
 800d076:	0010      	movs	r0, r2
 800d078:	3863      	subs	r0, #99	; 0x63
 800d07a:	2815      	cmp	r0, #21
 800d07c:	d8f7      	bhi.n	800d06e <_printf_i+0x2e>
 800d07e:	f7f3 f855 	bl	800012c <__gnu_thumb1_case_shi>
 800d082:	0016      	.short	0x0016
 800d084:	fff6001f 	.word	0xfff6001f
 800d088:	fff6fff6 	.word	0xfff6fff6
 800d08c:	001ffff6 	.word	0x001ffff6
 800d090:	fff6fff6 	.word	0xfff6fff6
 800d094:	fff6fff6 	.word	0xfff6fff6
 800d098:	003600a3 	.word	0x003600a3
 800d09c:	fff60083 	.word	0xfff60083
 800d0a0:	00b4fff6 	.word	0x00b4fff6
 800d0a4:	0036fff6 	.word	0x0036fff6
 800d0a8:	fff6fff6 	.word	0xfff6fff6
 800d0ac:	0087      	.short	0x0087
 800d0ae:	0026      	movs	r6, r4
 800d0b0:	681a      	ldr	r2, [r3, #0]
 800d0b2:	3642      	adds	r6, #66	; 0x42
 800d0b4:	1d11      	adds	r1, r2, #4
 800d0b6:	6019      	str	r1, [r3, #0]
 800d0b8:	6813      	ldr	r3, [r2, #0]
 800d0ba:	7033      	strb	r3, [r6, #0]
 800d0bc:	2301      	movs	r3, #1
 800d0be:	e0a2      	b.n	800d206 <_printf_i+0x1c6>
 800d0c0:	6818      	ldr	r0, [r3, #0]
 800d0c2:	6809      	ldr	r1, [r1, #0]
 800d0c4:	1d02      	adds	r2, r0, #4
 800d0c6:	060d      	lsls	r5, r1, #24
 800d0c8:	d50b      	bpl.n	800d0e2 <_printf_i+0xa2>
 800d0ca:	6805      	ldr	r5, [r0, #0]
 800d0cc:	601a      	str	r2, [r3, #0]
 800d0ce:	2d00      	cmp	r5, #0
 800d0d0:	da03      	bge.n	800d0da <_printf_i+0x9a>
 800d0d2:	232d      	movs	r3, #45	; 0x2d
 800d0d4:	9a04      	ldr	r2, [sp, #16]
 800d0d6:	426d      	negs	r5, r5
 800d0d8:	7013      	strb	r3, [r2, #0]
 800d0da:	4b5f      	ldr	r3, [pc, #380]	; (800d258 <_printf_i+0x218>)
 800d0dc:	270a      	movs	r7, #10
 800d0de:	9303      	str	r3, [sp, #12]
 800d0e0:	e01b      	b.n	800d11a <_printf_i+0xda>
 800d0e2:	6805      	ldr	r5, [r0, #0]
 800d0e4:	601a      	str	r2, [r3, #0]
 800d0e6:	0649      	lsls	r1, r1, #25
 800d0e8:	d5f1      	bpl.n	800d0ce <_printf_i+0x8e>
 800d0ea:	b22d      	sxth	r5, r5
 800d0ec:	e7ef      	b.n	800d0ce <_printf_i+0x8e>
 800d0ee:	680d      	ldr	r5, [r1, #0]
 800d0f0:	6819      	ldr	r1, [r3, #0]
 800d0f2:	1d08      	adds	r0, r1, #4
 800d0f4:	6018      	str	r0, [r3, #0]
 800d0f6:	062e      	lsls	r6, r5, #24
 800d0f8:	d501      	bpl.n	800d0fe <_printf_i+0xbe>
 800d0fa:	680d      	ldr	r5, [r1, #0]
 800d0fc:	e003      	b.n	800d106 <_printf_i+0xc6>
 800d0fe:	066d      	lsls	r5, r5, #25
 800d100:	d5fb      	bpl.n	800d0fa <_printf_i+0xba>
 800d102:	680d      	ldr	r5, [r1, #0]
 800d104:	b2ad      	uxth	r5, r5
 800d106:	4b54      	ldr	r3, [pc, #336]	; (800d258 <_printf_i+0x218>)
 800d108:	2708      	movs	r7, #8
 800d10a:	9303      	str	r3, [sp, #12]
 800d10c:	2a6f      	cmp	r2, #111	; 0x6f
 800d10e:	d000      	beq.n	800d112 <_printf_i+0xd2>
 800d110:	3702      	adds	r7, #2
 800d112:	0023      	movs	r3, r4
 800d114:	2200      	movs	r2, #0
 800d116:	3343      	adds	r3, #67	; 0x43
 800d118:	701a      	strb	r2, [r3, #0]
 800d11a:	6863      	ldr	r3, [r4, #4]
 800d11c:	60a3      	str	r3, [r4, #8]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	db03      	blt.n	800d12a <_printf_i+0xea>
 800d122:	2104      	movs	r1, #4
 800d124:	6822      	ldr	r2, [r4, #0]
 800d126:	438a      	bics	r2, r1
 800d128:	6022      	str	r2, [r4, #0]
 800d12a:	2d00      	cmp	r5, #0
 800d12c:	d102      	bne.n	800d134 <_printf_i+0xf4>
 800d12e:	9e04      	ldr	r6, [sp, #16]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d00c      	beq.n	800d14e <_printf_i+0x10e>
 800d134:	9e04      	ldr	r6, [sp, #16]
 800d136:	0028      	movs	r0, r5
 800d138:	0039      	movs	r1, r7
 800d13a:	f7f3 f887 	bl	800024c <__aeabi_uidivmod>
 800d13e:	9b03      	ldr	r3, [sp, #12]
 800d140:	3e01      	subs	r6, #1
 800d142:	5c5b      	ldrb	r3, [r3, r1]
 800d144:	7033      	strb	r3, [r6, #0]
 800d146:	002b      	movs	r3, r5
 800d148:	0005      	movs	r5, r0
 800d14a:	429f      	cmp	r7, r3
 800d14c:	d9f3      	bls.n	800d136 <_printf_i+0xf6>
 800d14e:	2f08      	cmp	r7, #8
 800d150:	d109      	bne.n	800d166 <_printf_i+0x126>
 800d152:	6823      	ldr	r3, [r4, #0]
 800d154:	07db      	lsls	r3, r3, #31
 800d156:	d506      	bpl.n	800d166 <_printf_i+0x126>
 800d158:	6862      	ldr	r2, [r4, #4]
 800d15a:	6923      	ldr	r3, [r4, #16]
 800d15c:	429a      	cmp	r2, r3
 800d15e:	dc02      	bgt.n	800d166 <_printf_i+0x126>
 800d160:	2330      	movs	r3, #48	; 0x30
 800d162:	3e01      	subs	r6, #1
 800d164:	7033      	strb	r3, [r6, #0]
 800d166:	9b04      	ldr	r3, [sp, #16]
 800d168:	1b9b      	subs	r3, r3, r6
 800d16a:	6123      	str	r3, [r4, #16]
 800d16c:	9b07      	ldr	r3, [sp, #28]
 800d16e:	0021      	movs	r1, r4
 800d170:	9300      	str	r3, [sp, #0]
 800d172:	9805      	ldr	r0, [sp, #20]
 800d174:	9b06      	ldr	r3, [sp, #24]
 800d176:	aa09      	add	r2, sp, #36	; 0x24
 800d178:	f7ff fef2 	bl	800cf60 <_printf_common>
 800d17c:	3001      	adds	r0, #1
 800d17e:	d147      	bne.n	800d210 <_printf_i+0x1d0>
 800d180:	2001      	movs	r0, #1
 800d182:	4240      	negs	r0, r0
 800d184:	b00b      	add	sp, #44	; 0x2c
 800d186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d188:	2220      	movs	r2, #32
 800d18a:	6809      	ldr	r1, [r1, #0]
 800d18c:	430a      	orrs	r2, r1
 800d18e:	6022      	str	r2, [r4, #0]
 800d190:	2278      	movs	r2, #120	; 0x78
 800d192:	4932      	ldr	r1, [pc, #200]	; (800d25c <_printf_i+0x21c>)
 800d194:	9103      	str	r1, [sp, #12]
 800d196:	0021      	movs	r1, r4
 800d198:	3145      	adds	r1, #69	; 0x45
 800d19a:	700a      	strb	r2, [r1, #0]
 800d19c:	6819      	ldr	r1, [r3, #0]
 800d19e:	6822      	ldr	r2, [r4, #0]
 800d1a0:	c920      	ldmia	r1!, {r5}
 800d1a2:	0610      	lsls	r0, r2, #24
 800d1a4:	d402      	bmi.n	800d1ac <_printf_i+0x16c>
 800d1a6:	0650      	lsls	r0, r2, #25
 800d1a8:	d500      	bpl.n	800d1ac <_printf_i+0x16c>
 800d1aa:	b2ad      	uxth	r5, r5
 800d1ac:	6019      	str	r1, [r3, #0]
 800d1ae:	07d3      	lsls	r3, r2, #31
 800d1b0:	d502      	bpl.n	800d1b8 <_printf_i+0x178>
 800d1b2:	2320      	movs	r3, #32
 800d1b4:	4313      	orrs	r3, r2
 800d1b6:	6023      	str	r3, [r4, #0]
 800d1b8:	2710      	movs	r7, #16
 800d1ba:	2d00      	cmp	r5, #0
 800d1bc:	d1a9      	bne.n	800d112 <_printf_i+0xd2>
 800d1be:	2220      	movs	r2, #32
 800d1c0:	6823      	ldr	r3, [r4, #0]
 800d1c2:	4393      	bics	r3, r2
 800d1c4:	6023      	str	r3, [r4, #0]
 800d1c6:	e7a4      	b.n	800d112 <_printf_i+0xd2>
 800d1c8:	681a      	ldr	r2, [r3, #0]
 800d1ca:	680d      	ldr	r5, [r1, #0]
 800d1cc:	1d10      	adds	r0, r2, #4
 800d1ce:	6949      	ldr	r1, [r1, #20]
 800d1d0:	6018      	str	r0, [r3, #0]
 800d1d2:	6813      	ldr	r3, [r2, #0]
 800d1d4:	062e      	lsls	r6, r5, #24
 800d1d6:	d501      	bpl.n	800d1dc <_printf_i+0x19c>
 800d1d8:	6019      	str	r1, [r3, #0]
 800d1da:	e002      	b.n	800d1e2 <_printf_i+0x1a2>
 800d1dc:	066d      	lsls	r5, r5, #25
 800d1de:	d5fb      	bpl.n	800d1d8 <_printf_i+0x198>
 800d1e0:	8019      	strh	r1, [r3, #0]
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	9e04      	ldr	r6, [sp, #16]
 800d1e6:	6123      	str	r3, [r4, #16]
 800d1e8:	e7c0      	b.n	800d16c <_printf_i+0x12c>
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	1d11      	adds	r1, r2, #4
 800d1ee:	6019      	str	r1, [r3, #0]
 800d1f0:	6816      	ldr	r6, [r2, #0]
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	0030      	movs	r0, r6
 800d1f6:	6862      	ldr	r2, [r4, #4]
 800d1f8:	f000 fac1 	bl	800d77e <memchr>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d001      	beq.n	800d204 <_printf_i+0x1c4>
 800d200:	1b80      	subs	r0, r0, r6
 800d202:	6060      	str	r0, [r4, #4]
 800d204:	6863      	ldr	r3, [r4, #4]
 800d206:	6123      	str	r3, [r4, #16]
 800d208:	2300      	movs	r3, #0
 800d20a:	9a04      	ldr	r2, [sp, #16]
 800d20c:	7013      	strb	r3, [r2, #0]
 800d20e:	e7ad      	b.n	800d16c <_printf_i+0x12c>
 800d210:	0032      	movs	r2, r6
 800d212:	6923      	ldr	r3, [r4, #16]
 800d214:	9906      	ldr	r1, [sp, #24]
 800d216:	9805      	ldr	r0, [sp, #20]
 800d218:	9d07      	ldr	r5, [sp, #28]
 800d21a:	47a8      	blx	r5
 800d21c:	3001      	adds	r0, #1
 800d21e:	d0af      	beq.n	800d180 <_printf_i+0x140>
 800d220:	6823      	ldr	r3, [r4, #0]
 800d222:	079b      	lsls	r3, r3, #30
 800d224:	d415      	bmi.n	800d252 <_printf_i+0x212>
 800d226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d228:	68e0      	ldr	r0, [r4, #12]
 800d22a:	4298      	cmp	r0, r3
 800d22c:	daaa      	bge.n	800d184 <_printf_i+0x144>
 800d22e:	0018      	movs	r0, r3
 800d230:	e7a8      	b.n	800d184 <_printf_i+0x144>
 800d232:	0022      	movs	r2, r4
 800d234:	2301      	movs	r3, #1
 800d236:	9906      	ldr	r1, [sp, #24]
 800d238:	9805      	ldr	r0, [sp, #20]
 800d23a:	9e07      	ldr	r6, [sp, #28]
 800d23c:	3219      	adds	r2, #25
 800d23e:	47b0      	blx	r6
 800d240:	3001      	adds	r0, #1
 800d242:	d09d      	beq.n	800d180 <_printf_i+0x140>
 800d244:	3501      	adds	r5, #1
 800d246:	68e3      	ldr	r3, [r4, #12]
 800d248:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d24a:	1a9b      	subs	r3, r3, r2
 800d24c:	42ab      	cmp	r3, r5
 800d24e:	dcf0      	bgt.n	800d232 <_printf_i+0x1f2>
 800d250:	e7e9      	b.n	800d226 <_printf_i+0x1e6>
 800d252:	2500      	movs	r5, #0
 800d254:	e7f7      	b.n	800d246 <_printf_i+0x206>
 800d256:	46c0      	nop			; (mov r8, r8)
 800d258:	08010c63 	.word	0x08010c63
 800d25c:	08010c74 	.word	0x08010c74

0800d260 <std>:
 800d260:	2300      	movs	r3, #0
 800d262:	b510      	push	{r4, lr}
 800d264:	0004      	movs	r4, r0
 800d266:	6003      	str	r3, [r0, #0]
 800d268:	6043      	str	r3, [r0, #4]
 800d26a:	6083      	str	r3, [r0, #8]
 800d26c:	8181      	strh	r1, [r0, #12]
 800d26e:	6643      	str	r3, [r0, #100]	; 0x64
 800d270:	81c2      	strh	r2, [r0, #14]
 800d272:	6103      	str	r3, [r0, #16]
 800d274:	6143      	str	r3, [r0, #20]
 800d276:	6183      	str	r3, [r0, #24]
 800d278:	0019      	movs	r1, r3
 800d27a:	2208      	movs	r2, #8
 800d27c:	305c      	adds	r0, #92	; 0x5c
 800d27e:	f000 f92f 	bl	800d4e0 <memset>
 800d282:	4b0b      	ldr	r3, [pc, #44]	; (800d2b0 <std+0x50>)
 800d284:	6224      	str	r4, [r4, #32]
 800d286:	6263      	str	r3, [r4, #36]	; 0x24
 800d288:	4b0a      	ldr	r3, [pc, #40]	; (800d2b4 <std+0x54>)
 800d28a:	62a3      	str	r3, [r4, #40]	; 0x28
 800d28c:	4b0a      	ldr	r3, [pc, #40]	; (800d2b8 <std+0x58>)
 800d28e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d290:	4b0a      	ldr	r3, [pc, #40]	; (800d2bc <std+0x5c>)
 800d292:	6323      	str	r3, [r4, #48]	; 0x30
 800d294:	4b0a      	ldr	r3, [pc, #40]	; (800d2c0 <std+0x60>)
 800d296:	429c      	cmp	r4, r3
 800d298:	d005      	beq.n	800d2a6 <std+0x46>
 800d29a:	4b0a      	ldr	r3, [pc, #40]	; (800d2c4 <std+0x64>)
 800d29c:	429c      	cmp	r4, r3
 800d29e:	d002      	beq.n	800d2a6 <std+0x46>
 800d2a0:	4b09      	ldr	r3, [pc, #36]	; (800d2c8 <std+0x68>)
 800d2a2:	429c      	cmp	r4, r3
 800d2a4:	d103      	bne.n	800d2ae <std+0x4e>
 800d2a6:	0020      	movs	r0, r4
 800d2a8:	3058      	adds	r0, #88	; 0x58
 800d2aa:	f000 fa5d 	bl	800d768 <__retarget_lock_init_recursive>
 800d2ae:	bd10      	pop	{r4, pc}
 800d2b0:	0800d449 	.word	0x0800d449
 800d2b4:	0800d471 	.word	0x0800d471
 800d2b8:	0800d4a9 	.word	0x0800d4a9
 800d2bc:	0800d4d5 	.word	0x0800d4d5
 800d2c0:	20002768 	.word	0x20002768
 800d2c4:	200027d0 	.word	0x200027d0
 800d2c8:	20002838 	.word	0x20002838

0800d2cc <stdio_exit_handler>:
 800d2cc:	b510      	push	{r4, lr}
 800d2ce:	4a03      	ldr	r2, [pc, #12]	; (800d2dc <stdio_exit_handler+0x10>)
 800d2d0:	4903      	ldr	r1, [pc, #12]	; (800d2e0 <stdio_exit_handler+0x14>)
 800d2d2:	4804      	ldr	r0, [pc, #16]	; (800d2e4 <stdio_exit_handler+0x18>)
 800d2d4:	f000 f86c 	bl	800d3b0 <_fwalk_sglue>
 800d2d8:	bd10      	pop	{r4, pc}
 800d2da:	46c0      	nop			; (mov r8, r8)
 800d2dc:	2000001c 	.word	0x2000001c
 800d2e0:	0800fc9d 	.word	0x0800fc9d
 800d2e4:	20000194 	.word	0x20000194

0800d2e8 <cleanup_stdio>:
 800d2e8:	6841      	ldr	r1, [r0, #4]
 800d2ea:	4b0b      	ldr	r3, [pc, #44]	; (800d318 <cleanup_stdio+0x30>)
 800d2ec:	b510      	push	{r4, lr}
 800d2ee:	0004      	movs	r4, r0
 800d2f0:	4299      	cmp	r1, r3
 800d2f2:	d001      	beq.n	800d2f8 <cleanup_stdio+0x10>
 800d2f4:	f002 fcd2 	bl	800fc9c <_fflush_r>
 800d2f8:	68a1      	ldr	r1, [r4, #8]
 800d2fa:	4b08      	ldr	r3, [pc, #32]	; (800d31c <cleanup_stdio+0x34>)
 800d2fc:	4299      	cmp	r1, r3
 800d2fe:	d002      	beq.n	800d306 <cleanup_stdio+0x1e>
 800d300:	0020      	movs	r0, r4
 800d302:	f002 fccb 	bl	800fc9c <_fflush_r>
 800d306:	68e1      	ldr	r1, [r4, #12]
 800d308:	4b05      	ldr	r3, [pc, #20]	; (800d320 <cleanup_stdio+0x38>)
 800d30a:	4299      	cmp	r1, r3
 800d30c:	d002      	beq.n	800d314 <cleanup_stdio+0x2c>
 800d30e:	0020      	movs	r0, r4
 800d310:	f002 fcc4 	bl	800fc9c <_fflush_r>
 800d314:	bd10      	pop	{r4, pc}
 800d316:	46c0      	nop			; (mov r8, r8)
 800d318:	20002768 	.word	0x20002768
 800d31c:	200027d0 	.word	0x200027d0
 800d320:	20002838 	.word	0x20002838

0800d324 <global_stdio_init.part.0>:
 800d324:	b510      	push	{r4, lr}
 800d326:	4b09      	ldr	r3, [pc, #36]	; (800d34c <global_stdio_init.part.0+0x28>)
 800d328:	4a09      	ldr	r2, [pc, #36]	; (800d350 <global_stdio_init.part.0+0x2c>)
 800d32a:	2104      	movs	r1, #4
 800d32c:	601a      	str	r2, [r3, #0]
 800d32e:	4809      	ldr	r0, [pc, #36]	; (800d354 <global_stdio_init.part.0+0x30>)
 800d330:	2200      	movs	r2, #0
 800d332:	f7ff ff95 	bl	800d260 <std>
 800d336:	2201      	movs	r2, #1
 800d338:	2109      	movs	r1, #9
 800d33a:	4807      	ldr	r0, [pc, #28]	; (800d358 <global_stdio_init.part.0+0x34>)
 800d33c:	f7ff ff90 	bl	800d260 <std>
 800d340:	2202      	movs	r2, #2
 800d342:	2112      	movs	r1, #18
 800d344:	4805      	ldr	r0, [pc, #20]	; (800d35c <global_stdio_init.part.0+0x38>)
 800d346:	f7ff ff8b 	bl	800d260 <std>
 800d34a:	bd10      	pop	{r4, pc}
 800d34c:	200028a0 	.word	0x200028a0
 800d350:	0800d2cd 	.word	0x0800d2cd
 800d354:	20002768 	.word	0x20002768
 800d358:	200027d0 	.word	0x200027d0
 800d35c:	20002838 	.word	0x20002838

0800d360 <__sfp_lock_acquire>:
 800d360:	b510      	push	{r4, lr}
 800d362:	4802      	ldr	r0, [pc, #8]	; (800d36c <__sfp_lock_acquire+0xc>)
 800d364:	f000 fa01 	bl	800d76a <__retarget_lock_acquire_recursive>
 800d368:	bd10      	pop	{r4, pc}
 800d36a:	46c0      	nop			; (mov r8, r8)
 800d36c:	200028a9 	.word	0x200028a9

0800d370 <__sfp_lock_release>:
 800d370:	b510      	push	{r4, lr}
 800d372:	4802      	ldr	r0, [pc, #8]	; (800d37c <__sfp_lock_release+0xc>)
 800d374:	f000 f9fa 	bl	800d76c <__retarget_lock_release_recursive>
 800d378:	bd10      	pop	{r4, pc}
 800d37a:	46c0      	nop			; (mov r8, r8)
 800d37c:	200028a9 	.word	0x200028a9

0800d380 <__sinit>:
 800d380:	b510      	push	{r4, lr}
 800d382:	0004      	movs	r4, r0
 800d384:	f7ff ffec 	bl	800d360 <__sfp_lock_acquire>
 800d388:	6a23      	ldr	r3, [r4, #32]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d002      	beq.n	800d394 <__sinit+0x14>
 800d38e:	f7ff ffef 	bl	800d370 <__sfp_lock_release>
 800d392:	bd10      	pop	{r4, pc}
 800d394:	4b04      	ldr	r3, [pc, #16]	; (800d3a8 <__sinit+0x28>)
 800d396:	6223      	str	r3, [r4, #32]
 800d398:	4b04      	ldr	r3, [pc, #16]	; (800d3ac <__sinit+0x2c>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d1f6      	bne.n	800d38e <__sinit+0xe>
 800d3a0:	f7ff ffc0 	bl	800d324 <global_stdio_init.part.0>
 800d3a4:	e7f3      	b.n	800d38e <__sinit+0xe>
 800d3a6:	46c0      	nop			; (mov r8, r8)
 800d3a8:	0800d2e9 	.word	0x0800d2e9
 800d3ac:	200028a0 	.word	0x200028a0

0800d3b0 <_fwalk_sglue>:
 800d3b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3b2:	0014      	movs	r4, r2
 800d3b4:	2600      	movs	r6, #0
 800d3b6:	9000      	str	r0, [sp, #0]
 800d3b8:	9101      	str	r1, [sp, #4]
 800d3ba:	68a5      	ldr	r5, [r4, #8]
 800d3bc:	6867      	ldr	r7, [r4, #4]
 800d3be:	3f01      	subs	r7, #1
 800d3c0:	d504      	bpl.n	800d3cc <_fwalk_sglue+0x1c>
 800d3c2:	6824      	ldr	r4, [r4, #0]
 800d3c4:	2c00      	cmp	r4, #0
 800d3c6:	d1f8      	bne.n	800d3ba <_fwalk_sglue+0xa>
 800d3c8:	0030      	movs	r0, r6
 800d3ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d3cc:	89ab      	ldrh	r3, [r5, #12]
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	d908      	bls.n	800d3e4 <_fwalk_sglue+0x34>
 800d3d2:	220e      	movs	r2, #14
 800d3d4:	5eab      	ldrsh	r3, [r5, r2]
 800d3d6:	3301      	adds	r3, #1
 800d3d8:	d004      	beq.n	800d3e4 <_fwalk_sglue+0x34>
 800d3da:	0029      	movs	r1, r5
 800d3dc:	9800      	ldr	r0, [sp, #0]
 800d3de:	9b01      	ldr	r3, [sp, #4]
 800d3e0:	4798      	blx	r3
 800d3e2:	4306      	orrs	r6, r0
 800d3e4:	3568      	adds	r5, #104	; 0x68
 800d3e6:	e7ea      	b.n	800d3be <_fwalk_sglue+0xe>

0800d3e8 <iprintf>:
 800d3e8:	b40f      	push	{r0, r1, r2, r3}
 800d3ea:	b507      	push	{r0, r1, r2, lr}
 800d3ec:	4905      	ldr	r1, [pc, #20]	; (800d404 <iprintf+0x1c>)
 800d3ee:	ab04      	add	r3, sp, #16
 800d3f0:	6808      	ldr	r0, [r1, #0]
 800d3f2:	cb04      	ldmia	r3!, {r2}
 800d3f4:	6881      	ldr	r1, [r0, #8]
 800d3f6:	9301      	str	r3, [sp, #4]
 800d3f8:	f002 faaa 	bl	800f950 <_vfiprintf_r>
 800d3fc:	b003      	add	sp, #12
 800d3fe:	bc08      	pop	{r3}
 800d400:	b004      	add	sp, #16
 800d402:	4718      	bx	r3
 800d404:	200001e0 	.word	0x200001e0

0800d408 <siprintf>:
 800d408:	b40e      	push	{r1, r2, r3}
 800d40a:	b500      	push	{lr}
 800d40c:	490b      	ldr	r1, [pc, #44]	; (800d43c <siprintf+0x34>)
 800d40e:	b09c      	sub	sp, #112	; 0x70
 800d410:	ab1d      	add	r3, sp, #116	; 0x74
 800d412:	9002      	str	r0, [sp, #8]
 800d414:	9006      	str	r0, [sp, #24]
 800d416:	9107      	str	r1, [sp, #28]
 800d418:	9104      	str	r1, [sp, #16]
 800d41a:	4809      	ldr	r0, [pc, #36]	; (800d440 <siprintf+0x38>)
 800d41c:	4909      	ldr	r1, [pc, #36]	; (800d444 <siprintf+0x3c>)
 800d41e:	cb04      	ldmia	r3!, {r2}
 800d420:	9105      	str	r1, [sp, #20]
 800d422:	6800      	ldr	r0, [r0, #0]
 800d424:	a902      	add	r1, sp, #8
 800d426:	9301      	str	r3, [sp, #4]
 800d428:	f002 f96a 	bl	800f700 <_svfiprintf_r>
 800d42c:	2200      	movs	r2, #0
 800d42e:	9b02      	ldr	r3, [sp, #8]
 800d430:	701a      	strb	r2, [r3, #0]
 800d432:	b01c      	add	sp, #112	; 0x70
 800d434:	bc08      	pop	{r3}
 800d436:	b003      	add	sp, #12
 800d438:	4718      	bx	r3
 800d43a:	46c0      	nop			; (mov r8, r8)
 800d43c:	7fffffff 	.word	0x7fffffff
 800d440:	200001e0 	.word	0x200001e0
 800d444:	ffff0208 	.word	0xffff0208

0800d448 <__sread>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	000c      	movs	r4, r1
 800d44c:	250e      	movs	r5, #14
 800d44e:	5f49      	ldrsh	r1, [r1, r5]
 800d450:	f000 f926 	bl	800d6a0 <_read_r>
 800d454:	2800      	cmp	r0, #0
 800d456:	db03      	blt.n	800d460 <__sread+0x18>
 800d458:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d45a:	181b      	adds	r3, r3, r0
 800d45c:	6563      	str	r3, [r4, #84]	; 0x54
 800d45e:	bd70      	pop	{r4, r5, r6, pc}
 800d460:	89a3      	ldrh	r3, [r4, #12]
 800d462:	4a02      	ldr	r2, [pc, #8]	; (800d46c <__sread+0x24>)
 800d464:	4013      	ands	r3, r2
 800d466:	81a3      	strh	r3, [r4, #12]
 800d468:	e7f9      	b.n	800d45e <__sread+0x16>
 800d46a:	46c0      	nop			; (mov r8, r8)
 800d46c:	ffffefff 	.word	0xffffefff

0800d470 <__swrite>:
 800d470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d472:	001f      	movs	r7, r3
 800d474:	898b      	ldrh	r3, [r1, #12]
 800d476:	0005      	movs	r5, r0
 800d478:	000c      	movs	r4, r1
 800d47a:	0016      	movs	r6, r2
 800d47c:	05db      	lsls	r3, r3, #23
 800d47e:	d505      	bpl.n	800d48c <__swrite+0x1c>
 800d480:	230e      	movs	r3, #14
 800d482:	5ec9      	ldrsh	r1, [r1, r3]
 800d484:	2200      	movs	r2, #0
 800d486:	2302      	movs	r3, #2
 800d488:	f000 f8f6 	bl	800d678 <_lseek_r>
 800d48c:	89a3      	ldrh	r3, [r4, #12]
 800d48e:	4a05      	ldr	r2, [pc, #20]	; (800d4a4 <__swrite+0x34>)
 800d490:	0028      	movs	r0, r5
 800d492:	4013      	ands	r3, r2
 800d494:	81a3      	strh	r3, [r4, #12]
 800d496:	0032      	movs	r2, r6
 800d498:	230e      	movs	r3, #14
 800d49a:	5ee1      	ldrsh	r1, [r4, r3]
 800d49c:	003b      	movs	r3, r7
 800d49e:	f000 f925 	bl	800d6ec <_write_r>
 800d4a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4a4:	ffffefff 	.word	0xffffefff

0800d4a8 <__sseek>:
 800d4a8:	b570      	push	{r4, r5, r6, lr}
 800d4aa:	000c      	movs	r4, r1
 800d4ac:	250e      	movs	r5, #14
 800d4ae:	5f49      	ldrsh	r1, [r1, r5]
 800d4b0:	f000 f8e2 	bl	800d678 <_lseek_r>
 800d4b4:	89a3      	ldrh	r3, [r4, #12]
 800d4b6:	1c42      	adds	r2, r0, #1
 800d4b8:	d103      	bne.n	800d4c2 <__sseek+0x1a>
 800d4ba:	4a05      	ldr	r2, [pc, #20]	; (800d4d0 <__sseek+0x28>)
 800d4bc:	4013      	ands	r3, r2
 800d4be:	81a3      	strh	r3, [r4, #12]
 800d4c0:	bd70      	pop	{r4, r5, r6, pc}
 800d4c2:	2280      	movs	r2, #128	; 0x80
 800d4c4:	0152      	lsls	r2, r2, #5
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	81a3      	strh	r3, [r4, #12]
 800d4ca:	6560      	str	r0, [r4, #84]	; 0x54
 800d4cc:	e7f8      	b.n	800d4c0 <__sseek+0x18>
 800d4ce:	46c0      	nop			; (mov r8, r8)
 800d4d0:	ffffefff 	.word	0xffffefff

0800d4d4 <__sclose>:
 800d4d4:	b510      	push	{r4, lr}
 800d4d6:	230e      	movs	r3, #14
 800d4d8:	5ec9      	ldrsh	r1, [r1, r3]
 800d4da:	f000 f8bb 	bl	800d654 <_close_r>
 800d4de:	bd10      	pop	{r4, pc}

0800d4e0 <memset>:
 800d4e0:	0003      	movs	r3, r0
 800d4e2:	1882      	adds	r2, r0, r2
 800d4e4:	4293      	cmp	r3, r2
 800d4e6:	d100      	bne.n	800d4ea <memset+0xa>
 800d4e8:	4770      	bx	lr
 800d4ea:	7019      	strb	r1, [r3, #0]
 800d4ec:	3301      	adds	r3, #1
 800d4ee:	e7f9      	b.n	800d4e4 <memset+0x4>

0800d4f0 <strchr>:
 800d4f0:	b2c9      	uxtb	r1, r1
 800d4f2:	7803      	ldrb	r3, [r0, #0]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d004      	beq.n	800d502 <strchr+0x12>
 800d4f8:	428b      	cmp	r3, r1
 800d4fa:	d100      	bne.n	800d4fe <strchr+0xe>
 800d4fc:	4770      	bx	lr
 800d4fe:	3001      	adds	r0, #1
 800d500:	e7f7      	b.n	800d4f2 <strchr+0x2>
 800d502:	424b      	negs	r3, r1
 800d504:	4159      	adcs	r1, r3
 800d506:	4249      	negs	r1, r1
 800d508:	4008      	ands	r0, r1
 800d50a:	e7f7      	b.n	800d4fc <strchr+0xc>

0800d50c <strncmp>:
 800d50c:	b530      	push	{r4, r5, lr}
 800d50e:	0005      	movs	r5, r0
 800d510:	1e10      	subs	r0, r2, #0
 800d512:	d00b      	beq.n	800d52c <strncmp+0x20>
 800d514:	2400      	movs	r4, #0
 800d516:	3a01      	subs	r2, #1
 800d518:	5d2b      	ldrb	r3, [r5, r4]
 800d51a:	5d08      	ldrb	r0, [r1, r4]
 800d51c:	4283      	cmp	r3, r0
 800d51e:	d104      	bne.n	800d52a <strncmp+0x1e>
 800d520:	42a2      	cmp	r2, r4
 800d522:	d002      	beq.n	800d52a <strncmp+0x1e>
 800d524:	3401      	adds	r4, #1
 800d526:	2b00      	cmp	r3, #0
 800d528:	d1f6      	bne.n	800d518 <strncmp+0xc>
 800d52a:	1a18      	subs	r0, r3, r0
 800d52c:	bd30      	pop	{r4, r5, pc}

0800d52e <strncpy>:
 800d52e:	0003      	movs	r3, r0
 800d530:	b530      	push	{r4, r5, lr}
 800d532:	001d      	movs	r5, r3
 800d534:	2a00      	cmp	r2, #0
 800d536:	d006      	beq.n	800d546 <strncpy+0x18>
 800d538:	780c      	ldrb	r4, [r1, #0]
 800d53a:	3a01      	subs	r2, #1
 800d53c:	3301      	adds	r3, #1
 800d53e:	702c      	strb	r4, [r5, #0]
 800d540:	3101      	adds	r1, #1
 800d542:	2c00      	cmp	r4, #0
 800d544:	d1f5      	bne.n	800d532 <strncpy+0x4>
 800d546:	2100      	movs	r1, #0
 800d548:	189a      	adds	r2, r3, r2
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d100      	bne.n	800d550 <strncpy+0x22>
 800d54e:	bd30      	pop	{r4, r5, pc}
 800d550:	7019      	strb	r1, [r3, #0]
 800d552:	3301      	adds	r3, #1
 800d554:	e7f9      	b.n	800d54a <strncpy+0x1c>
	...

0800d558 <strtok>:
 800d558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55a:	4b16      	ldr	r3, [pc, #88]	; (800d5b4 <strtok+0x5c>)
 800d55c:	0005      	movs	r5, r0
 800d55e:	681f      	ldr	r7, [r3, #0]
 800d560:	000e      	movs	r6, r1
 800d562:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 800d564:	2c00      	cmp	r4, #0
 800d566:	d11d      	bne.n	800d5a4 <strtok+0x4c>
 800d568:	2050      	movs	r0, #80	; 0x50
 800d56a:	f7fe fa37 	bl	800b9dc <malloc>
 800d56e:	1e02      	subs	r2, r0, #0
 800d570:	6478      	str	r0, [r7, #68]	; 0x44
 800d572:	d104      	bne.n	800d57e <strtok+0x26>
 800d574:	215b      	movs	r1, #91	; 0x5b
 800d576:	4b10      	ldr	r3, [pc, #64]	; (800d5b8 <strtok+0x60>)
 800d578:	4810      	ldr	r0, [pc, #64]	; (800d5bc <strtok+0x64>)
 800d57a:	f000 f91b 	bl	800d7b4 <__assert_func>
 800d57e:	6004      	str	r4, [r0, #0]
 800d580:	6044      	str	r4, [r0, #4]
 800d582:	6084      	str	r4, [r0, #8]
 800d584:	60c4      	str	r4, [r0, #12]
 800d586:	6104      	str	r4, [r0, #16]
 800d588:	6144      	str	r4, [r0, #20]
 800d58a:	6184      	str	r4, [r0, #24]
 800d58c:	6284      	str	r4, [r0, #40]	; 0x28
 800d58e:	62c4      	str	r4, [r0, #44]	; 0x2c
 800d590:	6304      	str	r4, [r0, #48]	; 0x30
 800d592:	6344      	str	r4, [r0, #52]	; 0x34
 800d594:	6384      	str	r4, [r0, #56]	; 0x38
 800d596:	63c4      	str	r4, [r0, #60]	; 0x3c
 800d598:	6404      	str	r4, [r0, #64]	; 0x40
 800d59a:	6444      	str	r4, [r0, #68]	; 0x44
 800d59c:	6484      	str	r4, [r0, #72]	; 0x48
 800d59e:	64c4      	str	r4, [r0, #76]	; 0x4c
 800d5a0:	7704      	strb	r4, [r0, #28]
 800d5a2:	6244      	str	r4, [r0, #36]	; 0x24
 800d5a4:	0031      	movs	r1, r6
 800d5a6:	0028      	movs	r0, r5
 800d5a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	f000 f808 	bl	800d5c0 <__strtok_r>
 800d5b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5b2:	46c0      	nop			; (mov r8, r8)
 800d5b4:	200001e0 	.word	0x200001e0
 800d5b8:	08010c85 	.word	0x08010c85
 800d5bc:	08010c9c 	.word	0x08010c9c

0800d5c0 <__strtok_r>:
 800d5c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5c2:	2800      	cmp	r0, #0
 800d5c4:	d102      	bne.n	800d5cc <__strtok_r+0xc>
 800d5c6:	6810      	ldr	r0, [r2, #0]
 800d5c8:	2800      	cmp	r0, #0
 800d5ca:	d013      	beq.n	800d5f4 <__strtok_r+0x34>
 800d5cc:	0004      	movs	r4, r0
 800d5ce:	0020      	movs	r0, r4
 800d5d0:	000e      	movs	r6, r1
 800d5d2:	7805      	ldrb	r5, [r0, #0]
 800d5d4:	3401      	adds	r4, #1
 800d5d6:	7837      	ldrb	r7, [r6, #0]
 800d5d8:	2f00      	cmp	r7, #0
 800d5da:	d104      	bne.n	800d5e6 <__strtok_r+0x26>
 800d5dc:	2d00      	cmp	r5, #0
 800d5de:	d10f      	bne.n	800d600 <__strtok_r+0x40>
 800d5e0:	0028      	movs	r0, r5
 800d5e2:	6015      	str	r5, [r2, #0]
 800d5e4:	e006      	b.n	800d5f4 <__strtok_r+0x34>
 800d5e6:	3601      	adds	r6, #1
 800d5e8:	42bd      	cmp	r5, r7
 800d5ea:	d1f4      	bne.n	800d5d6 <__strtok_r+0x16>
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d1ee      	bne.n	800d5ce <__strtok_r+0xe>
 800d5f0:	6014      	str	r4, [r2, #0]
 800d5f2:	7003      	strb	r3, [r0, #0]
 800d5f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5f6:	002f      	movs	r7, r5
 800d5f8:	e00f      	b.n	800d61a <__strtok_r+0x5a>
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	2e00      	cmp	r6, #0
 800d5fe:	d104      	bne.n	800d60a <__strtok_r+0x4a>
 800d600:	0023      	movs	r3, r4
 800d602:	3401      	adds	r4, #1
 800d604:	781d      	ldrb	r5, [r3, #0]
 800d606:	0027      	movs	r7, r4
 800d608:	000b      	movs	r3, r1
 800d60a:	781e      	ldrb	r6, [r3, #0]
 800d60c:	42b5      	cmp	r5, r6
 800d60e:	d1f4      	bne.n	800d5fa <__strtok_r+0x3a>
 800d610:	2d00      	cmp	r5, #0
 800d612:	d0f0      	beq.n	800d5f6 <__strtok_r+0x36>
 800d614:	2300      	movs	r3, #0
 800d616:	3c01      	subs	r4, #1
 800d618:	7023      	strb	r3, [r4, #0]
 800d61a:	6017      	str	r7, [r2, #0]
 800d61c:	e7ea      	b.n	800d5f4 <__strtok_r+0x34>

0800d61e <strstr>:
 800d61e:	780a      	ldrb	r2, [r1, #0]
 800d620:	b530      	push	{r4, r5, lr}
 800d622:	2a00      	cmp	r2, #0
 800d624:	d10c      	bne.n	800d640 <strstr+0x22>
 800d626:	bd30      	pop	{r4, r5, pc}
 800d628:	429a      	cmp	r2, r3
 800d62a:	d108      	bne.n	800d63e <strstr+0x20>
 800d62c:	2301      	movs	r3, #1
 800d62e:	5ccc      	ldrb	r4, [r1, r3]
 800d630:	2c00      	cmp	r4, #0
 800d632:	d0f8      	beq.n	800d626 <strstr+0x8>
 800d634:	5cc5      	ldrb	r5, [r0, r3]
 800d636:	42a5      	cmp	r5, r4
 800d638:	d101      	bne.n	800d63e <strstr+0x20>
 800d63a:	3301      	adds	r3, #1
 800d63c:	e7f7      	b.n	800d62e <strstr+0x10>
 800d63e:	3001      	adds	r0, #1
 800d640:	7803      	ldrb	r3, [r0, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d1f0      	bne.n	800d628 <strstr+0xa>
 800d646:	0018      	movs	r0, r3
 800d648:	e7ed      	b.n	800d626 <strstr+0x8>
	...

0800d64c <_localeconv_r>:
 800d64c:	4800      	ldr	r0, [pc, #0]	; (800d650 <_localeconv_r+0x4>)
 800d64e:	4770      	bx	lr
 800d650:	20000118 	.word	0x20000118

0800d654 <_close_r>:
 800d654:	2300      	movs	r3, #0
 800d656:	b570      	push	{r4, r5, r6, lr}
 800d658:	4d06      	ldr	r5, [pc, #24]	; (800d674 <_close_r+0x20>)
 800d65a:	0004      	movs	r4, r0
 800d65c:	0008      	movs	r0, r1
 800d65e:	602b      	str	r3, [r5, #0]
 800d660:	f7f8 f941 	bl	80058e6 <_close>
 800d664:	1c43      	adds	r3, r0, #1
 800d666:	d103      	bne.n	800d670 <_close_r+0x1c>
 800d668:	682b      	ldr	r3, [r5, #0]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d000      	beq.n	800d670 <_close_r+0x1c>
 800d66e:	6023      	str	r3, [r4, #0]
 800d670:	bd70      	pop	{r4, r5, r6, pc}
 800d672:	46c0      	nop			; (mov r8, r8)
 800d674:	200028a4 	.word	0x200028a4

0800d678 <_lseek_r>:
 800d678:	b570      	push	{r4, r5, r6, lr}
 800d67a:	0004      	movs	r4, r0
 800d67c:	0008      	movs	r0, r1
 800d67e:	0011      	movs	r1, r2
 800d680:	001a      	movs	r2, r3
 800d682:	2300      	movs	r3, #0
 800d684:	4d05      	ldr	r5, [pc, #20]	; (800d69c <_lseek_r+0x24>)
 800d686:	602b      	str	r3, [r5, #0]
 800d688:	f7f8 f94e 	bl	8005928 <_lseek>
 800d68c:	1c43      	adds	r3, r0, #1
 800d68e:	d103      	bne.n	800d698 <_lseek_r+0x20>
 800d690:	682b      	ldr	r3, [r5, #0]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d000      	beq.n	800d698 <_lseek_r+0x20>
 800d696:	6023      	str	r3, [r4, #0]
 800d698:	bd70      	pop	{r4, r5, r6, pc}
 800d69a:	46c0      	nop			; (mov r8, r8)
 800d69c:	200028a4 	.word	0x200028a4

0800d6a0 <_read_r>:
 800d6a0:	b570      	push	{r4, r5, r6, lr}
 800d6a2:	0004      	movs	r4, r0
 800d6a4:	0008      	movs	r0, r1
 800d6a6:	0011      	movs	r1, r2
 800d6a8:	001a      	movs	r2, r3
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	4d05      	ldr	r5, [pc, #20]	; (800d6c4 <_read_r+0x24>)
 800d6ae:	602b      	str	r3, [r5, #0]
 800d6b0:	f7f8 f8e0 	bl	8005874 <_read>
 800d6b4:	1c43      	adds	r3, r0, #1
 800d6b6:	d103      	bne.n	800d6c0 <_read_r+0x20>
 800d6b8:	682b      	ldr	r3, [r5, #0]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d000      	beq.n	800d6c0 <_read_r+0x20>
 800d6be:	6023      	str	r3, [r4, #0]
 800d6c0:	bd70      	pop	{r4, r5, r6, pc}
 800d6c2:	46c0      	nop			; (mov r8, r8)
 800d6c4:	200028a4 	.word	0x200028a4

0800d6c8 <_sbrk_r>:
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	b570      	push	{r4, r5, r6, lr}
 800d6cc:	4d06      	ldr	r5, [pc, #24]	; (800d6e8 <_sbrk_r+0x20>)
 800d6ce:	0004      	movs	r4, r0
 800d6d0:	0008      	movs	r0, r1
 800d6d2:	602b      	str	r3, [r5, #0]
 800d6d4:	f7f8 f934 	bl	8005940 <_sbrk>
 800d6d8:	1c43      	adds	r3, r0, #1
 800d6da:	d103      	bne.n	800d6e4 <_sbrk_r+0x1c>
 800d6dc:	682b      	ldr	r3, [r5, #0]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d000      	beq.n	800d6e4 <_sbrk_r+0x1c>
 800d6e2:	6023      	str	r3, [r4, #0]
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
 800d6e6:	46c0      	nop			; (mov r8, r8)
 800d6e8:	200028a4 	.word	0x200028a4

0800d6ec <_write_r>:
 800d6ec:	b570      	push	{r4, r5, r6, lr}
 800d6ee:	0004      	movs	r4, r0
 800d6f0:	0008      	movs	r0, r1
 800d6f2:	0011      	movs	r1, r2
 800d6f4:	001a      	movs	r2, r3
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	4d05      	ldr	r5, [pc, #20]	; (800d710 <_write_r+0x24>)
 800d6fa:	602b      	str	r3, [r5, #0]
 800d6fc:	f7f8 f8d7 	bl	80058ae <_write>
 800d700:	1c43      	adds	r3, r0, #1
 800d702:	d103      	bne.n	800d70c <_write_r+0x20>
 800d704:	682b      	ldr	r3, [r5, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d000      	beq.n	800d70c <_write_r+0x20>
 800d70a:	6023      	str	r3, [r4, #0]
 800d70c:	bd70      	pop	{r4, r5, r6, pc}
 800d70e:	46c0      	nop			; (mov r8, r8)
 800d710:	200028a4 	.word	0x200028a4

0800d714 <__errno>:
 800d714:	4b01      	ldr	r3, [pc, #4]	; (800d71c <__errno+0x8>)
 800d716:	6818      	ldr	r0, [r3, #0]
 800d718:	4770      	bx	lr
 800d71a:	46c0      	nop			; (mov r8, r8)
 800d71c:	200001e0 	.word	0x200001e0

0800d720 <__libc_init_array>:
 800d720:	b570      	push	{r4, r5, r6, lr}
 800d722:	2600      	movs	r6, #0
 800d724:	4c0c      	ldr	r4, [pc, #48]	; (800d758 <__libc_init_array+0x38>)
 800d726:	4d0d      	ldr	r5, [pc, #52]	; (800d75c <__libc_init_array+0x3c>)
 800d728:	1b64      	subs	r4, r4, r5
 800d72a:	10a4      	asrs	r4, r4, #2
 800d72c:	42a6      	cmp	r6, r4
 800d72e:	d109      	bne.n	800d744 <__libc_init_array+0x24>
 800d730:	2600      	movs	r6, #0
 800d732:	f002 fcb1 	bl	8010098 <_init>
 800d736:	4c0a      	ldr	r4, [pc, #40]	; (800d760 <__libc_init_array+0x40>)
 800d738:	4d0a      	ldr	r5, [pc, #40]	; (800d764 <__libc_init_array+0x44>)
 800d73a:	1b64      	subs	r4, r4, r5
 800d73c:	10a4      	asrs	r4, r4, #2
 800d73e:	42a6      	cmp	r6, r4
 800d740:	d105      	bne.n	800d74e <__libc_init_array+0x2e>
 800d742:	bd70      	pop	{r4, r5, r6, pc}
 800d744:	00b3      	lsls	r3, r6, #2
 800d746:	58eb      	ldr	r3, [r5, r3]
 800d748:	4798      	blx	r3
 800d74a:	3601      	adds	r6, #1
 800d74c:	e7ee      	b.n	800d72c <__libc_init_array+0xc>
 800d74e:	00b3      	lsls	r3, r6, #2
 800d750:	58eb      	ldr	r3, [r5, r3]
 800d752:	4798      	blx	r3
 800d754:	3601      	adds	r6, #1
 800d756:	e7f2      	b.n	800d73e <__libc_init_array+0x1e>
 800d758:	08010f88 	.word	0x08010f88
 800d75c:	08010f88 	.word	0x08010f88
 800d760:	08010f8c 	.word	0x08010f8c
 800d764:	08010f88 	.word	0x08010f88

0800d768 <__retarget_lock_init_recursive>:
 800d768:	4770      	bx	lr

0800d76a <__retarget_lock_acquire_recursive>:
 800d76a:	4770      	bx	lr

0800d76c <__retarget_lock_release_recursive>:
 800d76c:	4770      	bx	lr

0800d76e <strcpy>:
 800d76e:	0003      	movs	r3, r0
 800d770:	780a      	ldrb	r2, [r1, #0]
 800d772:	3101      	adds	r1, #1
 800d774:	701a      	strb	r2, [r3, #0]
 800d776:	3301      	adds	r3, #1
 800d778:	2a00      	cmp	r2, #0
 800d77a:	d1f9      	bne.n	800d770 <strcpy+0x2>
 800d77c:	4770      	bx	lr

0800d77e <memchr>:
 800d77e:	b2c9      	uxtb	r1, r1
 800d780:	1882      	adds	r2, r0, r2
 800d782:	4290      	cmp	r0, r2
 800d784:	d101      	bne.n	800d78a <memchr+0xc>
 800d786:	2000      	movs	r0, #0
 800d788:	4770      	bx	lr
 800d78a:	7803      	ldrb	r3, [r0, #0]
 800d78c:	428b      	cmp	r3, r1
 800d78e:	d0fb      	beq.n	800d788 <memchr+0xa>
 800d790:	3001      	adds	r0, #1
 800d792:	e7f6      	b.n	800d782 <memchr+0x4>

0800d794 <memcpy>:
 800d794:	2300      	movs	r3, #0
 800d796:	b510      	push	{r4, lr}
 800d798:	429a      	cmp	r2, r3
 800d79a:	d100      	bne.n	800d79e <memcpy+0xa>
 800d79c:	bd10      	pop	{r4, pc}
 800d79e:	5ccc      	ldrb	r4, [r1, r3]
 800d7a0:	54c4      	strb	r4, [r0, r3]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	e7f8      	b.n	800d798 <memcpy+0x4>
	...

0800d7a8 <nan>:
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	4901      	ldr	r1, [pc, #4]	; (800d7b0 <nan+0x8>)
 800d7ac:	4770      	bx	lr
 800d7ae:	46c0      	nop			; (mov r8, r8)
 800d7b0:	7ff80000 	.word	0x7ff80000

0800d7b4 <__assert_func>:
 800d7b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d7b6:	0014      	movs	r4, r2
 800d7b8:	001a      	movs	r2, r3
 800d7ba:	4b09      	ldr	r3, [pc, #36]	; (800d7e0 <__assert_func+0x2c>)
 800d7bc:	0005      	movs	r5, r0
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	000e      	movs	r6, r1
 800d7c2:	68d8      	ldr	r0, [r3, #12]
 800d7c4:	4b07      	ldr	r3, [pc, #28]	; (800d7e4 <__assert_func+0x30>)
 800d7c6:	2c00      	cmp	r4, #0
 800d7c8:	d101      	bne.n	800d7ce <__assert_func+0x1a>
 800d7ca:	4b07      	ldr	r3, [pc, #28]	; (800d7e8 <__assert_func+0x34>)
 800d7cc:	001c      	movs	r4, r3
 800d7ce:	4907      	ldr	r1, [pc, #28]	; (800d7ec <__assert_func+0x38>)
 800d7d0:	9301      	str	r3, [sp, #4]
 800d7d2:	9402      	str	r4, [sp, #8]
 800d7d4:	002b      	movs	r3, r5
 800d7d6:	9600      	str	r6, [sp, #0]
 800d7d8:	f002 fa8c 	bl	800fcf4 <fiprintf>
 800d7dc:	f002 fb53 	bl	800fe86 <abort>
 800d7e0:	200001e0 	.word	0x200001e0
 800d7e4:	08010cfe 	.word	0x08010cfe
 800d7e8:	08010d39 	.word	0x08010d39
 800d7ec:	08010d0b 	.word	0x08010d0b

0800d7f0 <quorem>:
 800d7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7f2:	6902      	ldr	r2, [r0, #16]
 800d7f4:	690b      	ldr	r3, [r1, #16]
 800d7f6:	b089      	sub	sp, #36	; 0x24
 800d7f8:	0007      	movs	r7, r0
 800d7fa:	9104      	str	r1, [sp, #16]
 800d7fc:	2000      	movs	r0, #0
 800d7fe:	429a      	cmp	r2, r3
 800d800:	db69      	blt.n	800d8d6 <quorem+0xe6>
 800d802:	3b01      	subs	r3, #1
 800d804:	009c      	lsls	r4, r3, #2
 800d806:	9301      	str	r3, [sp, #4]
 800d808:	000b      	movs	r3, r1
 800d80a:	3314      	adds	r3, #20
 800d80c:	9306      	str	r3, [sp, #24]
 800d80e:	191b      	adds	r3, r3, r4
 800d810:	9305      	str	r3, [sp, #20]
 800d812:	003b      	movs	r3, r7
 800d814:	3314      	adds	r3, #20
 800d816:	9303      	str	r3, [sp, #12]
 800d818:	191c      	adds	r4, r3, r4
 800d81a:	9b05      	ldr	r3, [sp, #20]
 800d81c:	6826      	ldr	r6, [r4, #0]
 800d81e:	681d      	ldr	r5, [r3, #0]
 800d820:	0030      	movs	r0, r6
 800d822:	3501      	adds	r5, #1
 800d824:	0029      	movs	r1, r5
 800d826:	f7f2 fc8b 	bl	8000140 <__udivsi3>
 800d82a:	9002      	str	r0, [sp, #8]
 800d82c:	42ae      	cmp	r6, r5
 800d82e:	d329      	bcc.n	800d884 <quorem+0x94>
 800d830:	9b06      	ldr	r3, [sp, #24]
 800d832:	2600      	movs	r6, #0
 800d834:	469c      	mov	ip, r3
 800d836:	9d03      	ldr	r5, [sp, #12]
 800d838:	9606      	str	r6, [sp, #24]
 800d83a:	4662      	mov	r2, ip
 800d83c:	ca08      	ldmia	r2!, {r3}
 800d83e:	6828      	ldr	r0, [r5, #0]
 800d840:	4694      	mov	ip, r2
 800d842:	9a02      	ldr	r2, [sp, #8]
 800d844:	b299      	uxth	r1, r3
 800d846:	4351      	muls	r1, r2
 800d848:	0c1b      	lsrs	r3, r3, #16
 800d84a:	4353      	muls	r3, r2
 800d84c:	1989      	adds	r1, r1, r6
 800d84e:	0c0a      	lsrs	r2, r1, #16
 800d850:	189b      	adds	r3, r3, r2
 800d852:	9307      	str	r3, [sp, #28]
 800d854:	0c1e      	lsrs	r6, r3, #16
 800d856:	9b06      	ldr	r3, [sp, #24]
 800d858:	b282      	uxth	r2, r0
 800d85a:	18d2      	adds	r2, r2, r3
 800d85c:	466b      	mov	r3, sp
 800d85e:	b289      	uxth	r1, r1
 800d860:	8b9b      	ldrh	r3, [r3, #28]
 800d862:	1a52      	subs	r2, r2, r1
 800d864:	0c01      	lsrs	r1, r0, #16
 800d866:	1ac9      	subs	r1, r1, r3
 800d868:	1413      	asrs	r3, r2, #16
 800d86a:	18cb      	adds	r3, r1, r3
 800d86c:	1419      	asrs	r1, r3, #16
 800d86e:	b292      	uxth	r2, r2
 800d870:	041b      	lsls	r3, r3, #16
 800d872:	4313      	orrs	r3, r2
 800d874:	c508      	stmia	r5!, {r3}
 800d876:	9b05      	ldr	r3, [sp, #20]
 800d878:	9106      	str	r1, [sp, #24]
 800d87a:	4563      	cmp	r3, ip
 800d87c:	d2dd      	bcs.n	800d83a <quorem+0x4a>
 800d87e:	6823      	ldr	r3, [r4, #0]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d030      	beq.n	800d8e6 <quorem+0xf6>
 800d884:	0038      	movs	r0, r7
 800d886:	9904      	ldr	r1, [sp, #16]
 800d888:	f001 fcda 	bl	800f240 <__mcmp>
 800d88c:	2800      	cmp	r0, #0
 800d88e:	db21      	blt.n	800d8d4 <quorem+0xe4>
 800d890:	0038      	movs	r0, r7
 800d892:	2600      	movs	r6, #0
 800d894:	9b02      	ldr	r3, [sp, #8]
 800d896:	9c04      	ldr	r4, [sp, #16]
 800d898:	3301      	adds	r3, #1
 800d89a:	9302      	str	r3, [sp, #8]
 800d89c:	3014      	adds	r0, #20
 800d89e:	3414      	adds	r4, #20
 800d8a0:	6803      	ldr	r3, [r0, #0]
 800d8a2:	cc02      	ldmia	r4!, {r1}
 800d8a4:	b29d      	uxth	r5, r3
 800d8a6:	19ad      	adds	r5, r5, r6
 800d8a8:	b28a      	uxth	r2, r1
 800d8aa:	1aaa      	subs	r2, r5, r2
 800d8ac:	0c09      	lsrs	r1, r1, #16
 800d8ae:	0c1b      	lsrs	r3, r3, #16
 800d8b0:	1a5b      	subs	r3, r3, r1
 800d8b2:	1411      	asrs	r1, r2, #16
 800d8b4:	185b      	adds	r3, r3, r1
 800d8b6:	141e      	asrs	r6, r3, #16
 800d8b8:	b292      	uxth	r2, r2
 800d8ba:	041b      	lsls	r3, r3, #16
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	c008      	stmia	r0!, {r3}
 800d8c0:	9b05      	ldr	r3, [sp, #20]
 800d8c2:	42a3      	cmp	r3, r4
 800d8c4:	d2ec      	bcs.n	800d8a0 <quorem+0xb0>
 800d8c6:	9b01      	ldr	r3, [sp, #4]
 800d8c8:	9a03      	ldr	r2, [sp, #12]
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	18d3      	adds	r3, r2, r3
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	2a00      	cmp	r2, #0
 800d8d2:	d015      	beq.n	800d900 <quorem+0x110>
 800d8d4:	9802      	ldr	r0, [sp, #8]
 800d8d6:	b009      	add	sp, #36	; 0x24
 800d8d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8da:	6823      	ldr	r3, [r4, #0]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d106      	bne.n	800d8ee <quorem+0xfe>
 800d8e0:	9b01      	ldr	r3, [sp, #4]
 800d8e2:	3b01      	subs	r3, #1
 800d8e4:	9301      	str	r3, [sp, #4]
 800d8e6:	9b03      	ldr	r3, [sp, #12]
 800d8e8:	3c04      	subs	r4, #4
 800d8ea:	42a3      	cmp	r3, r4
 800d8ec:	d3f5      	bcc.n	800d8da <quorem+0xea>
 800d8ee:	9b01      	ldr	r3, [sp, #4]
 800d8f0:	613b      	str	r3, [r7, #16]
 800d8f2:	e7c7      	b.n	800d884 <quorem+0x94>
 800d8f4:	681a      	ldr	r2, [r3, #0]
 800d8f6:	2a00      	cmp	r2, #0
 800d8f8:	d106      	bne.n	800d908 <quorem+0x118>
 800d8fa:	9a01      	ldr	r2, [sp, #4]
 800d8fc:	3a01      	subs	r2, #1
 800d8fe:	9201      	str	r2, [sp, #4]
 800d900:	9a03      	ldr	r2, [sp, #12]
 800d902:	3b04      	subs	r3, #4
 800d904:	429a      	cmp	r2, r3
 800d906:	d3f5      	bcc.n	800d8f4 <quorem+0x104>
 800d908:	9b01      	ldr	r3, [sp, #4]
 800d90a:	613b      	str	r3, [r7, #16]
 800d90c:	e7e2      	b.n	800d8d4 <quorem+0xe4>
	...

0800d910 <_dtoa_r>:
 800d910:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d912:	0014      	movs	r4, r2
 800d914:	001d      	movs	r5, r3
 800d916:	69c6      	ldr	r6, [r0, #28]
 800d918:	b09d      	sub	sp, #116	; 0x74
 800d91a:	9408      	str	r4, [sp, #32]
 800d91c:	9509      	str	r5, [sp, #36]	; 0x24
 800d91e:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800d920:	9004      	str	r0, [sp, #16]
 800d922:	2e00      	cmp	r6, #0
 800d924:	d10f      	bne.n	800d946 <_dtoa_r+0x36>
 800d926:	2010      	movs	r0, #16
 800d928:	f7fe f858 	bl	800b9dc <malloc>
 800d92c:	9b04      	ldr	r3, [sp, #16]
 800d92e:	1e02      	subs	r2, r0, #0
 800d930:	61d8      	str	r0, [r3, #28]
 800d932:	d104      	bne.n	800d93e <_dtoa_r+0x2e>
 800d934:	21ef      	movs	r1, #239	; 0xef
 800d936:	4bc6      	ldr	r3, [pc, #792]	; (800dc50 <_dtoa_r+0x340>)
 800d938:	48c6      	ldr	r0, [pc, #792]	; (800dc54 <_dtoa_r+0x344>)
 800d93a:	f7ff ff3b 	bl	800d7b4 <__assert_func>
 800d93e:	6046      	str	r6, [r0, #4]
 800d940:	6086      	str	r6, [r0, #8]
 800d942:	6006      	str	r6, [r0, #0]
 800d944:	60c6      	str	r6, [r0, #12]
 800d946:	9b04      	ldr	r3, [sp, #16]
 800d948:	69db      	ldr	r3, [r3, #28]
 800d94a:	6819      	ldr	r1, [r3, #0]
 800d94c:	2900      	cmp	r1, #0
 800d94e:	d00b      	beq.n	800d968 <_dtoa_r+0x58>
 800d950:	685a      	ldr	r2, [r3, #4]
 800d952:	2301      	movs	r3, #1
 800d954:	4093      	lsls	r3, r2
 800d956:	604a      	str	r2, [r1, #4]
 800d958:	608b      	str	r3, [r1, #8]
 800d95a:	9804      	ldr	r0, [sp, #16]
 800d95c:	f001 f9e2 	bl	800ed24 <_Bfree>
 800d960:	2200      	movs	r2, #0
 800d962:	9b04      	ldr	r3, [sp, #16]
 800d964:	69db      	ldr	r3, [r3, #28]
 800d966:	601a      	str	r2, [r3, #0]
 800d968:	2d00      	cmp	r5, #0
 800d96a:	da1e      	bge.n	800d9aa <_dtoa_r+0x9a>
 800d96c:	2301      	movs	r3, #1
 800d96e:	603b      	str	r3, [r7, #0]
 800d970:	006b      	lsls	r3, r5, #1
 800d972:	085b      	lsrs	r3, r3, #1
 800d974:	9309      	str	r3, [sp, #36]	; 0x24
 800d976:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d978:	4bb7      	ldr	r3, [pc, #732]	; (800dc58 <_dtoa_r+0x348>)
 800d97a:	4ab7      	ldr	r2, [pc, #732]	; (800dc58 <_dtoa_r+0x348>)
 800d97c:	403b      	ands	r3, r7
 800d97e:	4293      	cmp	r3, r2
 800d980:	d116      	bne.n	800d9b0 <_dtoa_r+0xa0>
 800d982:	4bb6      	ldr	r3, [pc, #728]	; (800dc5c <_dtoa_r+0x34c>)
 800d984:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d986:	6013      	str	r3, [r2, #0]
 800d988:	033b      	lsls	r3, r7, #12
 800d98a:	0b1b      	lsrs	r3, r3, #12
 800d98c:	4323      	orrs	r3, r4
 800d98e:	d101      	bne.n	800d994 <_dtoa_r+0x84>
 800d990:	f000 fdb5 	bl	800e4fe <_dtoa_r+0xbee>
 800d994:	4bb2      	ldr	r3, [pc, #712]	; (800dc60 <_dtoa_r+0x350>)
 800d996:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d998:	9306      	str	r3, [sp, #24]
 800d99a:	2a00      	cmp	r2, #0
 800d99c:	d002      	beq.n	800d9a4 <_dtoa_r+0x94>
 800d99e:	4bb1      	ldr	r3, [pc, #708]	; (800dc64 <_dtoa_r+0x354>)
 800d9a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d9a2:	6013      	str	r3, [r2, #0]
 800d9a4:	9806      	ldr	r0, [sp, #24]
 800d9a6:	b01d      	add	sp, #116	; 0x74
 800d9a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	603b      	str	r3, [r7, #0]
 800d9ae:	e7e2      	b.n	800d976 <_dtoa_r+0x66>
 800d9b0:	9a08      	ldr	r2, [sp, #32]
 800d9b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b4:	9210      	str	r2, [sp, #64]	; 0x40
 800d9b6:	9311      	str	r3, [sp, #68]	; 0x44
 800d9b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d9ba:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d9bc:	2200      	movs	r2, #0
 800d9be:	2300      	movs	r3, #0
 800d9c0:	f7f2 fd44 	bl	800044c <__aeabi_dcmpeq>
 800d9c4:	1e06      	subs	r6, r0, #0
 800d9c6:	d009      	beq.n	800d9dc <_dtoa_r+0xcc>
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d9cc:	6013      	str	r3, [r2, #0]
 800d9ce:	4ba6      	ldr	r3, [pc, #664]	; (800dc68 <_dtoa_r+0x358>)
 800d9d0:	9306      	str	r3, [sp, #24]
 800d9d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d0e5      	beq.n	800d9a4 <_dtoa_r+0x94>
 800d9d8:	4ba4      	ldr	r3, [pc, #656]	; (800dc6c <_dtoa_r+0x35c>)
 800d9da:	e7e1      	b.n	800d9a0 <_dtoa_r+0x90>
 800d9dc:	ab1a      	add	r3, sp, #104	; 0x68
 800d9de:	9301      	str	r3, [sp, #4]
 800d9e0:	ab1b      	add	r3, sp, #108	; 0x6c
 800d9e2:	9300      	str	r3, [sp, #0]
 800d9e4:	9804      	ldr	r0, [sp, #16]
 800d9e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d9e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9ea:	f001 fd45 	bl	800f478 <__d2b>
 800d9ee:	007a      	lsls	r2, r7, #1
 800d9f0:	9005      	str	r0, [sp, #20]
 800d9f2:	0d52      	lsrs	r2, r2, #21
 800d9f4:	d100      	bne.n	800d9f8 <_dtoa_r+0xe8>
 800d9f6:	e07b      	b.n	800daf0 <_dtoa_r+0x1e0>
 800d9f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9fa:	9617      	str	r6, [sp, #92]	; 0x5c
 800d9fc:	0319      	lsls	r1, r3, #12
 800d9fe:	4b9c      	ldr	r3, [pc, #624]	; (800dc70 <_dtoa_r+0x360>)
 800da00:	0b09      	lsrs	r1, r1, #12
 800da02:	430b      	orrs	r3, r1
 800da04:	499b      	ldr	r1, [pc, #620]	; (800dc74 <_dtoa_r+0x364>)
 800da06:	1857      	adds	r7, r2, r1
 800da08:	9810      	ldr	r0, [sp, #64]	; 0x40
 800da0a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800da0c:	0019      	movs	r1, r3
 800da0e:	2200      	movs	r2, #0
 800da10:	4b99      	ldr	r3, [pc, #612]	; (800dc78 <_dtoa_r+0x368>)
 800da12:	f7f4 f8d7 	bl	8001bc4 <__aeabi_dsub>
 800da16:	4a99      	ldr	r2, [pc, #612]	; (800dc7c <_dtoa_r+0x36c>)
 800da18:	4b99      	ldr	r3, [pc, #612]	; (800dc80 <_dtoa_r+0x370>)
 800da1a:	f7f3 fe11 	bl	8001640 <__aeabi_dmul>
 800da1e:	4a99      	ldr	r2, [pc, #612]	; (800dc84 <_dtoa_r+0x374>)
 800da20:	4b99      	ldr	r3, [pc, #612]	; (800dc88 <_dtoa_r+0x378>)
 800da22:	f7f2 feb3 	bl	800078c <__aeabi_dadd>
 800da26:	0004      	movs	r4, r0
 800da28:	0038      	movs	r0, r7
 800da2a:	000d      	movs	r5, r1
 800da2c:	f7f4 fca0 	bl	8002370 <__aeabi_i2d>
 800da30:	4a96      	ldr	r2, [pc, #600]	; (800dc8c <_dtoa_r+0x37c>)
 800da32:	4b97      	ldr	r3, [pc, #604]	; (800dc90 <_dtoa_r+0x380>)
 800da34:	f7f3 fe04 	bl	8001640 <__aeabi_dmul>
 800da38:	0002      	movs	r2, r0
 800da3a:	000b      	movs	r3, r1
 800da3c:	0020      	movs	r0, r4
 800da3e:	0029      	movs	r1, r5
 800da40:	f7f2 fea4 	bl	800078c <__aeabi_dadd>
 800da44:	0004      	movs	r4, r0
 800da46:	000d      	movs	r5, r1
 800da48:	f7f4 fc5c 	bl	8002304 <__aeabi_d2iz>
 800da4c:	2200      	movs	r2, #0
 800da4e:	9003      	str	r0, [sp, #12]
 800da50:	2300      	movs	r3, #0
 800da52:	0020      	movs	r0, r4
 800da54:	0029      	movs	r1, r5
 800da56:	f7f2 fcff 	bl	8000458 <__aeabi_dcmplt>
 800da5a:	2800      	cmp	r0, #0
 800da5c:	d00b      	beq.n	800da76 <_dtoa_r+0x166>
 800da5e:	9803      	ldr	r0, [sp, #12]
 800da60:	f7f4 fc86 	bl	8002370 <__aeabi_i2d>
 800da64:	002b      	movs	r3, r5
 800da66:	0022      	movs	r2, r4
 800da68:	f7f2 fcf0 	bl	800044c <__aeabi_dcmpeq>
 800da6c:	4243      	negs	r3, r0
 800da6e:	4158      	adcs	r0, r3
 800da70:	9b03      	ldr	r3, [sp, #12]
 800da72:	1a1b      	subs	r3, r3, r0
 800da74:	9303      	str	r3, [sp, #12]
 800da76:	2301      	movs	r3, #1
 800da78:	9316      	str	r3, [sp, #88]	; 0x58
 800da7a:	9b03      	ldr	r3, [sp, #12]
 800da7c:	2b16      	cmp	r3, #22
 800da7e:	d810      	bhi.n	800daa2 <_dtoa_r+0x192>
 800da80:	9810      	ldr	r0, [sp, #64]	; 0x40
 800da82:	9911      	ldr	r1, [sp, #68]	; 0x44
 800da84:	9a03      	ldr	r2, [sp, #12]
 800da86:	4b83      	ldr	r3, [pc, #524]	; (800dc94 <_dtoa_r+0x384>)
 800da88:	00d2      	lsls	r2, r2, #3
 800da8a:	189b      	adds	r3, r3, r2
 800da8c:	681a      	ldr	r2, [r3, #0]
 800da8e:	685b      	ldr	r3, [r3, #4]
 800da90:	f7f2 fce2 	bl	8000458 <__aeabi_dcmplt>
 800da94:	2800      	cmp	r0, #0
 800da96:	d047      	beq.n	800db28 <_dtoa_r+0x218>
 800da98:	9b03      	ldr	r3, [sp, #12]
 800da9a:	3b01      	subs	r3, #1
 800da9c:	9303      	str	r3, [sp, #12]
 800da9e:	2300      	movs	r3, #0
 800daa0:	9316      	str	r3, [sp, #88]	; 0x58
 800daa2:	2200      	movs	r2, #0
 800daa4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800daa6:	920a      	str	r2, [sp, #40]	; 0x28
 800daa8:	1bdb      	subs	r3, r3, r7
 800daaa:	1e5a      	subs	r2, r3, #1
 800daac:	d53e      	bpl.n	800db2c <_dtoa_r+0x21c>
 800daae:	2201      	movs	r2, #1
 800dab0:	1ad3      	subs	r3, r2, r3
 800dab2:	930a      	str	r3, [sp, #40]	; 0x28
 800dab4:	2300      	movs	r3, #0
 800dab6:	930c      	str	r3, [sp, #48]	; 0x30
 800dab8:	9b03      	ldr	r3, [sp, #12]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	db38      	blt.n	800db30 <_dtoa_r+0x220>
 800dabe:	9a03      	ldr	r2, [sp, #12]
 800dac0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dac2:	4694      	mov	ip, r2
 800dac4:	4463      	add	r3, ip
 800dac6:	930c      	str	r3, [sp, #48]	; 0x30
 800dac8:	2300      	movs	r3, #0
 800daca:	9213      	str	r2, [sp, #76]	; 0x4c
 800dacc:	930d      	str	r3, [sp, #52]	; 0x34
 800dace:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dad0:	2401      	movs	r4, #1
 800dad2:	2b09      	cmp	r3, #9
 800dad4:	d867      	bhi.n	800dba6 <_dtoa_r+0x296>
 800dad6:	2b05      	cmp	r3, #5
 800dad8:	dd02      	ble.n	800dae0 <_dtoa_r+0x1d0>
 800dada:	2400      	movs	r4, #0
 800dadc:	3b04      	subs	r3, #4
 800dade:	9322      	str	r3, [sp, #136]	; 0x88
 800dae0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dae2:	1e98      	subs	r0, r3, #2
 800dae4:	2803      	cmp	r0, #3
 800dae6:	d867      	bhi.n	800dbb8 <_dtoa_r+0x2a8>
 800dae8:	f7f2 fb16 	bl	8000118 <__gnu_thumb1_case_uqi>
 800daec:	5b383a2b 	.word	0x5b383a2b
 800daf0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800daf2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800daf4:	18f6      	adds	r6, r6, r3
 800daf6:	4b68      	ldr	r3, [pc, #416]	; (800dc98 <_dtoa_r+0x388>)
 800daf8:	18f2      	adds	r2, r6, r3
 800dafa:	2a20      	cmp	r2, #32
 800dafc:	dd0f      	ble.n	800db1e <_dtoa_r+0x20e>
 800dafe:	2340      	movs	r3, #64	; 0x40
 800db00:	1a9b      	subs	r3, r3, r2
 800db02:	409f      	lsls	r7, r3
 800db04:	4b65      	ldr	r3, [pc, #404]	; (800dc9c <_dtoa_r+0x38c>)
 800db06:	0038      	movs	r0, r7
 800db08:	18f3      	adds	r3, r6, r3
 800db0a:	40dc      	lsrs	r4, r3
 800db0c:	4320      	orrs	r0, r4
 800db0e:	f7f4 fc5f 	bl	80023d0 <__aeabi_ui2d>
 800db12:	2201      	movs	r2, #1
 800db14:	4b62      	ldr	r3, [pc, #392]	; (800dca0 <_dtoa_r+0x390>)
 800db16:	1e77      	subs	r7, r6, #1
 800db18:	18cb      	adds	r3, r1, r3
 800db1a:	9217      	str	r2, [sp, #92]	; 0x5c
 800db1c:	e776      	b.n	800da0c <_dtoa_r+0xfc>
 800db1e:	2320      	movs	r3, #32
 800db20:	0020      	movs	r0, r4
 800db22:	1a9b      	subs	r3, r3, r2
 800db24:	4098      	lsls	r0, r3
 800db26:	e7f2      	b.n	800db0e <_dtoa_r+0x1fe>
 800db28:	9016      	str	r0, [sp, #88]	; 0x58
 800db2a:	e7ba      	b.n	800daa2 <_dtoa_r+0x192>
 800db2c:	920c      	str	r2, [sp, #48]	; 0x30
 800db2e:	e7c3      	b.n	800dab8 <_dtoa_r+0x1a8>
 800db30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db32:	9a03      	ldr	r2, [sp, #12]
 800db34:	1a9b      	subs	r3, r3, r2
 800db36:	930a      	str	r3, [sp, #40]	; 0x28
 800db38:	4253      	negs	r3, r2
 800db3a:	930d      	str	r3, [sp, #52]	; 0x34
 800db3c:	2300      	movs	r3, #0
 800db3e:	9313      	str	r3, [sp, #76]	; 0x4c
 800db40:	e7c5      	b.n	800dace <_dtoa_r+0x1be>
 800db42:	2300      	movs	r3, #0
 800db44:	930f      	str	r3, [sp, #60]	; 0x3c
 800db46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800db48:	930b      	str	r3, [sp, #44]	; 0x2c
 800db4a:	9307      	str	r3, [sp, #28]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	dc13      	bgt.n	800db78 <_dtoa_r+0x268>
 800db50:	2301      	movs	r3, #1
 800db52:	001a      	movs	r2, r3
 800db54:	930b      	str	r3, [sp, #44]	; 0x2c
 800db56:	9307      	str	r3, [sp, #28]
 800db58:	9223      	str	r2, [sp, #140]	; 0x8c
 800db5a:	e00d      	b.n	800db78 <_dtoa_r+0x268>
 800db5c:	2301      	movs	r3, #1
 800db5e:	e7f1      	b.n	800db44 <_dtoa_r+0x234>
 800db60:	2300      	movs	r3, #0
 800db62:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800db64:	930f      	str	r3, [sp, #60]	; 0x3c
 800db66:	4694      	mov	ip, r2
 800db68:	9b03      	ldr	r3, [sp, #12]
 800db6a:	4463      	add	r3, ip
 800db6c:	930b      	str	r3, [sp, #44]	; 0x2c
 800db6e:	3301      	adds	r3, #1
 800db70:	9307      	str	r3, [sp, #28]
 800db72:	2b00      	cmp	r3, #0
 800db74:	dc00      	bgt.n	800db78 <_dtoa_r+0x268>
 800db76:	2301      	movs	r3, #1
 800db78:	9a04      	ldr	r2, [sp, #16]
 800db7a:	2100      	movs	r1, #0
 800db7c:	69d0      	ldr	r0, [r2, #28]
 800db7e:	2204      	movs	r2, #4
 800db80:	0015      	movs	r5, r2
 800db82:	3514      	adds	r5, #20
 800db84:	429d      	cmp	r5, r3
 800db86:	d91b      	bls.n	800dbc0 <_dtoa_r+0x2b0>
 800db88:	6041      	str	r1, [r0, #4]
 800db8a:	9804      	ldr	r0, [sp, #16]
 800db8c:	f001 f886 	bl	800ec9c <_Balloc>
 800db90:	9006      	str	r0, [sp, #24]
 800db92:	2800      	cmp	r0, #0
 800db94:	d117      	bne.n	800dbc6 <_dtoa_r+0x2b6>
 800db96:	21b0      	movs	r1, #176	; 0xb0
 800db98:	4b42      	ldr	r3, [pc, #264]	; (800dca4 <_dtoa_r+0x394>)
 800db9a:	482e      	ldr	r0, [pc, #184]	; (800dc54 <_dtoa_r+0x344>)
 800db9c:	9a06      	ldr	r2, [sp, #24]
 800db9e:	31ff      	adds	r1, #255	; 0xff
 800dba0:	e6cb      	b.n	800d93a <_dtoa_r+0x2a>
 800dba2:	2301      	movs	r3, #1
 800dba4:	e7dd      	b.n	800db62 <_dtoa_r+0x252>
 800dba6:	2300      	movs	r3, #0
 800dba8:	940f      	str	r4, [sp, #60]	; 0x3c
 800dbaa:	9322      	str	r3, [sp, #136]	; 0x88
 800dbac:	3b01      	subs	r3, #1
 800dbae:	930b      	str	r3, [sp, #44]	; 0x2c
 800dbb0:	9307      	str	r3, [sp, #28]
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	3313      	adds	r3, #19
 800dbb6:	e7cf      	b.n	800db58 <_dtoa_r+0x248>
 800dbb8:	2301      	movs	r3, #1
 800dbba:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbbc:	3b02      	subs	r3, #2
 800dbbe:	e7f6      	b.n	800dbae <_dtoa_r+0x29e>
 800dbc0:	3101      	adds	r1, #1
 800dbc2:	0052      	lsls	r2, r2, #1
 800dbc4:	e7dc      	b.n	800db80 <_dtoa_r+0x270>
 800dbc6:	9b04      	ldr	r3, [sp, #16]
 800dbc8:	9a06      	ldr	r2, [sp, #24]
 800dbca:	69db      	ldr	r3, [r3, #28]
 800dbcc:	601a      	str	r2, [r3, #0]
 800dbce:	9b07      	ldr	r3, [sp, #28]
 800dbd0:	2b0e      	cmp	r3, #14
 800dbd2:	d900      	bls.n	800dbd6 <_dtoa_r+0x2c6>
 800dbd4:	e0e5      	b.n	800dda2 <_dtoa_r+0x492>
 800dbd6:	2c00      	cmp	r4, #0
 800dbd8:	d100      	bne.n	800dbdc <_dtoa_r+0x2cc>
 800dbda:	e0e2      	b.n	800dda2 <_dtoa_r+0x492>
 800dbdc:	9b03      	ldr	r3, [sp, #12]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	dd64      	ble.n	800dcac <_dtoa_r+0x39c>
 800dbe2:	210f      	movs	r1, #15
 800dbe4:	9a03      	ldr	r2, [sp, #12]
 800dbe6:	4b2b      	ldr	r3, [pc, #172]	; (800dc94 <_dtoa_r+0x384>)
 800dbe8:	400a      	ands	r2, r1
 800dbea:	00d2      	lsls	r2, r2, #3
 800dbec:	189b      	adds	r3, r3, r2
 800dbee:	681e      	ldr	r6, [r3, #0]
 800dbf0:	685f      	ldr	r7, [r3, #4]
 800dbf2:	9b03      	ldr	r3, [sp, #12]
 800dbf4:	2402      	movs	r4, #2
 800dbf6:	111d      	asrs	r5, r3, #4
 800dbf8:	05db      	lsls	r3, r3, #23
 800dbfa:	d50a      	bpl.n	800dc12 <_dtoa_r+0x302>
 800dbfc:	4b2a      	ldr	r3, [pc, #168]	; (800dca8 <_dtoa_r+0x398>)
 800dbfe:	400d      	ands	r5, r1
 800dc00:	6a1a      	ldr	r2, [r3, #32]
 800dc02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc04:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dc06:	9911      	ldr	r1, [sp, #68]	; 0x44
 800dc08:	f7f3 f920 	bl	8000e4c <__aeabi_ddiv>
 800dc0c:	9008      	str	r0, [sp, #32]
 800dc0e:	9109      	str	r1, [sp, #36]	; 0x24
 800dc10:	3401      	adds	r4, #1
 800dc12:	4b25      	ldr	r3, [pc, #148]	; (800dca8 <_dtoa_r+0x398>)
 800dc14:	930e      	str	r3, [sp, #56]	; 0x38
 800dc16:	2d00      	cmp	r5, #0
 800dc18:	d108      	bne.n	800dc2c <_dtoa_r+0x31c>
 800dc1a:	9808      	ldr	r0, [sp, #32]
 800dc1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc1e:	0032      	movs	r2, r6
 800dc20:	003b      	movs	r3, r7
 800dc22:	f7f3 f913 	bl	8000e4c <__aeabi_ddiv>
 800dc26:	9008      	str	r0, [sp, #32]
 800dc28:	9109      	str	r1, [sp, #36]	; 0x24
 800dc2a:	e05a      	b.n	800dce2 <_dtoa_r+0x3d2>
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	421d      	tst	r5, r3
 800dc30:	d009      	beq.n	800dc46 <_dtoa_r+0x336>
 800dc32:	18e4      	adds	r4, r4, r3
 800dc34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc36:	0030      	movs	r0, r6
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	0039      	movs	r1, r7
 800dc3e:	f7f3 fcff 	bl	8001640 <__aeabi_dmul>
 800dc42:	0006      	movs	r6, r0
 800dc44:	000f      	movs	r7, r1
 800dc46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc48:	106d      	asrs	r5, r5, #1
 800dc4a:	3308      	adds	r3, #8
 800dc4c:	e7e2      	b.n	800dc14 <_dtoa_r+0x304>
 800dc4e:	46c0      	nop			; (mov r8, r8)
 800dc50:	08010c85 	.word	0x08010c85
 800dc54:	08010d47 	.word	0x08010d47
 800dc58:	7ff00000 	.word	0x7ff00000
 800dc5c:	0000270f 	.word	0x0000270f
 800dc60:	08010d43 	.word	0x08010d43
 800dc64:	08010d46 	.word	0x08010d46
 800dc68:	08010c61 	.word	0x08010c61
 800dc6c:	08010c62 	.word	0x08010c62
 800dc70:	3ff00000 	.word	0x3ff00000
 800dc74:	fffffc01 	.word	0xfffffc01
 800dc78:	3ff80000 	.word	0x3ff80000
 800dc7c:	636f4361 	.word	0x636f4361
 800dc80:	3fd287a7 	.word	0x3fd287a7
 800dc84:	8b60c8b3 	.word	0x8b60c8b3
 800dc88:	3fc68a28 	.word	0x3fc68a28
 800dc8c:	509f79fb 	.word	0x509f79fb
 800dc90:	3fd34413 	.word	0x3fd34413
 800dc94:	08010e98 	.word	0x08010e98
 800dc98:	00000432 	.word	0x00000432
 800dc9c:	00000412 	.word	0x00000412
 800dca0:	fe100000 	.word	0xfe100000
 800dca4:	08010d9f 	.word	0x08010d9f
 800dca8:	08010e70 	.word	0x08010e70
 800dcac:	9b03      	ldr	r3, [sp, #12]
 800dcae:	2402      	movs	r4, #2
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d016      	beq.n	800dce2 <_dtoa_r+0x3d2>
 800dcb4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800dcb6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800dcb8:	220f      	movs	r2, #15
 800dcba:	425d      	negs	r5, r3
 800dcbc:	402a      	ands	r2, r5
 800dcbe:	4bdd      	ldr	r3, [pc, #884]	; (800e034 <_dtoa_r+0x724>)
 800dcc0:	00d2      	lsls	r2, r2, #3
 800dcc2:	189b      	adds	r3, r3, r2
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	f7f3 fcba 	bl	8001640 <__aeabi_dmul>
 800dccc:	2701      	movs	r7, #1
 800dcce:	2300      	movs	r3, #0
 800dcd0:	9008      	str	r0, [sp, #32]
 800dcd2:	9109      	str	r1, [sp, #36]	; 0x24
 800dcd4:	4ed8      	ldr	r6, [pc, #864]	; (800e038 <_dtoa_r+0x728>)
 800dcd6:	112d      	asrs	r5, r5, #4
 800dcd8:	2d00      	cmp	r5, #0
 800dcda:	d000      	beq.n	800dcde <_dtoa_r+0x3ce>
 800dcdc:	e091      	b.n	800de02 <_dtoa_r+0x4f2>
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d1a1      	bne.n	800dc26 <_dtoa_r+0x316>
 800dce2:	9e08      	ldr	r6, [sp, #32]
 800dce4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800dce6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d100      	bne.n	800dcee <_dtoa_r+0x3de>
 800dcec:	e094      	b.n	800de18 <_dtoa_r+0x508>
 800dcee:	2200      	movs	r2, #0
 800dcf0:	0030      	movs	r0, r6
 800dcf2:	0039      	movs	r1, r7
 800dcf4:	4bd1      	ldr	r3, [pc, #836]	; (800e03c <_dtoa_r+0x72c>)
 800dcf6:	f7f2 fbaf 	bl	8000458 <__aeabi_dcmplt>
 800dcfa:	2800      	cmp	r0, #0
 800dcfc:	d100      	bne.n	800dd00 <_dtoa_r+0x3f0>
 800dcfe:	e08b      	b.n	800de18 <_dtoa_r+0x508>
 800dd00:	9b07      	ldr	r3, [sp, #28]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d100      	bne.n	800dd08 <_dtoa_r+0x3f8>
 800dd06:	e087      	b.n	800de18 <_dtoa_r+0x508>
 800dd08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	dd45      	ble.n	800dd9a <_dtoa_r+0x48a>
 800dd0e:	9b03      	ldr	r3, [sp, #12]
 800dd10:	2200      	movs	r2, #0
 800dd12:	3b01      	subs	r3, #1
 800dd14:	930e      	str	r3, [sp, #56]	; 0x38
 800dd16:	0030      	movs	r0, r6
 800dd18:	4bc9      	ldr	r3, [pc, #804]	; (800e040 <_dtoa_r+0x730>)
 800dd1a:	0039      	movs	r1, r7
 800dd1c:	f7f3 fc90 	bl	8001640 <__aeabi_dmul>
 800dd20:	9008      	str	r0, [sp, #32]
 800dd22:	9109      	str	r1, [sp, #36]	; 0x24
 800dd24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd26:	3401      	adds	r4, #1
 800dd28:	0020      	movs	r0, r4
 800dd2a:	9e08      	ldr	r6, [sp, #32]
 800dd2c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800dd2e:	9312      	str	r3, [sp, #72]	; 0x48
 800dd30:	f7f4 fb1e 	bl	8002370 <__aeabi_i2d>
 800dd34:	0032      	movs	r2, r6
 800dd36:	003b      	movs	r3, r7
 800dd38:	f7f3 fc82 	bl	8001640 <__aeabi_dmul>
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	4bc1      	ldr	r3, [pc, #772]	; (800e044 <_dtoa_r+0x734>)
 800dd40:	f7f2 fd24 	bl	800078c <__aeabi_dadd>
 800dd44:	4ac0      	ldr	r2, [pc, #768]	; (800e048 <_dtoa_r+0x738>)
 800dd46:	9014      	str	r0, [sp, #80]	; 0x50
 800dd48:	9115      	str	r1, [sp, #84]	; 0x54
 800dd4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dd4c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800dd4e:	4694      	mov	ip, r2
 800dd50:	9308      	str	r3, [sp, #32]
 800dd52:	9409      	str	r4, [sp, #36]	; 0x24
 800dd54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd56:	4463      	add	r3, ip
 800dd58:	9318      	str	r3, [sp, #96]	; 0x60
 800dd5a:	9309      	str	r3, [sp, #36]	; 0x24
 800dd5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d15e      	bne.n	800de20 <_dtoa_r+0x510>
 800dd62:	2200      	movs	r2, #0
 800dd64:	4bb9      	ldr	r3, [pc, #740]	; (800e04c <_dtoa_r+0x73c>)
 800dd66:	0030      	movs	r0, r6
 800dd68:	0039      	movs	r1, r7
 800dd6a:	f7f3 ff2b 	bl	8001bc4 <__aeabi_dsub>
 800dd6e:	9a08      	ldr	r2, [sp, #32]
 800dd70:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dd72:	0004      	movs	r4, r0
 800dd74:	000d      	movs	r5, r1
 800dd76:	f7f2 fb83 	bl	8000480 <__aeabi_dcmpgt>
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d000      	beq.n	800dd80 <_dtoa_r+0x470>
 800dd7e:	e2b3      	b.n	800e2e8 <_dtoa_r+0x9d8>
 800dd80:	48b3      	ldr	r0, [pc, #716]	; (800e050 <_dtoa_r+0x740>)
 800dd82:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dd84:	4684      	mov	ip, r0
 800dd86:	4461      	add	r1, ip
 800dd88:	000b      	movs	r3, r1
 800dd8a:	0020      	movs	r0, r4
 800dd8c:	0029      	movs	r1, r5
 800dd8e:	9a08      	ldr	r2, [sp, #32]
 800dd90:	f7f2 fb62 	bl	8000458 <__aeabi_dcmplt>
 800dd94:	2800      	cmp	r0, #0
 800dd96:	d000      	beq.n	800dd9a <_dtoa_r+0x48a>
 800dd98:	e2a3      	b.n	800e2e2 <_dtoa_r+0x9d2>
 800dd9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800dd9e:	9308      	str	r3, [sp, #32]
 800dda0:	9409      	str	r4, [sp, #36]	; 0x24
 800dda2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	da00      	bge.n	800ddaa <_dtoa_r+0x49a>
 800dda8:	e179      	b.n	800e09e <_dtoa_r+0x78e>
 800ddaa:	9a03      	ldr	r2, [sp, #12]
 800ddac:	2a0e      	cmp	r2, #14
 800ddae:	dd00      	ble.n	800ddb2 <_dtoa_r+0x4a2>
 800ddb0:	e175      	b.n	800e09e <_dtoa_r+0x78e>
 800ddb2:	4ba0      	ldr	r3, [pc, #640]	; (800e034 <_dtoa_r+0x724>)
 800ddb4:	00d2      	lsls	r2, r2, #3
 800ddb6:	189b      	adds	r3, r3, r2
 800ddb8:	681e      	ldr	r6, [r3, #0]
 800ddba:	685f      	ldr	r7, [r3, #4]
 800ddbc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	db00      	blt.n	800ddc4 <_dtoa_r+0x4b4>
 800ddc2:	e0e5      	b.n	800df90 <_dtoa_r+0x680>
 800ddc4:	9b07      	ldr	r3, [sp, #28]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	dd00      	ble.n	800ddcc <_dtoa_r+0x4bc>
 800ddca:	e0e1      	b.n	800df90 <_dtoa_r+0x680>
 800ddcc:	d000      	beq.n	800ddd0 <_dtoa_r+0x4c0>
 800ddce:	e288      	b.n	800e2e2 <_dtoa_r+0x9d2>
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	0030      	movs	r0, r6
 800ddd4:	0039      	movs	r1, r7
 800ddd6:	4b9d      	ldr	r3, [pc, #628]	; (800e04c <_dtoa_r+0x73c>)
 800ddd8:	f7f3 fc32 	bl	8001640 <__aeabi_dmul>
 800dddc:	9a08      	ldr	r2, [sp, #32]
 800ddde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde0:	f7f2 fb58 	bl	8000494 <__aeabi_dcmpge>
 800dde4:	9e07      	ldr	r6, [sp, #28]
 800dde6:	0037      	movs	r7, r6
 800dde8:	2800      	cmp	r0, #0
 800ddea:	d000      	beq.n	800ddee <_dtoa_r+0x4de>
 800ddec:	e25f      	b.n	800e2ae <_dtoa_r+0x99e>
 800ddee:	9b06      	ldr	r3, [sp, #24]
 800ddf0:	9a06      	ldr	r2, [sp, #24]
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	9308      	str	r3, [sp, #32]
 800ddf6:	2331      	movs	r3, #49	; 0x31
 800ddf8:	7013      	strb	r3, [r2, #0]
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	3301      	adds	r3, #1
 800ddfe:	9303      	str	r3, [sp, #12]
 800de00:	e25a      	b.n	800e2b8 <_dtoa_r+0x9a8>
 800de02:	423d      	tst	r5, r7
 800de04:	d005      	beq.n	800de12 <_dtoa_r+0x502>
 800de06:	6832      	ldr	r2, [r6, #0]
 800de08:	6873      	ldr	r3, [r6, #4]
 800de0a:	f7f3 fc19 	bl	8001640 <__aeabi_dmul>
 800de0e:	003b      	movs	r3, r7
 800de10:	3401      	adds	r4, #1
 800de12:	106d      	asrs	r5, r5, #1
 800de14:	3608      	adds	r6, #8
 800de16:	e75f      	b.n	800dcd8 <_dtoa_r+0x3c8>
 800de18:	9b03      	ldr	r3, [sp, #12]
 800de1a:	930e      	str	r3, [sp, #56]	; 0x38
 800de1c:	9b07      	ldr	r3, [sp, #28]
 800de1e:	e783      	b.n	800dd28 <_dtoa_r+0x418>
 800de20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800de22:	4b84      	ldr	r3, [pc, #528]	; (800e034 <_dtoa_r+0x724>)
 800de24:	3a01      	subs	r2, #1
 800de26:	00d2      	lsls	r2, r2, #3
 800de28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800de2a:	189b      	adds	r3, r3, r2
 800de2c:	9c08      	ldr	r4, [sp, #32]
 800de2e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800de30:	681a      	ldr	r2, [r3, #0]
 800de32:	685b      	ldr	r3, [r3, #4]
 800de34:	2900      	cmp	r1, #0
 800de36:	d051      	beq.n	800dedc <_dtoa_r+0x5cc>
 800de38:	2000      	movs	r0, #0
 800de3a:	4986      	ldr	r1, [pc, #536]	; (800e054 <_dtoa_r+0x744>)
 800de3c:	f7f3 f806 	bl	8000e4c <__aeabi_ddiv>
 800de40:	0022      	movs	r2, r4
 800de42:	002b      	movs	r3, r5
 800de44:	f7f3 febe 	bl	8001bc4 <__aeabi_dsub>
 800de48:	9a06      	ldr	r2, [sp, #24]
 800de4a:	0004      	movs	r4, r0
 800de4c:	4694      	mov	ip, r2
 800de4e:	000d      	movs	r5, r1
 800de50:	9b06      	ldr	r3, [sp, #24]
 800de52:	9314      	str	r3, [sp, #80]	; 0x50
 800de54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de56:	4463      	add	r3, ip
 800de58:	9318      	str	r3, [sp, #96]	; 0x60
 800de5a:	0039      	movs	r1, r7
 800de5c:	0030      	movs	r0, r6
 800de5e:	f7f4 fa51 	bl	8002304 <__aeabi_d2iz>
 800de62:	9012      	str	r0, [sp, #72]	; 0x48
 800de64:	f7f4 fa84 	bl	8002370 <__aeabi_i2d>
 800de68:	0002      	movs	r2, r0
 800de6a:	000b      	movs	r3, r1
 800de6c:	0030      	movs	r0, r6
 800de6e:	0039      	movs	r1, r7
 800de70:	f7f3 fea8 	bl	8001bc4 <__aeabi_dsub>
 800de74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800de76:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de78:	3301      	adds	r3, #1
 800de7a:	9308      	str	r3, [sp, #32]
 800de7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de7e:	0006      	movs	r6, r0
 800de80:	3330      	adds	r3, #48	; 0x30
 800de82:	7013      	strb	r3, [r2, #0]
 800de84:	0022      	movs	r2, r4
 800de86:	002b      	movs	r3, r5
 800de88:	000f      	movs	r7, r1
 800de8a:	f7f2 fae5 	bl	8000458 <__aeabi_dcmplt>
 800de8e:	2800      	cmp	r0, #0
 800de90:	d174      	bne.n	800df7c <_dtoa_r+0x66c>
 800de92:	0032      	movs	r2, r6
 800de94:	003b      	movs	r3, r7
 800de96:	2000      	movs	r0, #0
 800de98:	4968      	ldr	r1, [pc, #416]	; (800e03c <_dtoa_r+0x72c>)
 800de9a:	f7f3 fe93 	bl	8001bc4 <__aeabi_dsub>
 800de9e:	0022      	movs	r2, r4
 800dea0:	002b      	movs	r3, r5
 800dea2:	f7f2 fad9 	bl	8000458 <__aeabi_dcmplt>
 800dea6:	2800      	cmp	r0, #0
 800dea8:	d000      	beq.n	800deac <_dtoa_r+0x59c>
 800deaa:	e0d7      	b.n	800e05c <_dtoa_r+0x74c>
 800deac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800deae:	9a08      	ldr	r2, [sp, #32]
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d100      	bne.n	800deb6 <_dtoa_r+0x5a6>
 800deb4:	e771      	b.n	800dd9a <_dtoa_r+0x48a>
 800deb6:	2200      	movs	r2, #0
 800deb8:	0020      	movs	r0, r4
 800deba:	0029      	movs	r1, r5
 800debc:	4b60      	ldr	r3, [pc, #384]	; (800e040 <_dtoa_r+0x730>)
 800debe:	f7f3 fbbf 	bl	8001640 <__aeabi_dmul>
 800dec2:	4b5f      	ldr	r3, [pc, #380]	; (800e040 <_dtoa_r+0x730>)
 800dec4:	0004      	movs	r4, r0
 800dec6:	000d      	movs	r5, r1
 800dec8:	0030      	movs	r0, r6
 800deca:	0039      	movs	r1, r7
 800decc:	2200      	movs	r2, #0
 800dece:	f7f3 fbb7 	bl	8001640 <__aeabi_dmul>
 800ded2:	9b08      	ldr	r3, [sp, #32]
 800ded4:	0006      	movs	r6, r0
 800ded6:	000f      	movs	r7, r1
 800ded8:	9314      	str	r3, [sp, #80]	; 0x50
 800deda:	e7be      	b.n	800de5a <_dtoa_r+0x54a>
 800dedc:	0020      	movs	r0, r4
 800dede:	0029      	movs	r1, r5
 800dee0:	f7f3 fbae 	bl	8001640 <__aeabi_dmul>
 800dee4:	9a06      	ldr	r2, [sp, #24]
 800dee6:	9b06      	ldr	r3, [sp, #24]
 800dee8:	4694      	mov	ip, r2
 800deea:	9308      	str	r3, [sp, #32]
 800deec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800deee:	9014      	str	r0, [sp, #80]	; 0x50
 800def0:	9115      	str	r1, [sp, #84]	; 0x54
 800def2:	4463      	add	r3, ip
 800def4:	9319      	str	r3, [sp, #100]	; 0x64
 800def6:	0030      	movs	r0, r6
 800def8:	0039      	movs	r1, r7
 800defa:	f7f4 fa03 	bl	8002304 <__aeabi_d2iz>
 800defe:	9018      	str	r0, [sp, #96]	; 0x60
 800df00:	f7f4 fa36 	bl	8002370 <__aeabi_i2d>
 800df04:	0002      	movs	r2, r0
 800df06:	000b      	movs	r3, r1
 800df08:	0030      	movs	r0, r6
 800df0a:	0039      	movs	r1, r7
 800df0c:	f7f3 fe5a 	bl	8001bc4 <__aeabi_dsub>
 800df10:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800df12:	9b08      	ldr	r3, [sp, #32]
 800df14:	3630      	adds	r6, #48	; 0x30
 800df16:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800df18:	701e      	strb	r6, [r3, #0]
 800df1a:	3301      	adds	r3, #1
 800df1c:	0004      	movs	r4, r0
 800df1e:	000d      	movs	r5, r1
 800df20:	9308      	str	r3, [sp, #32]
 800df22:	4293      	cmp	r3, r2
 800df24:	d12d      	bne.n	800df82 <_dtoa_r+0x672>
 800df26:	9814      	ldr	r0, [sp, #80]	; 0x50
 800df28:	9915      	ldr	r1, [sp, #84]	; 0x54
 800df2a:	9a06      	ldr	r2, [sp, #24]
 800df2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df2e:	4694      	mov	ip, r2
 800df30:	4463      	add	r3, ip
 800df32:	2200      	movs	r2, #0
 800df34:	9308      	str	r3, [sp, #32]
 800df36:	4b47      	ldr	r3, [pc, #284]	; (800e054 <_dtoa_r+0x744>)
 800df38:	f7f2 fc28 	bl	800078c <__aeabi_dadd>
 800df3c:	0002      	movs	r2, r0
 800df3e:	000b      	movs	r3, r1
 800df40:	0020      	movs	r0, r4
 800df42:	0029      	movs	r1, r5
 800df44:	f7f2 fa9c 	bl	8000480 <__aeabi_dcmpgt>
 800df48:	2800      	cmp	r0, #0
 800df4a:	d000      	beq.n	800df4e <_dtoa_r+0x63e>
 800df4c:	e086      	b.n	800e05c <_dtoa_r+0x74c>
 800df4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800df50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df52:	2000      	movs	r0, #0
 800df54:	493f      	ldr	r1, [pc, #252]	; (800e054 <_dtoa_r+0x744>)
 800df56:	f7f3 fe35 	bl	8001bc4 <__aeabi_dsub>
 800df5a:	0002      	movs	r2, r0
 800df5c:	000b      	movs	r3, r1
 800df5e:	0020      	movs	r0, r4
 800df60:	0029      	movs	r1, r5
 800df62:	f7f2 fa79 	bl	8000458 <__aeabi_dcmplt>
 800df66:	2800      	cmp	r0, #0
 800df68:	d100      	bne.n	800df6c <_dtoa_r+0x65c>
 800df6a:	e716      	b.n	800dd9a <_dtoa_r+0x48a>
 800df6c:	9b08      	ldr	r3, [sp, #32]
 800df6e:	001a      	movs	r2, r3
 800df70:	3a01      	subs	r2, #1
 800df72:	9208      	str	r2, [sp, #32]
 800df74:	7812      	ldrb	r2, [r2, #0]
 800df76:	2a30      	cmp	r2, #48	; 0x30
 800df78:	d0f8      	beq.n	800df6c <_dtoa_r+0x65c>
 800df7a:	9308      	str	r3, [sp, #32]
 800df7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df7e:	9303      	str	r3, [sp, #12]
 800df80:	e046      	b.n	800e010 <_dtoa_r+0x700>
 800df82:	2200      	movs	r2, #0
 800df84:	4b2e      	ldr	r3, [pc, #184]	; (800e040 <_dtoa_r+0x730>)
 800df86:	f7f3 fb5b 	bl	8001640 <__aeabi_dmul>
 800df8a:	0006      	movs	r6, r0
 800df8c:	000f      	movs	r7, r1
 800df8e:	e7b2      	b.n	800def6 <_dtoa_r+0x5e6>
 800df90:	9b06      	ldr	r3, [sp, #24]
 800df92:	9a06      	ldr	r2, [sp, #24]
 800df94:	930a      	str	r3, [sp, #40]	; 0x28
 800df96:	9b07      	ldr	r3, [sp, #28]
 800df98:	9c08      	ldr	r4, [sp, #32]
 800df9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800df9c:	3b01      	subs	r3, #1
 800df9e:	189b      	adds	r3, r3, r2
 800dfa0:	930b      	str	r3, [sp, #44]	; 0x2c
 800dfa2:	0032      	movs	r2, r6
 800dfa4:	003b      	movs	r3, r7
 800dfa6:	0020      	movs	r0, r4
 800dfa8:	0029      	movs	r1, r5
 800dfaa:	f7f2 ff4f 	bl	8000e4c <__aeabi_ddiv>
 800dfae:	f7f4 f9a9 	bl	8002304 <__aeabi_d2iz>
 800dfb2:	9007      	str	r0, [sp, #28]
 800dfb4:	f7f4 f9dc 	bl	8002370 <__aeabi_i2d>
 800dfb8:	0032      	movs	r2, r6
 800dfba:	003b      	movs	r3, r7
 800dfbc:	f7f3 fb40 	bl	8001640 <__aeabi_dmul>
 800dfc0:	0002      	movs	r2, r0
 800dfc2:	000b      	movs	r3, r1
 800dfc4:	0020      	movs	r0, r4
 800dfc6:	0029      	movs	r1, r5
 800dfc8:	f7f3 fdfc 	bl	8001bc4 <__aeabi_dsub>
 800dfcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfce:	001a      	movs	r2, r3
 800dfd0:	3201      	adds	r2, #1
 800dfd2:	920a      	str	r2, [sp, #40]	; 0x28
 800dfd4:	9208      	str	r2, [sp, #32]
 800dfd6:	9a07      	ldr	r2, [sp, #28]
 800dfd8:	3230      	adds	r2, #48	; 0x30
 800dfda:	701a      	strb	r2, [r3, #0]
 800dfdc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d14f      	bne.n	800e082 <_dtoa_r+0x772>
 800dfe2:	0002      	movs	r2, r0
 800dfe4:	000b      	movs	r3, r1
 800dfe6:	f7f2 fbd1 	bl	800078c <__aeabi_dadd>
 800dfea:	0032      	movs	r2, r6
 800dfec:	003b      	movs	r3, r7
 800dfee:	0004      	movs	r4, r0
 800dff0:	000d      	movs	r5, r1
 800dff2:	f7f2 fa45 	bl	8000480 <__aeabi_dcmpgt>
 800dff6:	2800      	cmp	r0, #0
 800dff8:	d12e      	bne.n	800e058 <_dtoa_r+0x748>
 800dffa:	0032      	movs	r2, r6
 800dffc:	003b      	movs	r3, r7
 800dffe:	0020      	movs	r0, r4
 800e000:	0029      	movs	r1, r5
 800e002:	f7f2 fa23 	bl	800044c <__aeabi_dcmpeq>
 800e006:	2800      	cmp	r0, #0
 800e008:	d002      	beq.n	800e010 <_dtoa_r+0x700>
 800e00a:	9b07      	ldr	r3, [sp, #28]
 800e00c:	07de      	lsls	r6, r3, #31
 800e00e:	d423      	bmi.n	800e058 <_dtoa_r+0x748>
 800e010:	9905      	ldr	r1, [sp, #20]
 800e012:	9804      	ldr	r0, [sp, #16]
 800e014:	f000 fe86 	bl	800ed24 <_Bfree>
 800e018:	2300      	movs	r3, #0
 800e01a:	9a08      	ldr	r2, [sp, #32]
 800e01c:	7013      	strb	r3, [r2, #0]
 800e01e:	9b03      	ldr	r3, [sp, #12]
 800e020:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e022:	3301      	adds	r3, #1
 800e024:	6013      	str	r3, [r2, #0]
 800e026:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d100      	bne.n	800e02e <_dtoa_r+0x71e>
 800e02c:	e4ba      	b.n	800d9a4 <_dtoa_r+0x94>
 800e02e:	9a08      	ldr	r2, [sp, #32]
 800e030:	601a      	str	r2, [r3, #0]
 800e032:	e4b7      	b.n	800d9a4 <_dtoa_r+0x94>
 800e034:	08010e98 	.word	0x08010e98
 800e038:	08010e70 	.word	0x08010e70
 800e03c:	3ff00000 	.word	0x3ff00000
 800e040:	40240000 	.word	0x40240000
 800e044:	401c0000 	.word	0x401c0000
 800e048:	fcc00000 	.word	0xfcc00000
 800e04c:	40140000 	.word	0x40140000
 800e050:	7cc00000 	.word	0x7cc00000
 800e054:	3fe00000 	.word	0x3fe00000
 800e058:	9b03      	ldr	r3, [sp, #12]
 800e05a:	930e      	str	r3, [sp, #56]	; 0x38
 800e05c:	9b08      	ldr	r3, [sp, #32]
 800e05e:	9308      	str	r3, [sp, #32]
 800e060:	3b01      	subs	r3, #1
 800e062:	781a      	ldrb	r2, [r3, #0]
 800e064:	2a39      	cmp	r2, #57	; 0x39
 800e066:	d108      	bne.n	800e07a <_dtoa_r+0x76a>
 800e068:	9a06      	ldr	r2, [sp, #24]
 800e06a:	429a      	cmp	r2, r3
 800e06c:	d1f7      	bne.n	800e05e <_dtoa_r+0x74e>
 800e06e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e070:	9906      	ldr	r1, [sp, #24]
 800e072:	3201      	adds	r2, #1
 800e074:	920e      	str	r2, [sp, #56]	; 0x38
 800e076:	2230      	movs	r2, #48	; 0x30
 800e078:	700a      	strb	r2, [r1, #0]
 800e07a:	781a      	ldrb	r2, [r3, #0]
 800e07c:	3201      	adds	r2, #1
 800e07e:	701a      	strb	r2, [r3, #0]
 800e080:	e77c      	b.n	800df7c <_dtoa_r+0x66c>
 800e082:	2200      	movs	r2, #0
 800e084:	4ba9      	ldr	r3, [pc, #676]	; (800e32c <_dtoa_r+0xa1c>)
 800e086:	f7f3 fadb 	bl	8001640 <__aeabi_dmul>
 800e08a:	2200      	movs	r2, #0
 800e08c:	2300      	movs	r3, #0
 800e08e:	0004      	movs	r4, r0
 800e090:	000d      	movs	r5, r1
 800e092:	f7f2 f9db 	bl	800044c <__aeabi_dcmpeq>
 800e096:	2800      	cmp	r0, #0
 800e098:	d100      	bne.n	800e09c <_dtoa_r+0x78c>
 800e09a:	e782      	b.n	800dfa2 <_dtoa_r+0x692>
 800e09c:	e7b8      	b.n	800e010 <_dtoa_r+0x700>
 800e09e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800e0a0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e0a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e0a4:	2f00      	cmp	r7, #0
 800e0a6:	d012      	beq.n	800e0ce <_dtoa_r+0x7be>
 800e0a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e0aa:	2a01      	cmp	r2, #1
 800e0ac:	dc6e      	bgt.n	800e18c <_dtoa_r+0x87c>
 800e0ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0b0:	2a00      	cmp	r2, #0
 800e0b2:	d065      	beq.n	800e180 <_dtoa_r+0x870>
 800e0b4:	4a9e      	ldr	r2, [pc, #632]	; (800e330 <_dtoa_r+0xa20>)
 800e0b6:	189b      	adds	r3, r3, r2
 800e0b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0ba:	2101      	movs	r1, #1
 800e0bc:	18d2      	adds	r2, r2, r3
 800e0be:	920a      	str	r2, [sp, #40]	; 0x28
 800e0c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e0c2:	9804      	ldr	r0, [sp, #16]
 800e0c4:	18d3      	adds	r3, r2, r3
 800e0c6:	930c      	str	r3, [sp, #48]	; 0x30
 800e0c8:	f000 ff28 	bl	800ef1c <__i2b>
 800e0cc:	0007      	movs	r7, r0
 800e0ce:	2c00      	cmp	r4, #0
 800e0d0:	d00e      	beq.n	800e0f0 <_dtoa_r+0x7e0>
 800e0d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	dd0b      	ble.n	800e0f0 <_dtoa_r+0x7e0>
 800e0d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e0da:	0023      	movs	r3, r4
 800e0dc:	4294      	cmp	r4, r2
 800e0de:	dd00      	ble.n	800e0e2 <_dtoa_r+0x7d2>
 800e0e0:	0013      	movs	r3, r2
 800e0e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0e4:	1ae4      	subs	r4, r4, r3
 800e0e6:	1ad2      	subs	r2, r2, r3
 800e0e8:	920a      	str	r2, [sp, #40]	; 0x28
 800e0ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e0ec:	1ad3      	subs	r3, r2, r3
 800e0ee:	930c      	str	r3, [sp, #48]	; 0x30
 800e0f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d01e      	beq.n	800e134 <_dtoa_r+0x824>
 800e0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d05c      	beq.n	800e1b6 <_dtoa_r+0x8a6>
 800e0fc:	2d00      	cmp	r5, #0
 800e0fe:	dd10      	ble.n	800e122 <_dtoa_r+0x812>
 800e100:	0039      	movs	r1, r7
 800e102:	002a      	movs	r2, r5
 800e104:	9804      	ldr	r0, [sp, #16]
 800e106:	f000 ffd1 	bl	800f0ac <__pow5mult>
 800e10a:	9a05      	ldr	r2, [sp, #20]
 800e10c:	0001      	movs	r1, r0
 800e10e:	0007      	movs	r7, r0
 800e110:	9804      	ldr	r0, [sp, #16]
 800e112:	f000 ff1b 	bl	800ef4c <__multiply>
 800e116:	0006      	movs	r6, r0
 800e118:	9905      	ldr	r1, [sp, #20]
 800e11a:	9804      	ldr	r0, [sp, #16]
 800e11c:	f000 fe02 	bl	800ed24 <_Bfree>
 800e120:	9605      	str	r6, [sp, #20]
 800e122:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e124:	1b5a      	subs	r2, r3, r5
 800e126:	42ab      	cmp	r3, r5
 800e128:	d004      	beq.n	800e134 <_dtoa_r+0x824>
 800e12a:	9905      	ldr	r1, [sp, #20]
 800e12c:	9804      	ldr	r0, [sp, #16]
 800e12e:	f000 ffbd 	bl	800f0ac <__pow5mult>
 800e132:	9005      	str	r0, [sp, #20]
 800e134:	2101      	movs	r1, #1
 800e136:	9804      	ldr	r0, [sp, #16]
 800e138:	f000 fef0 	bl	800ef1c <__i2b>
 800e13c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e13e:	0006      	movs	r6, r0
 800e140:	2b00      	cmp	r3, #0
 800e142:	dd3a      	ble.n	800e1ba <_dtoa_r+0x8aa>
 800e144:	001a      	movs	r2, r3
 800e146:	0001      	movs	r1, r0
 800e148:	9804      	ldr	r0, [sp, #16]
 800e14a:	f000 ffaf 	bl	800f0ac <__pow5mult>
 800e14e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e150:	0006      	movs	r6, r0
 800e152:	2500      	movs	r5, #0
 800e154:	2b01      	cmp	r3, #1
 800e156:	dc38      	bgt.n	800e1ca <_dtoa_r+0x8ba>
 800e158:	2500      	movs	r5, #0
 800e15a:	9b08      	ldr	r3, [sp, #32]
 800e15c:	42ab      	cmp	r3, r5
 800e15e:	d130      	bne.n	800e1c2 <_dtoa_r+0x8b2>
 800e160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e162:	031b      	lsls	r3, r3, #12
 800e164:	42ab      	cmp	r3, r5
 800e166:	d12c      	bne.n	800e1c2 <_dtoa_r+0x8b2>
 800e168:	4b72      	ldr	r3, [pc, #456]	; (800e334 <_dtoa_r+0xa24>)
 800e16a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e16c:	4213      	tst	r3, r2
 800e16e:	d028      	beq.n	800e1c2 <_dtoa_r+0x8b2>
 800e170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e172:	3501      	adds	r5, #1
 800e174:	3301      	adds	r3, #1
 800e176:	930a      	str	r3, [sp, #40]	; 0x28
 800e178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e17a:	3301      	adds	r3, #1
 800e17c:	930c      	str	r3, [sp, #48]	; 0x30
 800e17e:	e020      	b.n	800e1c2 <_dtoa_r+0x8b2>
 800e180:	2336      	movs	r3, #54	; 0x36
 800e182:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e184:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e186:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e188:	1a9b      	subs	r3, r3, r2
 800e18a:	e795      	b.n	800e0b8 <_dtoa_r+0x7a8>
 800e18c:	9b07      	ldr	r3, [sp, #28]
 800e18e:	1e5d      	subs	r5, r3, #1
 800e190:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e192:	42ab      	cmp	r3, r5
 800e194:	db07      	blt.n	800e1a6 <_dtoa_r+0x896>
 800e196:	1b5d      	subs	r5, r3, r5
 800e198:	9b07      	ldr	r3, [sp, #28]
 800e19a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	da8b      	bge.n	800e0b8 <_dtoa_r+0x7a8>
 800e1a0:	1ae4      	subs	r4, r4, r3
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	e788      	b.n	800e0b8 <_dtoa_r+0x7a8>
 800e1a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e1aa:	1aeb      	subs	r3, r5, r3
 800e1ac:	18d3      	adds	r3, r2, r3
 800e1ae:	950d      	str	r5, [sp, #52]	; 0x34
 800e1b0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e1b2:	2500      	movs	r5, #0
 800e1b4:	e7f0      	b.n	800e198 <_dtoa_r+0x888>
 800e1b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e1b8:	e7b7      	b.n	800e12a <_dtoa_r+0x81a>
 800e1ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e1bc:	2500      	movs	r5, #0
 800e1be:	2b01      	cmp	r3, #1
 800e1c0:	ddca      	ble.n	800e158 <_dtoa_r+0x848>
 800e1c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e1c4:	2001      	movs	r0, #1
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d008      	beq.n	800e1dc <_dtoa_r+0x8cc>
 800e1ca:	6933      	ldr	r3, [r6, #16]
 800e1cc:	3303      	adds	r3, #3
 800e1ce:	009b      	lsls	r3, r3, #2
 800e1d0:	18f3      	adds	r3, r6, r3
 800e1d2:	6858      	ldr	r0, [r3, #4]
 800e1d4:	f000 fe5a 	bl	800ee8c <__hi0bits>
 800e1d8:	2320      	movs	r3, #32
 800e1da:	1a18      	subs	r0, r3, r0
 800e1dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1de:	1818      	adds	r0, r3, r0
 800e1e0:	0002      	movs	r2, r0
 800e1e2:	231f      	movs	r3, #31
 800e1e4:	401a      	ands	r2, r3
 800e1e6:	4218      	tst	r0, r3
 800e1e8:	d047      	beq.n	800e27a <_dtoa_r+0x96a>
 800e1ea:	3301      	adds	r3, #1
 800e1ec:	1a9b      	subs	r3, r3, r2
 800e1ee:	2b04      	cmp	r3, #4
 800e1f0:	dd3f      	ble.n	800e272 <_dtoa_r+0x962>
 800e1f2:	231c      	movs	r3, #28
 800e1f4:	1a9b      	subs	r3, r3, r2
 800e1f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1f8:	18e4      	adds	r4, r4, r3
 800e1fa:	18d2      	adds	r2, r2, r3
 800e1fc:	920a      	str	r2, [sp, #40]	; 0x28
 800e1fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e200:	18d3      	adds	r3, r2, r3
 800e202:	930c      	str	r3, [sp, #48]	; 0x30
 800e204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e206:	2b00      	cmp	r3, #0
 800e208:	dd05      	ble.n	800e216 <_dtoa_r+0x906>
 800e20a:	001a      	movs	r2, r3
 800e20c:	9905      	ldr	r1, [sp, #20]
 800e20e:	9804      	ldr	r0, [sp, #16]
 800e210:	f000 ffa8 	bl	800f164 <__lshift>
 800e214:	9005      	str	r0, [sp, #20]
 800e216:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e218:	2b00      	cmp	r3, #0
 800e21a:	dd05      	ble.n	800e228 <_dtoa_r+0x918>
 800e21c:	0031      	movs	r1, r6
 800e21e:	001a      	movs	r2, r3
 800e220:	9804      	ldr	r0, [sp, #16]
 800e222:	f000 ff9f 	bl	800f164 <__lshift>
 800e226:	0006      	movs	r6, r0
 800e228:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d027      	beq.n	800e27e <_dtoa_r+0x96e>
 800e22e:	0031      	movs	r1, r6
 800e230:	9805      	ldr	r0, [sp, #20]
 800e232:	f001 f805 	bl	800f240 <__mcmp>
 800e236:	2800      	cmp	r0, #0
 800e238:	da21      	bge.n	800e27e <_dtoa_r+0x96e>
 800e23a:	9b03      	ldr	r3, [sp, #12]
 800e23c:	220a      	movs	r2, #10
 800e23e:	3b01      	subs	r3, #1
 800e240:	9303      	str	r3, [sp, #12]
 800e242:	9905      	ldr	r1, [sp, #20]
 800e244:	2300      	movs	r3, #0
 800e246:	9804      	ldr	r0, [sp, #16]
 800e248:	f000 fd90 	bl	800ed6c <__multadd>
 800e24c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e24e:	9005      	str	r0, [sp, #20]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d100      	bne.n	800e256 <_dtoa_r+0x946>
 800e254:	e15d      	b.n	800e512 <_dtoa_r+0xc02>
 800e256:	2300      	movs	r3, #0
 800e258:	0039      	movs	r1, r7
 800e25a:	220a      	movs	r2, #10
 800e25c:	9804      	ldr	r0, [sp, #16]
 800e25e:	f000 fd85 	bl	800ed6c <__multadd>
 800e262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e264:	0007      	movs	r7, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	dc49      	bgt.n	800e2fe <_dtoa_r+0x9ee>
 800e26a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e26c:	2b02      	cmp	r3, #2
 800e26e:	dc0e      	bgt.n	800e28e <_dtoa_r+0x97e>
 800e270:	e045      	b.n	800e2fe <_dtoa_r+0x9ee>
 800e272:	2b04      	cmp	r3, #4
 800e274:	d0c6      	beq.n	800e204 <_dtoa_r+0x8f4>
 800e276:	331c      	adds	r3, #28
 800e278:	e7bd      	b.n	800e1f6 <_dtoa_r+0x8e6>
 800e27a:	0013      	movs	r3, r2
 800e27c:	e7fb      	b.n	800e276 <_dtoa_r+0x966>
 800e27e:	9b07      	ldr	r3, [sp, #28]
 800e280:	2b00      	cmp	r3, #0
 800e282:	dc36      	bgt.n	800e2f2 <_dtoa_r+0x9e2>
 800e284:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e286:	2b02      	cmp	r3, #2
 800e288:	dd33      	ble.n	800e2f2 <_dtoa_r+0x9e2>
 800e28a:	9b07      	ldr	r3, [sp, #28]
 800e28c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e28e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e290:	2b00      	cmp	r3, #0
 800e292:	d10c      	bne.n	800e2ae <_dtoa_r+0x99e>
 800e294:	0031      	movs	r1, r6
 800e296:	2205      	movs	r2, #5
 800e298:	9804      	ldr	r0, [sp, #16]
 800e29a:	f000 fd67 	bl	800ed6c <__multadd>
 800e29e:	0006      	movs	r6, r0
 800e2a0:	0001      	movs	r1, r0
 800e2a2:	9805      	ldr	r0, [sp, #20]
 800e2a4:	f000 ffcc 	bl	800f240 <__mcmp>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	dd00      	ble.n	800e2ae <_dtoa_r+0x99e>
 800e2ac:	e59f      	b.n	800ddee <_dtoa_r+0x4de>
 800e2ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e2b0:	43db      	mvns	r3, r3
 800e2b2:	9303      	str	r3, [sp, #12]
 800e2b4:	9b06      	ldr	r3, [sp, #24]
 800e2b6:	9308      	str	r3, [sp, #32]
 800e2b8:	2500      	movs	r5, #0
 800e2ba:	0031      	movs	r1, r6
 800e2bc:	9804      	ldr	r0, [sp, #16]
 800e2be:	f000 fd31 	bl	800ed24 <_Bfree>
 800e2c2:	2f00      	cmp	r7, #0
 800e2c4:	d100      	bne.n	800e2c8 <_dtoa_r+0x9b8>
 800e2c6:	e6a3      	b.n	800e010 <_dtoa_r+0x700>
 800e2c8:	2d00      	cmp	r5, #0
 800e2ca:	d005      	beq.n	800e2d8 <_dtoa_r+0x9c8>
 800e2cc:	42bd      	cmp	r5, r7
 800e2ce:	d003      	beq.n	800e2d8 <_dtoa_r+0x9c8>
 800e2d0:	0029      	movs	r1, r5
 800e2d2:	9804      	ldr	r0, [sp, #16]
 800e2d4:	f000 fd26 	bl	800ed24 <_Bfree>
 800e2d8:	0039      	movs	r1, r7
 800e2da:	9804      	ldr	r0, [sp, #16]
 800e2dc:	f000 fd22 	bl	800ed24 <_Bfree>
 800e2e0:	e696      	b.n	800e010 <_dtoa_r+0x700>
 800e2e2:	2600      	movs	r6, #0
 800e2e4:	0037      	movs	r7, r6
 800e2e6:	e7e2      	b.n	800e2ae <_dtoa_r+0x99e>
 800e2e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2ea:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800e2ec:	9303      	str	r3, [sp, #12]
 800e2ee:	0037      	movs	r7, r6
 800e2f0:	e57d      	b.n	800ddee <_dtoa_r+0x4de>
 800e2f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d100      	bne.n	800e2fa <_dtoa_r+0x9ea>
 800e2f8:	e0c3      	b.n	800e482 <_dtoa_r+0xb72>
 800e2fa:	9b07      	ldr	r3, [sp, #28]
 800e2fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800e2fe:	2c00      	cmp	r4, #0
 800e300:	dd05      	ble.n	800e30e <_dtoa_r+0x9fe>
 800e302:	0039      	movs	r1, r7
 800e304:	0022      	movs	r2, r4
 800e306:	9804      	ldr	r0, [sp, #16]
 800e308:	f000 ff2c 	bl	800f164 <__lshift>
 800e30c:	0007      	movs	r7, r0
 800e30e:	0038      	movs	r0, r7
 800e310:	2d00      	cmp	r5, #0
 800e312:	d024      	beq.n	800e35e <_dtoa_r+0xa4e>
 800e314:	6879      	ldr	r1, [r7, #4]
 800e316:	9804      	ldr	r0, [sp, #16]
 800e318:	f000 fcc0 	bl	800ec9c <_Balloc>
 800e31c:	1e04      	subs	r4, r0, #0
 800e31e:	d111      	bne.n	800e344 <_dtoa_r+0xa34>
 800e320:	0022      	movs	r2, r4
 800e322:	4b05      	ldr	r3, [pc, #20]	; (800e338 <_dtoa_r+0xa28>)
 800e324:	4805      	ldr	r0, [pc, #20]	; (800e33c <_dtoa_r+0xa2c>)
 800e326:	4906      	ldr	r1, [pc, #24]	; (800e340 <_dtoa_r+0xa30>)
 800e328:	f7ff fb07 	bl	800d93a <_dtoa_r+0x2a>
 800e32c:	40240000 	.word	0x40240000
 800e330:	00000433 	.word	0x00000433
 800e334:	7ff00000 	.word	0x7ff00000
 800e338:	08010d9f 	.word	0x08010d9f
 800e33c:	08010d47 	.word	0x08010d47
 800e340:	000002ef 	.word	0x000002ef
 800e344:	0039      	movs	r1, r7
 800e346:	693a      	ldr	r2, [r7, #16]
 800e348:	310c      	adds	r1, #12
 800e34a:	3202      	adds	r2, #2
 800e34c:	0092      	lsls	r2, r2, #2
 800e34e:	300c      	adds	r0, #12
 800e350:	f7ff fa20 	bl	800d794 <memcpy>
 800e354:	2201      	movs	r2, #1
 800e356:	0021      	movs	r1, r4
 800e358:	9804      	ldr	r0, [sp, #16]
 800e35a:	f000 ff03 	bl	800f164 <__lshift>
 800e35e:	9b06      	ldr	r3, [sp, #24]
 800e360:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e362:	9307      	str	r3, [sp, #28]
 800e364:	3b01      	subs	r3, #1
 800e366:	189b      	adds	r3, r3, r2
 800e368:	2201      	movs	r2, #1
 800e36a:	003d      	movs	r5, r7
 800e36c:	0007      	movs	r7, r0
 800e36e:	930e      	str	r3, [sp, #56]	; 0x38
 800e370:	9b08      	ldr	r3, [sp, #32]
 800e372:	4013      	ands	r3, r2
 800e374:	930d      	str	r3, [sp, #52]	; 0x34
 800e376:	0031      	movs	r1, r6
 800e378:	9805      	ldr	r0, [sp, #20]
 800e37a:	f7ff fa39 	bl	800d7f0 <quorem>
 800e37e:	0029      	movs	r1, r5
 800e380:	0004      	movs	r4, r0
 800e382:	900b      	str	r0, [sp, #44]	; 0x2c
 800e384:	9805      	ldr	r0, [sp, #20]
 800e386:	f000 ff5b 	bl	800f240 <__mcmp>
 800e38a:	003a      	movs	r2, r7
 800e38c:	900c      	str	r0, [sp, #48]	; 0x30
 800e38e:	0031      	movs	r1, r6
 800e390:	9804      	ldr	r0, [sp, #16]
 800e392:	f000 ff71 	bl	800f278 <__mdiff>
 800e396:	2201      	movs	r2, #1
 800e398:	68c3      	ldr	r3, [r0, #12]
 800e39a:	3430      	adds	r4, #48	; 0x30
 800e39c:	9008      	str	r0, [sp, #32]
 800e39e:	920a      	str	r2, [sp, #40]	; 0x28
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d104      	bne.n	800e3ae <_dtoa_r+0xa9e>
 800e3a4:	0001      	movs	r1, r0
 800e3a6:	9805      	ldr	r0, [sp, #20]
 800e3a8:	f000 ff4a 	bl	800f240 <__mcmp>
 800e3ac:	900a      	str	r0, [sp, #40]	; 0x28
 800e3ae:	9908      	ldr	r1, [sp, #32]
 800e3b0:	9804      	ldr	r0, [sp, #16]
 800e3b2:	f000 fcb7 	bl	800ed24 <_Bfree>
 800e3b6:	9b07      	ldr	r3, [sp, #28]
 800e3b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	9308      	str	r3, [sp, #32]
 800e3be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e3c4:	4313      	orrs	r3, r2
 800e3c6:	d109      	bne.n	800e3dc <_dtoa_r+0xacc>
 800e3c8:	2c39      	cmp	r4, #57	; 0x39
 800e3ca:	d022      	beq.n	800e412 <_dtoa_r+0xb02>
 800e3cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	dd01      	ble.n	800e3d6 <_dtoa_r+0xac6>
 800e3d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e3d4:	3431      	adds	r4, #49	; 0x31
 800e3d6:	9b07      	ldr	r3, [sp, #28]
 800e3d8:	701c      	strb	r4, [r3, #0]
 800e3da:	e76e      	b.n	800e2ba <_dtoa_r+0x9aa>
 800e3dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	db04      	blt.n	800e3ec <_dtoa_r+0xadc>
 800e3e2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e3e4:	4313      	orrs	r3, r2
 800e3e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e3e8:	4313      	orrs	r3, r2
 800e3ea:	d11e      	bne.n	800e42a <_dtoa_r+0xb1a>
 800e3ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	ddf1      	ble.n	800e3d6 <_dtoa_r+0xac6>
 800e3f2:	9905      	ldr	r1, [sp, #20]
 800e3f4:	2201      	movs	r2, #1
 800e3f6:	9804      	ldr	r0, [sp, #16]
 800e3f8:	f000 feb4 	bl	800f164 <__lshift>
 800e3fc:	0031      	movs	r1, r6
 800e3fe:	9005      	str	r0, [sp, #20]
 800e400:	f000 ff1e 	bl	800f240 <__mcmp>
 800e404:	2800      	cmp	r0, #0
 800e406:	dc02      	bgt.n	800e40e <_dtoa_r+0xafe>
 800e408:	d1e5      	bne.n	800e3d6 <_dtoa_r+0xac6>
 800e40a:	07e3      	lsls	r3, r4, #31
 800e40c:	d5e3      	bpl.n	800e3d6 <_dtoa_r+0xac6>
 800e40e:	2c39      	cmp	r4, #57	; 0x39
 800e410:	d1df      	bne.n	800e3d2 <_dtoa_r+0xac2>
 800e412:	2339      	movs	r3, #57	; 0x39
 800e414:	9a07      	ldr	r2, [sp, #28]
 800e416:	7013      	strb	r3, [r2, #0]
 800e418:	9b08      	ldr	r3, [sp, #32]
 800e41a:	9308      	str	r3, [sp, #32]
 800e41c:	3b01      	subs	r3, #1
 800e41e:	781a      	ldrb	r2, [r3, #0]
 800e420:	2a39      	cmp	r2, #57	; 0x39
 800e422:	d063      	beq.n	800e4ec <_dtoa_r+0xbdc>
 800e424:	3201      	adds	r2, #1
 800e426:	701a      	strb	r2, [r3, #0]
 800e428:	e747      	b.n	800e2ba <_dtoa_r+0x9aa>
 800e42a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	dd03      	ble.n	800e438 <_dtoa_r+0xb28>
 800e430:	2c39      	cmp	r4, #57	; 0x39
 800e432:	d0ee      	beq.n	800e412 <_dtoa_r+0xb02>
 800e434:	3401      	adds	r4, #1
 800e436:	e7ce      	b.n	800e3d6 <_dtoa_r+0xac6>
 800e438:	9b07      	ldr	r3, [sp, #28]
 800e43a:	9a07      	ldr	r2, [sp, #28]
 800e43c:	701c      	strb	r4, [r3, #0]
 800e43e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e440:	4293      	cmp	r3, r2
 800e442:	d03e      	beq.n	800e4c2 <_dtoa_r+0xbb2>
 800e444:	2300      	movs	r3, #0
 800e446:	220a      	movs	r2, #10
 800e448:	9905      	ldr	r1, [sp, #20]
 800e44a:	9804      	ldr	r0, [sp, #16]
 800e44c:	f000 fc8e 	bl	800ed6c <__multadd>
 800e450:	2300      	movs	r3, #0
 800e452:	9005      	str	r0, [sp, #20]
 800e454:	220a      	movs	r2, #10
 800e456:	0029      	movs	r1, r5
 800e458:	9804      	ldr	r0, [sp, #16]
 800e45a:	42bd      	cmp	r5, r7
 800e45c:	d106      	bne.n	800e46c <_dtoa_r+0xb5c>
 800e45e:	f000 fc85 	bl	800ed6c <__multadd>
 800e462:	0005      	movs	r5, r0
 800e464:	0007      	movs	r7, r0
 800e466:	9b08      	ldr	r3, [sp, #32]
 800e468:	9307      	str	r3, [sp, #28]
 800e46a:	e784      	b.n	800e376 <_dtoa_r+0xa66>
 800e46c:	f000 fc7e 	bl	800ed6c <__multadd>
 800e470:	0039      	movs	r1, r7
 800e472:	0005      	movs	r5, r0
 800e474:	2300      	movs	r3, #0
 800e476:	220a      	movs	r2, #10
 800e478:	9804      	ldr	r0, [sp, #16]
 800e47a:	f000 fc77 	bl	800ed6c <__multadd>
 800e47e:	0007      	movs	r7, r0
 800e480:	e7f1      	b.n	800e466 <_dtoa_r+0xb56>
 800e482:	9b07      	ldr	r3, [sp, #28]
 800e484:	930b      	str	r3, [sp, #44]	; 0x2c
 800e486:	2500      	movs	r5, #0
 800e488:	0031      	movs	r1, r6
 800e48a:	9805      	ldr	r0, [sp, #20]
 800e48c:	f7ff f9b0 	bl	800d7f0 <quorem>
 800e490:	9b06      	ldr	r3, [sp, #24]
 800e492:	3030      	adds	r0, #48	; 0x30
 800e494:	5558      	strb	r0, [r3, r5]
 800e496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e498:	3501      	adds	r5, #1
 800e49a:	0004      	movs	r4, r0
 800e49c:	42ab      	cmp	r3, r5
 800e49e:	dd07      	ble.n	800e4b0 <_dtoa_r+0xba0>
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	220a      	movs	r2, #10
 800e4a4:	9905      	ldr	r1, [sp, #20]
 800e4a6:	9804      	ldr	r0, [sp, #16]
 800e4a8:	f000 fc60 	bl	800ed6c <__multadd>
 800e4ac:	9005      	str	r0, [sp, #20]
 800e4ae:	e7eb      	b.n	800e488 <_dtoa_r+0xb78>
 800e4b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	2a00      	cmp	r2, #0
 800e4b6:	dd00      	ble.n	800e4ba <_dtoa_r+0xbaa>
 800e4b8:	0013      	movs	r3, r2
 800e4ba:	2500      	movs	r5, #0
 800e4bc:	9a06      	ldr	r2, [sp, #24]
 800e4be:	18d3      	adds	r3, r2, r3
 800e4c0:	9308      	str	r3, [sp, #32]
 800e4c2:	9905      	ldr	r1, [sp, #20]
 800e4c4:	2201      	movs	r2, #1
 800e4c6:	9804      	ldr	r0, [sp, #16]
 800e4c8:	f000 fe4c 	bl	800f164 <__lshift>
 800e4cc:	0031      	movs	r1, r6
 800e4ce:	9005      	str	r0, [sp, #20]
 800e4d0:	f000 feb6 	bl	800f240 <__mcmp>
 800e4d4:	2800      	cmp	r0, #0
 800e4d6:	dc9f      	bgt.n	800e418 <_dtoa_r+0xb08>
 800e4d8:	d101      	bne.n	800e4de <_dtoa_r+0xbce>
 800e4da:	07e4      	lsls	r4, r4, #31
 800e4dc:	d49c      	bmi.n	800e418 <_dtoa_r+0xb08>
 800e4de:	9b08      	ldr	r3, [sp, #32]
 800e4e0:	9308      	str	r3, [sp, #32]
 800e4e2:	3b01      	subs	r3, #1
 800e4e4:	781a      	ldrb	r2, [r3, #0]
 800e4e6:	2a30      	cmp	r2, #48	; 0x30
 800e4e8:	d0fa      	beq.n	800e4e0 <_dtoa_r+0xbd0>
 800e4ea:	e6e6      	b.n	800e2ba <_dtoa_r+0x9aa>
 800e4ec:	9a06      	ldr	r2, [sp, #24]
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d193      	bne.n	800e41a <_dtoa_r+0xb0a>
 800e4f2:	9b03      	ldr	r3, [sp, #12]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	9303      	str	r3, [sp, #12]
 800e4f8:	2331      	movs	r3, #49	; 0x31
 800e4fa:	7013      	strb	r3, [r2, #0]
 800e4fc:	e6dd      	b.n	800e2ba <_dtoa_r+0x9aa>
 800e4fe:	4b09      	ldr	r3, [pc, #36]	; (800e524 <_dtoa_r+0xc14>)
 800e500:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e502:	9306      	str	r3, [sp, #24]
 800e504:	4b08      	ldr	r3, [pc, #32]	; (800e528 <_dtoa_r+0xc18>)
 800e506:	2a00      	cmp	r2, #0
 800e508:	d001      	beq.n	800e50e <_dtoa_r+0xbfe>
 800e50a:	f7ff fa49 	bl	800d9a0 <_dtoa_r+0x90>
 800e50e:	f7ff fa49 	bl	800d9a4 <_dtoa_r+0x94>
 800e512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e514:	2b00      	cmp	r3, #0
 800e516:	dcb6      	bgt.n	800e486 <_dtoa_r+0xb76>
 800e518:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e51a:	2b02      	cmp	r3, #2
 800e51c:	dd00      	ble.n	800e520 <_dtoa_r+0xc10>
 800e51e:	e6b6      	b.n	800e28e <_dtoa_r+0x97e>
 800e520:	e7b1      	b.n	800e486 <_dtoa_r+0xb76>
 800e522:	46c0      	nop			; (mov r8, r8)
 800e524:	08010d3a 	.word	0x08010d3a
 800e528:	08010d42 	.word	0x08010d42

0800e52c <_free_r>:
 800e52c:	b570      	push	{r4, r5, r6, lr}
 800e52e:	0005      	movs	r5, r0
 800e530:	2900      	cmp	r1, #0
 800e532:	d010      	beq.n	800e556 <_free_r+0x2a>
 800e534:	1f0c      	subs	r4, r1, #4
 800e536:	6823      	ldr	r3, [r4, #0]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	da00      	bge.n	800e53e <_free_r+0x12>
 800e53c:	18e4      	adds	r4, r4, r3
 800e53e:	0028      	movs	r0, r5
 800e540:	f7fd fb04 	bl	800bb4c <__malloc_lock>
 800e544:	4a1d      	ldr	r2, [pc, #116]	; (800e5bc <_free_r+0x90>)
 800e546:	6813      	ldr	r3, [r2, #0]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d105      	bne.n	800e558 <_free_r+0x2c>
 800e54c:	6063      	str	r3, [r4, #4]
 800e54e:	6014      	str	r4, [r2, #0]
 800e550:	0028      	movs	r0, r5
 800e552:	f7fd fb03 	bl	800bb5c <__malloc_unlock>
 800e556:	bd70      	pop	{r4, r5, r6, pc}
 800e558:	42a3      	cmp	r3, r4
 800e55a:	d908      	bls.n	800e56e <_free_r+0x42>
 800e55c:	6820      	ldr	r0, [r4, #0]
 800e55e:	1821      	adds	r1, r4, r0
 800e560:	428b      	cmp	r3, r1
 800e562:	d1f3      	bne.n	800e54c <_free_r+0x20>
 800e564:	6819      	ldr	r1, [r3, #0]
 800e566:	685b      	ldr	r3, [r3, #4]
 800e568:	1809      	adds	r1, r1, r0
 800e56a:	6021      	str	r1, [r4, #0]
 800e56c:	e7ee      	b.n	800e54c <_free_r+0x20>
 800e56e:	001a      	movs	r2, r3
 800e570:	685b      	ldr	r3, [r3, #4]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d001      	beq.n	800e57a <_free_r+0x4e>
 800e576:	42a3      	cmp	r3, r4
 800e578:	d9f9      	bls.n	800e56e <_free_r+0x42>
 800e57a:	6811      	ldr	r1, [r2, #0]
 800e57c:	1850      	adds	r0, r2, r1
 800e57e:	42a0      	cmp	r0, r4
 800e580:	d10b      	bne.n	800e59a <_free_r+0x6e>
 800e582:	6820      	ldr	r0, [r4, #0]
 800e584:	1809      	adds	r1, r1, r0
 800e586:	1850      	adds	r0, r2, r1
 800e588:	6011      	str	r1, [r2, #0]
 800e58a:	4283      	cmp	r3, r0
 800e58c:	d1e0      	bne.n	800e550 <_free_r+0x24>
 800e58e:	6818      	ldr	r0, [r3, #0]
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	1841      	adds	r1, r0, r1
 800e594:	6011      	str	r1, [r2, #0]
 800e596:	6053      	str	r3, [r2, #4]
 800e598:	e7da      	b.n	800e550 <_free_r+0x24>
 800e59a:	42a0      	cmp	r0, r4
 800e59c:	d902      	bls.n	800e5a4 <_free_r+0x78>
 800e59e:	230c      	movs	r3, #12
 800e5a0:	602b      	str	r3, [r5, #0]
 800e5a2:	e7d5      	b.n	800e550 <_free_r+0x24>
 800e5a4:	6820      	ldr	r0, [r4, #0]
 800e5a6:	1821      	adds	r1, r4, r0
 800e5a8:	428b      	cmp	r3, r1
 800e5aa:	d103      	bne.n	800e5b4 <_free_r+0x88>
 800e5ac:	6819      	ldr	r1, [r3, #0]
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	1809      	adds	r1, r1, r0
 800e5b2:	6021      	str	r1, [r4, #0]
 800e5b4:	6063      	str	r3, [r4, #4]
 800e5b6:	6054      	str	r4, [r2, #4]
 800e5b8:	e7ca      	b.n	800e550 <_free_r+0x24>
 800e5ba:	46c0      	nop			; (mov r8, r8)
 800e5bc:	20002760 	.word	0x20002760

0800e5c0 <rshift>:
 800e5c0:	0002      	movs	r2, r0
 800e5c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5c4:	6904      	ldr	r4, [r0, #16]
 800e5c6:	114b      	asrs	r3, r1, #5
 800e5c8:	b085      	sub	sp, #20
 800e5ca:	3214      	adds	r2, #20
 800e5cc:	9302      	str	r3, [sp, #8]
 800e5ce:	114d      	asrs	r5, r1, #5
 800e5d0:	0013      	movs	r3, r2
 800e5d2:	42ac      	cmp	r4, r5
 800e5d4:	dd32      	ble.n	800e63c <rshift+0x7c>
 800e5d6:	261f      	movs	r6, #31
 800e5d8:	000f      	movs	r7, r1
 800e5da:	114b      	asrs	r3, r1, #5
 800e5dc:	009b      	lsls	r3, r3, #2
 800e5de:	00a5      	lsls	r5, r4, #2
 800e5e0:	18d3      	adds	r3, r2, r3
 800e5e2:	4037      	ands	r7, r6
 800e5e4:	1955      	adds	r5, r2, r5
 800e5e6:	9300      	str	r3, [sp, #0]
 800e5e8:	9701      	str	r7, [sp, #4]
 800e5ea:	4231      	tst	r1, r6
 800e5ec:	d10d      	bne.n	800e60a <rshift+0x4a>
 800e5ee:	0016      	movs	r6, r2
 800e5f0:	0019      	movs	r1, r3
 800e5f2:	428d      	cmp	r5, r1
 800e5f4:	d836      	bhi.n	800e664 <rshift+0xa4>
 800e5f6:	9900      	ldr	r1, [sp, #0]
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	3903      	subs	r1, #3
 800e5fc:	428d      	cmp	r5, r1
 800e5fe:	d302      	bcc.n	800e606 <rshift+0x46>
 800e600:	9b02      	ldr	r3, [sp, #8]
 800e602:	1ae4      	subs	r4, r4, r3
 800e604:	00a3      	lsls	r3, r4, #2
 800e606:	18d3      	adds	r3, r2, r3
 800e608:	e018      	b.n	800e63c <rshift+0x7c>
 800e60a:	2120      	movs	r1, #32
 800e60c:	9e01      	ldr	r6, [sp, #4]
 800e60e:	9f01      	ldr	r7, [sp, #4]
 800e610:	1b89      	subs	r1, r1, r6
 800e612:	9e00      	ldr	r6, [sp, #0]
 800e614:	9103      	str	r1, [sp, #12]
 800e616:	ce02      	ldmia	r6!, {r1}
 800e618:	4694      	mov	ip, r2
 800e61a:	40f9      	lsrs	r1, r7
 800e61c:	42b5      	cmp	r5, r6
 800e61e:	d816      	bhi.n	800e64e <rshift+0x8e>
 800e620:	9e00      	ldr	r6, [sp, #0]
 800e622:	2300      	movs	r3, #0
 800e624:	3601      	adds	r6, #1
 800e626:	42b5      	cmp	r5, r6
 800e628:	d303      	bcc.n	800e632 <rshift+0x72>
 800e62a:	9b02      	ldr	r3, [sp, #8]
 800e62c:	1ae3      	subs	r3, r4, r3
 800e62e:	009b      	lsls	r3, r3, #2
 800e630:	3b04      	subs	r3, #4
 800e632:	18d3      	adds	r3, r2, r3
 800e634:	6019      	str	r1, [r3, #0]
 800e636:	2900      	cmp	r1, #0
 800e638:	d000      	beq.n	800e63c <rshift+0x7c>
 800e63a:	3304      	adds	r3, #4
 800e63c:	1a99      	subs	r1, r3, r2
 800e63e:	1089      	asrs	r1, r1, #2
 800e640:	6101      	str	r1, [r0, #16]
 800e642:	4293      	cmp	r3, r2
 800e644:	d101      	bne.n	800e64a <rshift+0x8a>
 800e646:	2300      	movs	r3, #0
 800e648:	6143      	str	r3, [r0, #20]
 800e64a:	b005      	add	sp, #20
 800e64c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e64e:	6837      	ldr	r7, [r6, #0]
 800e650:	9b03      	ldr	r3, [sp, #12]
 800e652:	409f      	lsls	r7, r3
 800e654:	430f      	orrs	r7, r1
 800e656:	4661      	mov	r1, ip
 800e658:	c180      	stmia	r1!, {r7}
 800e65a:	468c      	mov	ip, r1
 800e65c:	9b01      	ldr	r3, [sp, #4]
 800e65e:	ce02      	ldmia	r6!, {r1}
 800e660:	40d9      	lsrs	r1, r3
 800e662:	e7db      	b.n	800e61c <rshift+0x5c>
 800e664:	c980      	ldmia	r1!, {r7}
 800e666:	c680      	stmia	r6!, {r7}
 800e668:	e7c3      	b.n	800e5f2 <rshift+0x32>

0800e66a <__hexdig_fun>:
 800e66a:	0002      	movs	r2, r0
 800e66c:	3a30      	subs	r2, #48	; 0x30
 800e66e:	0003      	movs	r3, r0
 800e670:	2a09      	cmp	r2, #9
 800e672:	d802      	bhi.n	800e67a <__hexdig_fun+0x10>
 800e674:	3b20      	subs	r3, #32
 800e676:	b2d8      	uxtb	r0, r3
 800e678:	4770      	bx	lr
 800e67a:	0002      	movs	r2, r0
 800e67c:	3a61      	subs	r2, #97	; 0x61
 800e67e:	2a05      	cmp	r2, #5
 800e680:	d801      	bhi.n	800e686 <__hexdig_fun+0x1c>
 800e682:	3b47      	subs	r3, #71	; 0x47
 800e684:	e7f7      	b.n	800e676 <__hexdig_fun+0xc>
 800e686:	001a      	movs	r2, r3
 800e688:	3a41      	subs	r2, #65	; 0x41
 800e68a:	2000      	movs	r0, #0
 800e68c:	2a05      	cmp	r2, #5
 800e68e:	d8f3      	bhi.n	800e678 <__hexdig_fun+0xe>
 800e690:	3b27      	subs	r3, #39	; 0x27
 800e692:	e7f0      	b.n	800e676 <__hexdig_fun+0xc>

0800e694 <__gethex>:
 800e694:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e696:	b089      	sub	sp, #36	; 0x24
 800e698:	9307      	str	r3, [sp, #28]
 800e69a:	2302      	movs	r3, #2
 800e69c:	9201      	str	r2, [sp, #4]
 800e69e:	680a      	ldr	r2, [r1, #0]
 800e6a0:	425b      	negs	r3, r3
 800e6a2:	9003      	str	r0, [sp, #12]
 800e6a4:	9106      	str	r1, [sp, #24]
 800e6a6:	1c96      	adds	r6, r2, #2
 800e6a8:	1a9b      	subs	r3, r3, r2
 800e6aa:	199a      	adds	r2, r3, r6
 800e6ac:	9600      	str	r6, [sp, #0]
 800e6ae:	9205      	str	r2, [sp, #20]
 800e6b0:	9a00      	ldr	r2, [sp, #0]
 800e6b2:	3601      	adds	r6, #1
 800e6b4:	7810      	ldrb	r0, [r2, #0]
 800e6b6:	2830      	cmp	r0, #48	; 0x30
 800e6b8:	d0f7      	beq.n	800e6aa <__gethex+0x16>
 800e6ba:	f7ff ffd6 	bl	800e66a <__hexdig_fun>
 800e6be:	2300      	movs	r3, #0
 800e6c0:	001d      	movs	r5, r3
 800e6c2:	9302      	str	r3, [sp, #8]
 800e6c4:	4298      	cmp	r0, r3
 800e6c6:	d11d      	bne.n	800e704 <__gethex+0x70>
 800e6c8:	2201      	movs	r2, #1
 800e6ca:	49a6      	ldr	r1, [pc, #664]	; (800e964 <__gethex+0x2d0>)
 800e6cc:	9800      	ldr	r0, [sp, #0]
 800e6ce:	f7fe ff1d 	bl	800d50c <strncmp>
 800e6d2:	0007      	movs	r7, r0
 800e6d4:	42a8      	cmp	r0, r5
 800e6d6:	d169      	bne.n	800e7ac <__gethex+0x118>
 800e6d8:	9b00      	ldr	r3, [sp, #0]
 800e6da:	0034      	movs	r4, r6
 800e6dc:	7858      	ldrb	r0, [r3, #1]
 800e6de:	f7ff ffc4 	bl	800e66a <__hexdig_fun>
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	9302      	str	r3, [sp, #8]
 800e6e6:	42a8      	cmp	r0, r5
 800e6e8:	d02f      	beq.n	800e74a <__gethex+0xb6>
 800e6ea:	9600      	str	r6, [sp, #0]
 800e6ec:	9b00      	ldr	r3, [sp, #0]
 800e6ee:	7818      	ldrb	r0, [r3, #0]
 800e6f0:	2830      	cmp	r0, #48	; 0x30
 800e6f2:	d009      	beq.n	800e708 <__gethex+0x74>
 800e6f4:	f7ff ffb9 	bl	800e66a <__hexdig_fun>
 800e6f8:	4242      	negs	r2, r0
 800e6fa:	4142      	adcs	r2, r0
 800e6fc:	2301      	movs	r3, #1
 800e6fe:	0035      	movs	r5, r6
 800e700:	9202      	str	r2, [sp, #8]
 800e702:	9305      	str	r3, [sp, #20]
 800e704:	9c00      	ldr	r4, [sp, #0]
 800e706:	e004      	b.n	800e712 <__gethex+0x7e>
 800e708:	9b00      	ldr	r3, [sp, #0]
 800e70a:	3301      	adds	r3, #1
 800e70c:	9300      	str	r3, [sp, #0]
 800e70e:	e7ed      	b.n	800e6ec <__gethex+0x58>
 800e710:	3401      	adds	r4, #1
 800e712:	7820      	ldrb	r0, [r4, #0]
 800e714:	f7ff ffa9 	bl	800e66a <__hexdig_fun>
 800e718:	1e07      	subs	r7, r0, #0
 800e71a:	d1f9      	bne.n	800e710 <__gethex+0x7c>
 800e71c:	2201      	movs	r2, #1
 800e71e:	0020      	movs	r0, r4
 800e720:	4990      	ldr	r1, [pc, #576]	; (800e964 <__gethex+0x2d0>)
 800e722:	f7fe fef3 	bl	800d50c <strncmp>
 800e726:	2800      	cmp	r0, #0
 800e728:	d10d      	bne.n	800e746 <__gethex+0xb2>
 800e72a:	2d00      	cmp	r5, #0
 800e72c:	d106      	bne.n	800e73c <__gethex+0xa8>
 800e72e:	3401      	adds	r4, #1
 800e730:	0025      	movs	r5, r4
 800e732:	7820      	ldrb	r0, [r4, #0]
 800e734:	f7ff ff99 	bl	800e66a <__hexdig_fun>
 800e738:	2800      	cmp	r0, #0
 800e73a:	d102      	bne.n	800e742 <__gethex+0xae>
 800e73c:	1b2d      	subs	r5, r5, r4
 800e73e:	00af      	lsls	r7, r5, #2
 800e740:	e003      	b.n	800e74a <__gethex+0xb6>
 800e742:	3401      	adds	r4, #1
 800e744:	e7f5      	b.n	800e732 <__gethex+0x9e>
 800e746:	2d00      	cmp	r5, #0
 800e748:	d1f8      	bne.n	800e73c <__gethex+0xa8>
 800e74a:	2220      	movs	r2, #32
 800e74c:	7823      	ldrb	r3, [r4, #0]
 800e74e:	0026      	movs	r6, r4
 800e750:	4393      	bics	r3, r2
 800e752:	2b50      	cmp	r3, #80	; 0x50
 800e754:	d11d      	bne.n	800e792 <__gethex+0xfe>
 800e756:	7863      	ldrb	r3, [r4, #1]
 800e758:	2b2b      	cmp	r3, #43	; 0x2b
 800e75a:	d02c      	beq.n	800e7b6 <__gethex+0x122>
 800e75c:	2b2d      	cmp	r3, #45	; 0x2d
 800e75e:	d02e      	beq.n	800e7be <__gethex+0x12a>
 800e760:	2300      	movs	r3, #0
 800e762:	1c66      	adds	r6, r4, #1
 800e764:	9304      	str	r3, [sp, #16]
 800e766:	7830      	ldrb	r0, [r6, #0]
 800e768:	f7ff ff7f 	bl	800e66a <__hexdig_fun>
 800e76c:	1e43      	subs	r3, r0, #1
 800e76e:	b2db      	uxtb	r3, r3
 800e770:	2b18      	cmp	r3, #24
 800e772:	d82b      	bhi.n	800e7cc <__gethex+0x138>
 800e774:	3810      	subs	r0, #16
 800e776:	0005      	movs	r5, r0
 800e778:	7870      	ldrb	r0, [r6, #1]
 800e77a:	f7ff ff76 	bl	800e66a <__hexdig_fun>
 800e77e:	1e43      	subs	r3, r0, #1
 800e780:	b2db      	uxtb	r3, r3
 800e782:	3601      	adds	r6, #1
 800e784:	2b18      	cmp	r3, #24
 800e786:	d91c      	bls.n	800e7c2 <__gethex+0x12e>
 800e788:	9b04      	ldr	r3, [sp, #16]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d000      	beq.n	800e790 <__gethex+0xfc>
 800e78e:	426d      	negs	r5, r5
 800e790:	197f      	adds	r7, r7, r5
 800e792:	9b06      	ldr	r3, [sp, #24]
 800e794:	601e      	str	r6, [r3, #0]
 800e796:	9b02      	ldr	r3, [sp, #8]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d019      	beq.n	800e7d0 <__gethex+0x13c>
 800e79c:	2600      	movs	r6, #0
 800e79e:	9b05      	ldr	r3, [sp, #20]
 800e7a0:	42b3      	cmp	r3, r6
 800e7a2:	d100      	bne.n	800e7a6 <__gethex+0x112>
 800e7a4:	3606      	adds	r6, #6
 800e7a6:	0030      	movs	r0, r6
 800e7a8:	b009      	add	sp, #36	; 0x24
 800e7aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7ac:	2301      	movs	r3, #1
 800e7ae:	2700      	movs	r7, #0
 800e7b0:	9c00      	ldr	r4, [sp, #0]
 800e7b2:	9302      	str	r3, [sp, #8]
 800e7b4:	e7c9      	b.n	800e74a <__gethex+0xb6>
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	9304      	str	r3, [sp, #16]
 800e7ba:	1ca6      	adds	r6, r4, #2
 800e7bc:	e7d3      	b.n	800e766 <__gethex+0xd2>
 800e7be:	2301      	movs	r3, #1
 800e7c0:	e7fa      	b.n	800e7b8 <__gethex+0x124>
 800e7c2:	230a      	movs	r3, #10
 800e7c4:	435d      	muls	r5, r3
 800e7c6:	182d      	adds	r5, r5, r0
 800e7c8:	3d10      	subs	r5, #16
 800e7ca:	e7d5      	b.n	800e778 <__gethex+0xe4>
 800e7cc:	0026      	movs	r6, r4
 800e7ce:	e7e0      	b.n	800e792 <__gethex+0xfe>
 800e7d0:	9b00      	ldr	r3, [sp, #0]
 800e7d2:	9902      	ldr	r1, [sp, #8]
 800e7d4:	1ae3      	subs	r3, r4, r3
 800e7d6:	3b01      	subs	r3, #1
 800e7d8:	2b07      	cmp	r3, #7
 800e7da:	dc0a      	bgt.n	800e7f2 <__gethex+0x15e>
 800e7dc:	9803      	ldr	r0, [sp, #12]
 800e7de:	f000 fa5d 	bl	800ec9c <_Balloc>
 800e7e2:	1e05      	subs	r5, r0, #0
 800e7e4:	d108      	bne.n	800e7f8 <__gethex+0x164>
 800e7e6:	002a      	movs	r2, r5
 800e7e8:	21e4      	movs	r1, #228	; 0xe4
 800e7ea:	4b5f      	ldr	r3, [pc, #380]	; (800e968 <__gethex+0x2d4>)
 800e7ec:	485f      	ldr	r0, [pc, #380]	; (800e96c <__gethex+0x2d8>)
 800e7ee:	f7fe ffe1 	bl	800d7b4 <__assert_func>
 800e7f2:	3101      	adds	r1, #1
 800e7f4:	105b      	asrs	r3, r3, #1
 800e7f6:	e7ef      	b.n	800e7d8 <__gethex+0x144>
 800e7f8:	0003      	movs	r3, r0
 800e7fa:	3314      	adds	r3, #20
 800e7fc:	9302      	str	r3, [sp, #8]
 800e7fe:	9305      	str	r3, [sp, #20]
 800e800:	2300      	movs	r3, #0
 800e802:	001e      	movs	r6, r3
 800e804:	9304      	str	r3, [sp, #16]
 800e806:	9b00      	ldr	r3, [sp, #0]
 800e808:	42a3      	cmp	r3, r4
 800e80a:	d33f      	bcc.n	800e88c <__gethex+0x1f8>
 800e80c:	9c05      	ldr	r4, [sp, #20]
 800e80e:	9b02      	ldr	r3, [sp, #8]
 800e810:	c440      	stmia	r4!, {r6}
 800e812:	1ae4      	subs	r4, r4, r3
 800e814:	10a4      	asrs	r4, r4, #2
 800e816:	0030      	movs	r0, r6
 800e818:	612c      	str	r4, [r5, #16]
 800e81a:	f000 fb37 	bl	800ee8c <__hi0bits>
 800e81e:	9b01      	ldr	r3, [sp, #4]
 800e820:	0164      	lsls	r4, r4, #5
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	1a26      	subs	r6, r4, r0
 800e826:	9300      	str	r3, [sp, #0]
 800e828:	429e      	cmp	r6, r3
 800e82a:	dd51      	ble.n	800e8d0 <__gethex+0x23c>
 800e82c:	1af6      	subs	r6, r6, r3
 800e82e:	0031      	movs	r1, r6
 800e830:	0028      	movs	r0, r5
 800e832:	f000 fecb 	bl	800f5cc <__any_on>
 800e836:	1e04      	subs	r4, r0, #0
 800e838:	d016      	beq.n	800e868 <__gethex+0x1d4>
 800e83a:	2401      	movs	r4, #1
 800e83c:	231f      	movs	r3, #31
 800e83e:	0020      	movs	r0, r4
 800e840:	1e72      	subs	r2, r6, #1
 800e842:	4013      	ands	r3, r2
 800e844:	4098      	lsls	r0, r3
 800e846:	0003      	movs	r3, r0
 800e848:	1151      	asrs	r1, r2, #5
 800e84a:	9802      	ldr	r0, [sp, #8]
 800e84c:	0089      	lsls	r1, r1, #2
 800e84e:	5809      	ldr	r1, [r1, r0]
 800e850:	4219      	tst	r1, r3
 800e852:	d009      	beq.n	800e868 <__gethex+0x1d4>
 800e854:	42a2      	cmp	r2, r4
 800e856:	dd06      	ble.n	800e866 <__gethex+0x1d2>
 800e858:	0028      	movs	r0, r5
 800e85a:	1eb1      	subs	r1, r6, #2
 800e85c:	f000 feb6 	bl	800f5cc <__any_on>
 800e860:	3402      	adds	r4, #2
 800e862:	2800      	cmp	r0, #0
 800e864:	d100      	bne.n	800e868 <__gethex+0x1d4>
 800e866:	2402      	movs	r4, #2
 800e868:	0031      	movs	r1, r6
 800e86a:	0028      	movs	r0, r5
 800e86c:	f7ff fea8 	bl	800e5c0 <rshift>
 800e870:	19bf      	adds	r7, r7, r6
 800e872:	9b01      	ldr	r3, [sp, #4]
 800e874:	689b      	ldr	r3, [r3, #8]
 800e876:	42bb      	cmp	r3, r7
 800e878:	da3a      	bge.n	800e8f0 <__gethex+0x25c>
 800e87a:	0029      	movs	r1, r5
 800e87c:	9803      	ldr	r0, [sp, #12]
 800e87e:	f000 fa51 	bl	800ed24 <_Bfree>
 800e882:	2300      	movs	r3, #0
 800e884:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e886:	26a3      	movs	r6, #163	; 0xa3
 800e888:	6013      	str	r3, [r2, #0]
 800e88a:	e78c      	b.n	800e7a6 <__gethex+0x112>
 800e88c:	3c01      	subs	r4, #1
 800e88e:	7823      	ldrb	r3, [r4, #0]
 800e890:	2b2e      	cmp	r3, #46	; 0x2e
 800e892:	d012      	beq.n	800e8ba <__gethex+0x226>
 800e894:	9b04      	ldr	r3, [sp, #16]
 800e896:	2b20      	cmp	r3, #32
 800e898:	d104      	bne.n	800e8a4 <__gethex+0x210>
 800e89a:	9b05      	ldr	r3, [sp, #20]
 800e89c:	c340      	stmia	r3!, {r6}
 800e89e:	2600      	movs	r6, #0
 800e8a0:	9305      	str	r3, [sp, #20]
 800e8a2:	9604      	str	r6, [sp, #16]
 800e8a4:	7820      	ldrb	r0, [r4, #0]
 800e8a6:	f7ff fee0 	bl	800e66a <__hexdig_fun>
 800e8aa:	230f      	movs	r3, #15
 800e8ac:	4018      	ands	r0, r3
 800e8ae:	9b04      	ldr	r3, [sp, #16]
 800e8b0:	4098      	lsls	r0, r3
 800e8b2:	3304      	adds	r3, #4
 800e8b4:	4306      	orrs	r6, r0
 800e8b6:	9304      	str	r3, [sp, #16]
 800e8b8:	e7a5      	b.n	800e806 <__gethex+0x172>
 800e8ba:	9b00      	ldr	r3, [sp, #0]
 800e8bc:	42a3      	cmp	r3, r4
 800e8be:	d8e9      	bhi.n	800e894 <__gethex+0x200>
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	0020      	movs	r0, r4
 800e8c4:	4927      	ldr	r1, [pc, #156]	; (800e964 <__gethex+0x2d0>)
 800e8c6:	f7fe fe21 	bl	800d50c <strncmp>
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	d1e2      	bne.n	800e894 <__gethex+0x200>
 800e8ce:	e79a      	b.n	800e806 <__gethex+0x172>
 800e8d0:	9b00      	ldr	r3, [sp, #0]
 800e8d2:	2400      	movs	r4, #0
 800e8d4:	429e      	cmp	r6, r3
 800e8d6:	dacc      	bge.n	800e872 <__gethex+0x1de>
 800e8d8:	1b9e      	subs	r6, r3, r6
 800e8da:	0029      	movs	r1, r5
 800e8dc:	0032      	movs	r2, r6
 800e8de:	9803      	ldr	r0, [sp, #12]
 800e8e0:	f000 fc40 	bl	800f164 <__lshift>
 800e8e4:	0003      	movs	r3, r0
 800e8e6:	3314      	adds	r3, #20
 800e8e8:	0005      	movs	r5, r0
 800e8ea:	1bbf      	subs	r7, r7, r6
 800e8ec:	9302      	str	r3, [sp, #8]
 800e8ee:	e7c0      	b.n	800e872 <__gethex+0x1de>
 800e8f0:	9b01      	ldr	r3, [sp, #4]
 800e8f2:	685e      	ldr	r6, [r3, #4]
 800e8f4:	42be      	cmp	r6, r7
 800e8f6:	dd70      	ble.n	800e9da <__gethex+0x346>
 800e8f8:	9b00      	ldr	r3, [sp, #0]
 800e8fa:	1bf6      	subs	r6, r6, r7
 800e8fc:	42b3      	cmp	r3, r6
 800e8fe:	dc37      	bgt.n	800e970 <__gethex+0x2dc>
 800e900:	9b01      	ldr	r3, [sp, #4]
 800e902:	68db      	ldr	r3, [r3, #12]
 800e904:	2b02      	cmp	r3, #2
 800e906:	d024      	beq.n	800e952 <__gethex+0x2be>
 800e908:	2b03      	cmp	r3, #3
 800e90a:	d026      	beq.n	800e95a <__gethex+0x2c6>
 800e90c:	2b01      	cmp	r3, #1
 800e90e:	d117      	bne.n	800e940 <__gethex+0x2ac>
 800e910:	9b00      	ldr	r3, [sp, #0]
 800e912:	42b3      	cmp	r3, r6
 800e914:	d114      	bne.n	800e940 <__gethex+0x2ac>
 800e916:	2b01      	cmp	r3, #1
 800e918:	d10b      	bne.n	800e932 <__gethex+0x29e>
 800e91a:	9b01      	ldr	r3, [sp, #4]
 800e91c:	9a07      	ldr	r2, [sp, #28]
 800e91e:	685b      	ldr	r3, [r3, #4]
 800e920:	2662      	movs	r6, #98	; 0x62
 800e922:	6013      	str	r3, [r2, #0]
 800e924:	2301      	movs	r3, #1
 800e926:	9a02      	ldr	r2, [sp, #8]
 800e928:	612b      	str	r3, [r5, #16]
 800e92a:	6013      	str	r3, [r2, #0]
 800e92c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e92e:	601d      	str	r5, [r3, #0]
 800e930:	e739      	b.n	800e7a6 <__gethex+0x112>
 800e932:	9900      	ldr	r1, [sp, #0]
 800e934:	0028      	movs	r0, r5
 800e936:	3901      	subs	r1, #1
 800e938:	f000 fe48 	bl	800f5cc <__any_on>
 800e93c:	2800      	cmp	r0, #0
 800e93e:	d1ec      	bne.n	800e91a <__gethex+0x286>
 800e940:	0029      	movs	r1, r5
 800e942:	9803      	ldr	r0, [sp, #12]
 800e944:	f000 f9ee 	bl	800ed24 <_Bfree>
 800e948:	2300      	movs	r3, #0
 800e94a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e94c:	2650      	movs	r6, #80	; 0x50
 800e94e:	6013      	str	r3, [r2, #0]
 800e950:	e729      	b.n	800e7a6 <__gethex+0x112>
 800e952:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e954:	2b00      	cmp	r3, #0
 800e956:	d1f3      	bne.n	800e940 <__gethex+0x2ac>
 800e958:	e7df      	b.n	800e91a <__gethex+0x286>
 800e95a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d1dc      	bne.n	800e91a <__gethex+0x286>
 800e960:	e7ee      	b.n	800e940 <__gethex+0x2ac>
 800e962:	46c0      	nop			; (mov r8, r8)
 800e964:	08010afc 	.word	0x08010afc
 800e968:	08010d9f 	.word	0x08010d9f
 800e96c:	08010db0 	.word	0x08010db0
 800e970:	1e77      	subs	r7, r6, #1
 800e972:	2c00      	cmp	r4, #0
 800e974:	d12f      	bne.n	800e9d6 <__gethex+0x342>
 800e976:	2f00      	cmp	r7, #0
 800e978:	d004      	beq.n	800e984 <__gethex+0x2f0>
 800e97a:	0039      	movs	r1, r7
 800e97c:	0028      	movs	r0, r5
 800e97e:	f000 fe25 	bl	800f5cc <__any_on>
 800e982:	0004      	movs	r4, r0
 800e984:	231f      	movs	r3, #31
 800e986:	117a      	asrs	r2, r7, #5
 800e988:	401f      	ands	r7, r3
 800e98a:	3b1e      	subs	r3, #30
 800e98c:	40bb      	lsls	r3, r7
 800e98e:	9902      	ldr	r1, [sp, #8]
 800e990:	0092      	lsls	r2, r2, #2
 800e992:	5852      	ldr	r2, [r2, r1]
 800e994:	421a      	tst	r2, r3
 800e996:	d001      	beq.n	800e99c <__gethex+0x308>
 800e998:	2302      	movs	r3, #2
 800e99a:	431c      	orrs	r4, r3
 800e99c:	9b00      	ldr	r3, [sp, #0]
 800e99e:	0031      	movs	r1, r6
 800e9a0:	1b9b      	subs	r3, r3, r6
 800e9a2:	2602      	movs	r6, #2
 800e9a4:	0028      	movs	r0, r5
 800e9a6:	9300      	str	r3, [sp, #0]
 800e9a8:	f7ff fe0a 	bl	800e5c0 <rshift>
 800e9ac:	9b01      	ldr	r3, [sp, #4]
 800e9ae:	685f      	ldr	r7, [r3, #4]
 800e9b0:	2c00      	cmp	r4, #0
 800e9b2:	d041      	beq.n	800ea38 <__gethex+0x3a4>
 800e9b4:	9b01      	ldr	r3, [sp, #4]
 800e9b6:	68db      	ldr	r3, [r3, #12]
 800e9b8:	2b02      	cmp	r3, #2
 800e9ba:	d010      	beq.n	800e9de <__gethex+0x34a>
 800e9bc:	2b03      	cmp	r3, #3
 800e9be:	d012      	beq.n	800e9e6 <__gethex+0x352>
 800e9c0:	2b01      	cmp	r3, #1
 800e9c2:	d106      	bne.n	800e9d2 <__gethex+0x33e>
 800e9c4:	07a2      	lsls	r2, r4, #30
 800e9c6:	d504      	bpl.n	800e9d2 <__gethex+0x33e>
 800e9c8:	9a02      	ldr	r2, [sp, #8]
 800e9ca:	6812      	ldr	r2, [r2, #0]
 800e9cc:	4314      	orrs	r4, r2
 800e9ce:	421c      	tst	r4, r3
 800e9d0:	d10c      	bne.n	800e9ec <__gethex+0x358>
 800e9d2:	2310      	movs	r3, #16
 800e9d4:	e02f      	b.n	800ea36 <__gethex+0x3a2>
 800e9d6:	2401      	movs	r4, #1
 800e9d8:	e7d4      	b.n	800e984 <__gethex+0x2f0>
 800e9da:	2601      	movs	r6, #1
 800e9dc:	e7e8      	b.n	800e9b0 <__gethex+0x31c>
 800e9de:	2301      	movs	r3, #1
 800e9e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e9e2:	1a9b      	subs	r3, r3, r2
 800e9e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e9e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d0f2      	beq.n	800e9d2 <__gethex+0x33e>
 800e9ec:	692b      	ldr	r3, [r5, #16]
 800e9ee:	2000      	movs	r0, #0
 800e9f0:	9302      	str	r3, [sp, #8]
 800e9f2:	009b      	lsls	r3, r3, #2
 800e9f4:	9304      	str	r3, [sp, #16]
 800e9f6:	002b      	movs	r3, r5
 800e9f8:	9a04      	ldr	r2, [sp, #16]
 800e9fa:	3314      	adds	r3, #20
 800e9fc:	1899      	adds	r1, r3, r2
 800e9fe:	681a      	ldr	r2, [r3, #0]
 800ea00:	1c54      	adds	r4, r2, #1
 800ea02:	d01e      	beq.n	800ea42 <__gethex+0x3ae>
 800ea04:	3201      	adds	r2, #1
 800ea06:	601a      	str	r2, [r3, #0]
 800ea08:	002b      	movs	r3, r5
 800ea0a:	3314      	adds	r3, #20
 800ea0c:	2e02      	cmp	r6, #2
 800ea0e:	d141      	bne.n	800ea94 <__gethex+0x400>
 800ea10:	9a01      	ldr	r2, [sp, #4]
 800ea12:	9900      	ldr	r1, [sp, #0]
 800ea14:	6812      	ldr	r2, [r2, #0]
 800ea16:	3a01      	subs	r2, #1
 800ea18:	428a      	cmp	r2, r1
 800ea1a:	d10b      	bne.n	800ea34 <__gethex+0x3a0>
 800ea1c:	221f      	movs	r2, #31
 800ea1e:	9800      	ldr	r0, [sp, #0]
 800ea20:	1149      	asrs	r1, r1, #5
 800ea22:	4002      	ands	r2, r0
 800ea24:	2001      	movs	r0, #1
 800ea26:	0004      	movs	r4, r0
 800ea28:	4094      	lsls	r4, r2
 800ea2a:	0089      	lsls	r1, r1, #2
 800ea2c:	58cb      	ldr	r3, [r1, r3]
 800ea2e:	4223      	tst	r3, r4
 800ea30:	d000      	beq.n	800ea34 <__gethex+0x3a0>
 800ea32:	2601      	movs	r6, #1
 800ea34:	2320      	movs	r3, #32
 800ea36:	431e      	orrs	r6, r3
 800ea38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea3a:	601d      	str	r5, [r3, #0]
 800ea3c:	9b07      	ldr	r3, [sp, #28]
 800ea3e:	601f      	str	r7, [r3, #0]
 800ea40:	e6b1      	b.n	800e7a6 <__gethex+0x112>
 800ea42:	c301      	stmia	r3!, {r0}
 800ea44:	4299      	cmp	r1, r3
 800ea46:	d8da      	bhi.n	800e9fe <__gethex+0x36a>
 800ea48:	68ab      	ldr	r3, [r5, #8]
 800ea4a:	9a02      	ldr	r2, [sp, #8]
 800ea4c:	429a      	cmp	r2, r3
 800ea4e:	db18      	blt.n	800ea82 <__gethex+0x3ee>
 800ea50:	6869      	ldr	r1, [r5, #4]
 800ea52:	9803      	ldr	r0, [sp, #12]
 800ea54:	3101      	adds	r1, #1
 800ea56:	f000 f921 	bl	800ec9c <_Balloc>
 800ea5a:	1e04      	subs	r4, r0, #0
 800ea5c:	d104      	bne.n	800ea68 <__gethex+0x3d4>
 800ea5e:	0022      	movs	r2, r4
 800ea60:	2184      	movs	r1, #132	; 0x84
 800ea62:	4b1c      	ldr	r3, [pc, #112]	; (800ead4 <__gethex+0x440>)
 800ea64:	481c      	ldr	r0, [pc, #112]	; (800ead8 <__gethex+0x444>)
 800ea66:	e6c2      	b.n	800e7ee <__gethex+0x15a>
 800ea68:	0029      	movs	r1, r5
 800ea6a:	692a      	ldr	r2, [r5, #16]
 800ea6c:	310c      	adds	r1, #12
 800ea6e:	3202      	adds	r2, #2
 800ea70:	0092      	lsls	r2, r2, #2
 800ea72:	300c      	adds	r0, #12
 800ea74:	f7fe fe8e 	bl	800d794 <memcpy>
 800ea78:	0029      	movs	r1, r5
 800ea7a:	9803      	ldr	r0, [sp, #12]
 800ea7c:	f000 f952 	bl	800ed24 <_Bfree>
 800ea80:	0025      	movs	r5, r4
 800ea82:	692b      	ldr	r3, [r5, #16]
 800ea84:	1c5a      	adds	r2, r3, #1
 800ea86:	612a      	str	r2, [r5, #16]
 800ea88:	2201      	movs	r2, #1
 800ea8a:	3304      	adds	r3, #4
 800ea8c:	009b      	lsls	r3, r3, #2
 800ea8e:	18eb      	adds	r3, r5, r3
 800ea90:	605a      	str	r2, [r3, #4]
 800ea92:	e7b9      	b.n	800ea08 <__gethex+0x374>
 800ea94:	692a      	ldr	r2, [r5, #16]
 800ea96:	9902      	ldr	r1, [sp, #8]
 800ea98:	428a      	cmp	r2, r1
 800ea9a:	dd09      	ble.n	800eab0 <__gethex+0x41c>
 800ea9c:	2101      	movs	r1, #1
 800ea9e:	0028      	movs	r0, r5
 800eaa0:	f7ff fd8e 	bl	800e5c0 <rshift>
 800eaa4:	9b01      	ldr	r3, [sp, #4]
 800eaa6:	3701      	adds	r7, #1
 800eaa8:	689b      	ldr	r3, [r3, #8]
 800eaaa:	42bb      	cmp	r3, r7
 800eaac:	dac1      	bge.n	800ea32 <__gethex+0x39e>
 800eaae:	e6e4      	b.n	800e87a <__gethex+0x1e6>
 800eab0:	221f      	movs	r2, #31
 800eab2:	9c00      	ldr	r4, [sp, #0]
 800eab4:	9900      	ldr	r1, [sp, #0]
 800eab6:	2601      	movs	r6, #1
 800eab8:	4014      	ands	r4, r2
 800eaba:	4211      	tst	r1, r2
 800eabc:	d0ba      	beq.n	800ea34 <__gethex+0x3a0>
 800eabe:	9a04      	ldr	r2, [sp, #16]
 800eac0:	189b      	adds	r3, r3, r2
 800eac2:	3b04      	subs	r3, #4
 800eac4:	6818      	ldr	r0, [r3, #0]
 800eac6:	f000 f9e1 	bl	800ee8c <__hi0bits>
 800eaca:	2320      	movs	r3, #32
 800eacc:	1b1b      	subs	r3, r3, r4
 800eace:	4298      	cmp	r0, r3
 800ead0:	dbe4      	blt.n	800ea9c <__gethex+0x408>
 800ead2:	e7af      	b.n	800ea34 <__gethex+0x3a0>
 800ead4:	08010d9f 	.word	0x08010d9f
 800ead8:	08010db0 	.word	0x08010db0

0800eadc <L_shift>:
 800eadc:	2308      	movs	r3, #8
 800eade:	b570      	push	{r4, r5, r6, lr}
 800eae0:	2520      	movs	r5, #32
 800eae2:	1a9a      	subs	r2, r3, r2
 800eae4:	0092      	lsls	r2, r2, #2
 800eae6:	1aad      	subs	r5, r5, r2
 800eae8:	6843      	ldr	r3, [r0, #4]
 800eaea:	6804      	ldr	r4, [r0, #0]
 800eaec:	001e      	movs	r6, r3
 800eaee:	40ae      	lsls	r6, r5
 800eaf0:	40d3      	lsrs	r3, r2
 800eaf2:	4334      	orrs	r4, r6
 800eaf4:	6004      	str	r4, [r0, #0]
 800eaf6:	6043      	str	r3, [r0, #4]
 800eaf8:	3004      	adds	r0, #4
 800eafa:	4288      	cmp	r0, r1
 800eafc:	d3f4      	bcc.n	800eae8 <L_shift+0xc>
 800eafe:	bd70      	pop	{r4, r5, r6, pc}

0800eb00 <__match>:
 800eb00:	b530      	push	{r4, r5, lr}
 800eb02:	6803      	ldr	r3, [r0, #0]
 800eb04:	780c      	ldrb	r4, [r1, #0]
 800eb06:	3301      	adds	r3, #1
 800eb08:	2c00      	cmp	r4, #0
 800eb0a:	d102      	bne.n	800eb12 <__match+0x12>
 800eb0c:	6003      	str	r3, [r0, #0]
 800eb0e:	2001      	movs	r0, #1
 800eb10:	bd30      	pop	{r4, r5, pc}
 800eb12:	781a      	ldrb	r2, [r3, #0]
 800eb14:	0015      	movs	r5, r2
 800eb16:	3d41      	subs	r5, #65	; 0x41
 800eb18:	2d19      	cmp	r5, #25
 800eb1a:	d800      	bhi.n	800eb1e <__match+0x1e>
 800eb1c:	3220      	adds	r2, #32
 800eb1e:	3101      	adds	r1, #1
 800eb20:	42a2      	cmp	r2, r4
 800eb22:	d0ef      	beq.n	800eb04 <__match+0x4>
 800eb24:	2000      	movs	r0, #0
 800eb26:	e7f3      	b.n	800eb10 <__match+0x10>

0800eb28 <__hexnan>:
 800eb28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb2a:	680b      	ldr	r3, [r1, #0]
 800eb2c:	b08b      	sub	sp, #44	; 0x2c
 800eb2e:	9201      	str	r2, [sp, #4]
 800eb30:	9901      	ldr	r1, [sp, #4]
 800eb32:	115a      	asrs	r2, r3, #5
 800eb34:	0092      	lsls	r2, r2, #2
 800eb36:	188a      	adds	r2, r1, r2
 800eb38:	9202      	str	r2, [sp, #8]
 800eb3a:	0019      	movs	r1, r3
 800eb3c:	221f      	movs	r2, #31
 800eb3e:	4011      	ands	r1, r2
 800eb40:	9008      	str	r0, [sp, #32]
 800eb42:	9106      	str	r1, [sp, #24]
 800eb44:	4213      	tst	r3, r2
 800eb46:	d002      	beq.n	800eb4e <__hexnan+0x26>
 800eb48:	9b02      	ldr	r3, [sp, #8]
 800eb4a:	3304      	adds	r3, #4
 800eb4c:	9302      	str	r3, [sp, #8]
 800eb4e:	9b02      	ldr	r3, [sp, #8]
 800eb50:	2500      	movs	r5, #0
 800eb52:	1f1f      	subs	r7, r3, #4
 800eb54:	003e      	movs	r6, r7
 800eb56:	003c      	movs	r4, r7
 800eb58:	9b08      	ldr	r3, [sp, #32]
 800eb5a:	603d      	str	r5, [r7, #0]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	9507      	str	r5, [sp, #28]
 800eb60:	9305      	str	r3, [sp, #20]
 800eb62:	9503      	str	r5, [sp, #12]
 800eb64:	9b05      	ldr	r3, [sp, #20]
 800eb66:	3301      	adds	r3, #1
 800eb68:	9309      	str	r3, [sp, #36]	; 0x24
 800eb6a:	9b05      	ldr	r3, [sp, #20]
 800eb6c:	785b      	ldrb	r3, [r3, #1]
 800eb6e:	9304      	str	r3, [sp, #16]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d028      	beq.n	800ebc6 <__hexnan+0x9e>
 800eb74:	9804      	ldr	r0, [sp, #16]
 800eb76:	f7ff fd78 	bl	800e66a <__hexdig_fun>
 800eb7a:	2800      	cmp	r0, #0
 800eb7c:	d154      	bne.n	800ec28 <__hexnan+0x100>
 800eb7e:	9b04      	ldr	r3, [sp, #16]
 800eb80:	2b20      	cmp	r3, #32
 800eb82:	d819      	bhi.n	800ebb8 <__hexnan+0x90>
 800eb84:	9b03      	ldr	r3, [sp, #12]
 800eb86:	9a07      	ldr	r2, [sp, #28]
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	dd12      	ble.n	800ebb2 <__hexnan+0x8a>
 800eb8c:	42b4      	cmp	r4, r6
 800eb8e:	d206      	bcs.n	800eb9e <__hexnan+0x76>
 800eb90:	2d07      	cmp	r5, #7
 800eb92:	dc04      	bgt.n	800eb9e <__hexnan+0x76>
 800eb94:	002a      	movs	r2, r5
 800eb96:	0031      	movs	r1, r6
 800eb98:	0020      	movs	r0, r4
 800eb9a:	f7ff ff9f 	bl	800eadc <L_shift>
 800eb9e:	9b01      	ldr	r3, [sp, #4]
 800eba0:	2508      	movs	r5, #8
 800eba2:	429c      	cmp	r4, r3
 800eba4:	d905      	bls.n	800ebb2 <__hexnan+0x8a>
 800eba6:	1f26      	subs	r6, r4, #4
 800eba8:	2500      	movs	r5, #0
 800ebaa:	0034      	movs	r4, r6
 800ebac:	9b03      	ldr	r3, [sp, #12]
 800ebae:	6035      	str	r5, [r6, #0]
 800ebb0:	9307      	str	r3, [sp, #28]
 800ebb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebb4:	9305      	str	r3, [sp, #20]
 800ebb6:	e7d5      	b.n	800eb64 <__hexnan+0x3c>
 800ebb8:	9b04      	ldr	r3, [sp, #16]
 800ebba:	2b29      	cmp	r3, #41	; 0x29
 800ebbc:	d159      	bne.n	800ec72 <__hexnan+0x14a>
 800ebbe:	9b05      	ldr	r3, [sp, #20]
 800ebc0:	9a08      	ldr	r2, [sp, #32]
 800ebc2:	3302      	adds	r3, #2
 800ebc4:	6013      	str	r3, [r2, #0]
 800ebc6:	9b03      	ldr	r3, [sp, #12]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d052      	beq.n	800ec72 <__hexnan+0x14a>
 800ebcc:	42b4      	cmp	r4, r6
 800ebce:	d206      	bcs.n	800ebde <__hexnan+0xb6>
 800ebd0:	2d07      	cmp	r5, #7
 800ebd2:	dc04      	bgt.n	800ebde <__hexnan+0xb6>
 800ebd4:	002a      	movs	r2, r5
 800ebd6:	0031      	movs	r1, r6
 800ebd8:	0020      	movs	r0, r4
 800ebda:	f7ff ff7f 	bl	800eadc <L_shift>
 800ebde:	9b01      	ldr	r3, [sp, #4]
 800ebe0:	429c      	cmp	r4, r3
 800ebe2:	d935      	bls.n	800ec50 <__hexnan+0x128>
 800ebe4:	001a      	movs	r2, r3
 800ebe6:	0023      	movs	r3, r4
 800ebe8:	cb02      	ldmia	r3!, {r1}
 800ebea:	c202      	stmia	r2!, {r1}
 800ebec:	429f      	cmp	r7, r3
 800ebee:	d2fb      	bcs.n	800ebe8 <__hexnan+0xc0>
 800ebf0:	9b02      	ldr	r3, [sp, #8]
 800ebf2:	1c62      	adds	r2, r4, #1
 800ebf4:	1ed9      	subs	r1, r3, #3
 800ebf6:	2304      	movs	r3, #4
 800ebf8:	4291      	cmp	r1, r2
 800ebfa:	d305      	bcc.n	800ec08 <__hexnan+0xe0>
 800ebfc:	9b02      	ldr	r3, [sp, #8]
 800ebfe:	3b04      	subs	r3, #4
 800ec00:	1b1b      	subs	r3, r3, r4
 800ec02:	089b      	lsrs	r3, r3, #2
 800ec04:	3301      	adds	r3, #1
 800ec06:	009b      	lsls	r3, r3, #2
 800ec08:	9a01      	ldr	r2, [sp, #4]
 800ec0a:	18d3      	adds	r3, r2, r3
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	c304      	stmia	r3!, {r2}
 800ec10:	429f      	cmp	r7, r3
 800ec12:	d2fc      	bcs.n	800ec0e <__hexnan+0xe6>
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d104      	bne.n	800ec24 <__hexnan+0xfc>
 800ec1a:	9b01      	ldr	r3, [sp, #4]
 800ec1c:	429f      	cmp	r7, r3
 800ec1e:	d126      	bne.n	800ec6e <__hexnan+0x146>
 800ec20:	2301      	movs	r3, #1
 800ec22:	603b      	str	r3, [r7, #0]
 800ec24:	2005      	movs	r0, #5
 800ec26:	e025      	b.n	800ec74 <__hexnan+0x14c>
 800ec28:	9b03      	ldr	r3, [sp, #12]
 800ec2a:	3501      	adds	r5, #1
 800ec2c:	3301      	adds	r3, #1
 800ec2e:	9303      	str	r3, [sp, #12]
 800ec30:	2d08      	cmp	r5, #8
 800ec32:	dd06      	ble.n	800ec42 <__hexnan+0x11a>
 800ec34:	9b01      	ldr	r3, [sp, #4]
 800ec36:	429c      	cmp	r4, r3
 800ec38:	d9bb      	bls.n	800ebb2 <__hexnan+0x8a>
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	2501      	movs	r5, #1
 800ec3e:	3c04      	subs	r4, #4
 800ec40:	6023      	str	r3, [r4, #0]
 800ec42:	220f      	movs	r2, #15
 800ec44:	6823      	ldr	r3, [r4, #0]
 800ec46:	4010      	ands	r0, r2
 800ec48:	011b      	lsls	r3, r3, #4
 800ec4a:	4303      	orrs	r3, r0
 800ec4c:	6023      	str	r3, [r4, #0]
 800ec4e:	e7b0      	b.n	800ebb2 <__hexnan+0x8a>
 800ec50:	9b06      	ldr	r3, [sp, #24]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d0de      	beq.n	800ec14 <__hexnan+0xec>
 800ec56:	2320      	movs	r3, #32
 800ec58:	9a06      	ldr	r2, [sp, #24]
 800ec5a:	9902      	ldr	r1, [sp, #8]
 800ec5c:	1a9b      	subs	r3, r3, r2
 800ec5e:	2201      	movs	r2, #1
 800ec60:	4252      	negs	r2, r2
 800ec62:	40da      	lsrs	r2, r3
 800ec64:	3904      	subs	r1, #4
 800ec66:	680b      	ldr	r3, [r1, #0]
 800ec68:	4013      	ands	r3, r2
 800ec6a:	600b      	str	r3, [r1, #0]
 800ec6c:	e7d2      	b.n	800ec14 <__hexnan+0xec>
 800ec6e:	3f04      	subs	r7, #4
 800ec70:	e7d0      	b.n	800ec14 <__hexnan+0xec>
 800ec72:	2004      	movs	r0, #4
 800ec74:	b00b      	add	sp, #44	; 0x2c
 800ec76:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ec78 <__ascii_mbtowc>:
 800ec78:	b082      	sub	sp, #8
 800ec7a:	2900      	cmp	r1, #0
 800ec7c:	d100      	bne.n	800ec80 <__ascii_mbtowc+0x8>
 800ec7e:	a901      	add	r1, sp, #4
 800ec80:	1e10      	subs	r0, r2, #0
 800ec82:	d006      	beq.n	800ec92 <__ascii_mbtowc+0x1a>
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d006      	beq.n	800ec96 <__ascii_mbtowc+0x1e>
 800ec88:	7813      	ldrb	r3, [r2, #0]
 800ec8a:	600b      	str	r3, [r1, #0]
 800ec8c:	7810      	ldrb	r0, [r2, #0]
 800ec8e:	1e43      	subs	r3, r0, #1
 800ec90:	4198      	sbcs	r0, r3
 800ec92:	b002      	add	sp, #8
 800ec94:	4770      	bx	lr
 800ec96:	2002      	movs	r0, #2
 800ec98:	4240      	negs	r0, r0
 800ec9a:	e7fa      	b.n	800ec92 <__ascii_mbtowc+0x1a>

0800ec9c <_Balloc>:
 800ec9c:	b570      	push	{r4, r5, r6, lr}
 800ec9e:	69c5      	ldr	r5, [r0, #28]
 800eca0:	0006      	movs	r6, r0
 800eca2:	000c      	movs	r4, r1
 800eca4:	2d00      	cmp	r5, #0
 800eca6:	d10e      	bne.n	800ecc6 <_Balloc+0x2a>
 800eca8:	2010      	movs	r0, #16
 800ecaa:	f7fc fe97 	bl	800b9dc <malloc>
 800ecae:	1e02      	subs	r2, r0, #0
 800ecb0:	61f0      	str	r0, [r6, #28]
 800ecb2:	d104      	bne.n	800ecbe <_Balloc+0x22>
 800ecb4:	216b      	movs	r1, #107	; 0x6b
 800ecb6:	4b19      	ldr	r3, [pc, #100]	; (800ed1c <_Balloc+0x80>)
 800ecb8:	4819      	ldr	r0, [pc, #100]	; (800ed20 <_Balloc+0x84>)
 800ecba:	f7fe fd7b 	bl	800d7b4 <__assert_func>
 800ecbe:	6045      	str	r5, [r0, #4]
 800ecc0:	6085      	str	r5, [r0, #8]
 800ecc2:	6005      	str	r5, [r0, #0]
 800ecc4:	60c5      	str	r5, [r0, #12]
 800ecc6:	69f5      	ldr	r5, [r6, #28]
 800ecc8:	68eb      	ldr	r3, [r5, #12]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d013      	beq.n	800ecf6 <_Balloc+0x5a>
 800ecce:	69f3      	ldr	r3, [r6, #28]
 800ecd0:	00a2      	lsls	r2, r4, #2
 800ecd2:	68db      	ldr	r3, [r3, #12]
 800ecd4:	189b      	adds	r3, r3, r2
 800ecd6:	6818      	ldr	r0, [r3, #0]
 800ecd8:	2800      	cmp	r0, #0
 800ecda:	d118      	bne.n	800ed0e <_Balloc+0x72>
 800ecdc:	2101      	movs	r1, #1
 800ecde:	000d      	movs	r5, r1
 800ece0:	40a5      	lsls	r5, r4
 800ece2:	1d6a      	adds	r2, r5, #5
 800ece4:	0030      	movs	r0, r6
 800ece6:	0092      	lsls	r2, r2, #2
 800ece8:	f001 f8d4 	bl	800fe94 <_calloc_r>
 800ecec:	2800      	cmp	r0, #0
 800ecee:	d00c      	beq.n	800ed0a <_Balloc+0x6e>
 800ecf0:	6044      	str	r4, [r0, #4]
 800ecf2:	6085      	str	r5, [r0, #8]
 800ecf4:	e00d      	b.n	800ed12 <_Balloc+0x76>
 800ecf6:	2221      	movs	r2, #33	; 0x21
 800ecf8:	2104      	movs	r1, #4
 800ecfa:	0030      	movs	r0, r6
 800ecfc:	f001 f8ca 	bl	800fe94 <_calloc_r>
 800ed00:	69f3      	ldr	r3, [r6, #28]
 800ed02:	60e8      	str	r0, [r5, #12]
 800ed04:	68db      	ldr	r3, [r3, #12]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d1e1      	bne.n	800ecce <_Balloc+0x32>
 800ed0a:	2000      	movs	r0, #0
 800ed0c:	bd70      	pop	{r4, r5, r6, pc}
 800ed0e:	6802      	ldr	r2, [r0, #0]
 800ed10:	601a      	str	r2, [r3, #0]
 800ed12:	2300      	movs	r3, #0
 800ed14:	6103      	str	r3, [r0, #16]
 800ed16:	60c3      	str	r3, [r0, #12]
 800ed18:	e7f8      	b.n	800ed0c <_Balloc+0x70>
 800ed1a:	46c0      	nop			; (mov r8, r8)
 800ed1c:	08010c85 	.word	0x08010c85
 800ed20:	08010e10 	.word	0x08010e10

0800ed24 <_Bfree>:
 800ed24:	b570      	push	{r4, r5, r6, lr}
 800ed26:	69c6      	ldr	r6, [r0, #28]
 800ed28:	0005      	movs	r5, r0
 800ed2a:	000c      	movs	r4, r1
 800ed2c:	2e00      	cmp	r6, #0
 800ed2e:	d10e      	bne.n	800ed4e <_Bfree+0x2a>
 800ed30:	2010      	movs	r0, #16
 800ed32:	f7fc fe53 	bl	800b9dc <malloc>
 800ed36:	1e02      	subs	r2, r0, #0
 800ed38:	61e8      	str	r0, [r5, #28]
 800ed3a:	d104      	bne.n	800ed46 <_Bfree+0x22>
 800ed3c:	218f      	movs	r1, #143	; 0x8f
 800ed3e:	4b09      	ldr	r3, [pc, #36]	; (800ed64 <_Bfree+0x40>)
 800ed40:	4809      	ldr	r0, [pc, #36]	; (800ed68 <_Bfree+0x44>)
 800ed42:	f7fe fd37 	bl	800d7b4 <__assert_func>
 800ed46:	6046      	str	r6, [r0, #4]
 800ed48:	6086      	str	r6, [r0, #8]
 800ed4a:	6006      	str	r6, [r0, #0]
 800ed4c:	60c6      	str	r6, [r0, #12]
 800ed4e:	2c00      	cmp	r4, #0
 800ed50:	d007      	beq.n	800ed62 <_Bfree+0x3e>
 800ed52:	69eb      	ldr	r3, [r5, #28]
 800ed54:	6862      	ldr	r2, [r4, #4]
 800ed56:	68db      	ldr	r3, [r3, #12]
 800ed58:	0092      	lsls	r2, r2, #2
 800ed5a:	189b      	adds	r3, r3, r2
 800ed5c:	681a      	ldr	r2, [r3, #0]
 800ed5e:	6022      	str	r2, [r4, #0]
 800ed60:	601c      	str	r4, [r3, #0]
 800ed62:	bd70      	pop	{r4, r5, r6, pc}
 800ed64:	08010c85 	.word	0x08010c85
 800ed68:	08010e10 	.word	0x08010e10

0800ed6c <__multadd>:
 800ed6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed6e:	000e      	movs	r6, r1
 800ed70:	9001      	str	r0, [sp, #4]
 800ed72:	000c      	movs	r4, r1
 800ed74:	001d      	movs	r5, r3
 800ed76:	2000      	movs	r0, #0
 800ed78:	690f      	ldr	r7, [r1, #16]
 800ed7a:	3614      	adds	r6, #20
 800ed7c:	6833      	ldr	r3, [r6, #0]
 800ed7e:	3001      	adds	r0, #1
 800ed80:	b299      	uxth	r1, r3
 800ed82:	4351      	muls	r1, r2
 800ed84:	0c1b      	lsrs	r3, r3, #16
 800ed86:	4353      	muls	r3, r2
 800ed88:	1949      	adds	r1, r1, r5
 800ed8a:	0c0d      	lsrs	r5, r1, #16
 800ed8c:	195b      	adds	r3, r3, r5
 800ed8e:	0c1d      	lsrs	r5, r3, #16
 800ed90:	b289      	uxth	r1, r1
 800ed92:	041b      	lsls	r3, r3, #16
 800ed94:	185b      	adds	r3, r3, r1
 800ed96:	c608      	stmia	r6!, {r3}
 800ed98:	4287      	cmp	r7, r0
 800ed9a:	dcef      	bgt.n	800ed7c <__multadd+0x10>
 800ed9c:	2d00      	cmp	r5, #0
 800ed9e:	d022      	beq.n	800ede6 <__multadd+0x7a>
 800eda0:	68a3      	ldr	r3, [r4, #8]
 800eda2:	42bb      	cmp	r3, r7
 800eda4:	dc19      	bgt.n	800edda <__multadd+0x6e>
 800eda6:	6861      	ldr	r1, [r4, #4]
 800eda8:	9801      	ldr	r0, [sp, #4]
 800edaa:	3101      	adds	r1, #1
 800edac:	f7ff ff76 	bl	800ec9c <_Balloc>
 800edb0:	1e06      	subs	r6, r0, #0
 800edb2:	d105      	bne.n	800edc0 <__multadd+0x54>
 800edb4:	0032      	movs	r2, r6
 800edb6:	21ba      	movs	r1, #186	; 0xba
 800edb8:	4b0c      	ldr	r3, [pc, #48]	; (800edec <__multadd+0x80>)
 800edba:	480d      	ldr	r0, [pc, #52]	; (800edf0 <__multadd+0x84>)
 800edbc:	f7fe fcfa 	bl	800d7b4 <__assert_func>
 800edc0:	0021      	movs	r1, r4
 800edc2:	6922      	ldr	r2, [r4, #16]
 800edc4:	310c      	adds	r1, #12
 800edc6:	3202      	adds	r2, #2
 800edc8:	0092      	lsls	r2, r2, #2
 800edca:	300c      	adds	r0, #12
 800edcc:	f7fe fce2 	bl	800d794 <memcpy>
 800edd0:	0021      	movs	r1, r4
 800edd2:	9801      	ldr	r0, [sp, #4]
 800edd4:	f7ff ffa6 	bl	800ed24 <_Bfree>
 800edd8:	0034      	movs	r4, r6
 800edda:	1d3b      	adds	r3, r7, #4
 800eddc:	009b      	lsls	r3, r3, #2
 800edde:	18e3      	adds	r3, r4, r3
 800ede0:	605d      	str	r5, [r3, #4]
 800ede2:	1c7b      	adds	r3, r7, #1
 800ede4:	6123      	str	r3, [r4, #16]
 800ede6:	0020      	movs	r0, r4
 800ede8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800edea:	46c0      	nop			; (mov r8, r8)
 800edec:	08010d9f 	.word	0x08010d9f
 800edf0:	08010e10 	.word	0x08010e10

0800edf4 <__s2b>:
 800edf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edf6:	0006      	movs	r6, r0
 800edf8:	0018      	movs	r0, r3
 800edfa:	000c      	movs	r4, r1
 800edfc:	3008      	adds	r0, #8
 800edfe:	2109      	movs	r1, #9
 800ee00:	9301      	str	r3, [sp, #4]
 800ee02:	0015      	movs	r5, r2
 800ee04:	f7f1 fa26 	bl	8000254 <__divsi3>
 800ee08:	2301      	movs	r3, #1
 800ee0a:	2100      	movs	r1, #0
 800ee0c:	4283      	cmp	r3, r0
 800ee0e:	db0a      	blt.n	800ee26 <__s2b+0x32>
 800ee10:	0030      	movs	r0, r6
 800ee12:	f7ff ff43 	bl	800ec9c <_Balloc>
 800ee16:	1e01      	subs	r1, r0, #0
 800ee18:	d108      	bne.n	800ee2c <__s2b+0x38>
 800ee1a:	000a      	movs	r2, r1
 800ee1c:	4b19      	ldr	r3, [pc, #100]	; (800ee84 <__s2b+0x90>)
 800ee1e:	481a      	ldr	r0, [pc, #104]	; (800ee88 <__s2b+0x94>)
 800ee20:	31d3      	adds	r1, #211	; 0xd3
 800ee22:	f7fe fcc7 	bl	800d7b4 <__assert_func>
 800ee26:	005b      	lsls	r3, r3, #1
 800ee28:	3101      	adds	r1, #1
 800ee2a:	e7ef      	b.n	800ee0c <__s2b+0x18>
 800ee2c:	9b08      	ldr	r3, [sp, #32]
 800ee2e:	6143      	str	r3, [r0, #20]
 800ee30:	2301      	movs	r3, #1
 800ee32:	6103      	str	r3, [r0, #16]
 800ee34:	2d09      	cmp	r5, #9
 800ee36:	dd18      	ble.n	800ee6a <__s2b+0x76>
 800ee38:	0023      	movs	r3, r4
 800ee3a:	3309      	adds	r3, #9
 800ee3c:	001f      	movs	r7, r3
 800ee3e:	9300      	str	r3, [sp, #0]
 800ee40:	1964      	adds	r4, r4, r5
 800ee42:	783b      	ldrb	r3, [r7, #0]
 800ee44:	220a      	movs	r2, #10
 800ee46:	0030      	movs	r0, r6
 800ee48:	3b30      	subs	r3, #48	; 0x30
 800ee4a:	f7ff ff8f 	bl	800ed6c <__multadd>
 800ee4e:	3701      	adds	r7, #1
 800ee50:	0001      	movs	r1, r0
 800ee52:	42a7      	cmp	r7, r4
 800ee54:	d1f5      	bne.n	800ee42 <__s2b+0x4e>
 800ee56:	002c      	movs	r4, r5
 800ee58:	9b00      	ldr	r3, [sp, #0]
 800ee5a:	3c08      	subs	r4, #8
 800ee5c:	191c      	adds	r4, r3, r4
 800ee5e:	002f      	movs	r7, r5
 800ee60:	9b01      	ldr	r3, [sp, #4]
 800ee62:	429f      	cmp	r7, r3
 800ee64:	db04      	blt.n	800ee70 <__s2b+0x7c>
 800ee66:	0008      	movs	r0, r1
 800ee68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee6a:	2509      	movs	r5, #9
 800ee6c:	340a      	adds	r4, #10
 800ee6e:	e7f6      	b.n	800ee5e <__s2b+0x6a>
 800ee70:	1b63      	subs	r3, r4, r5
 800ee72:	5ddb      	ldrb	r3, [r3, r7]
 800ee74:	220a      	movs	r2, #10
 800ee76:	0030      	movs	r0, r6
 800ee78:	3b30      	subs	r3, #48	; 0x30
 800ee7a:	f7ff ff77 	bl	800ed6c <__multadd>
 800ee7e:	3701      	adds	r7, #1
 800ee80:	0001      	movs	r1, r0
 800ee82:	e7ed      	b.n	800ee60 <__s2b+0x6c>
 800ee84:	08010d9f 	.word	0x08010d9f
 800ee88:	08010e10 	.word	0x08010e10

0800ee8c <__hi0bits>:
 800ee8c:	0003      	movs	r3, r0
 800ee8e:	0c02      	lsrs	r2, r0, #16
 800ee90:	2000      	movs	r0, #0
 800ee92:	4282      	cmp	r2, r0
 800ee94:	d101      	bne.n	800ee9a <__hi0bits+0xe>
 800ee96:	041b      	lsls	r3, r3, #16
 800ee98:	3010      	adds	r0, #16
 800ee9a:	0e1a      	lsrs	r2, r3, #24
 800ee9c:	d101      	bne.n	800eea2 <__hi0bits+0x16>
 800ee9e:	3008      	adds	r0, #8
 800eea0:	021b      	lsls	r3, r3, #8
 800eea2:	0f1a      	lsrs	r2, r3, #28
 800eea4:	d101      	bne.n	800eeaa <__hi0bits+0x1e>
 800eea6:	3004      	adds	r0, #4
 800eea8:	011b      	lsls	r3, r3, #4
 800eeaa:	0f9a      	lsrs	r2, r3, #30
 800eeac:	d101      	bne.n	800eeb2 <__hi0bits+0x26>
 800eeae:	3002      	adds	r0, #2
 800eeb0:	009b      	lsls	r3, r3, #2
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	db03      	blt.n	800eebe <__hi0bits+0x32>
 800eeb6:	3001      	adds	r0, #1
 800eeb8:	005b      	lsls	r3, r3, #1
 800eeba:	d400      	bmi.n	800eebe <__hi0bits+0x32>
 800eebc:	2020      	movs	r0, #32
 800eebe:	4770      	bx	lr

0800eec0 <__lo0bits>:
 800eec0:	6803      	ldr	r3, [r0, #0]
 800eec2:	0001      	movs	r1, r0
 800eec4:	2207      	movs	r2, #7
 800eec6:	0018      	movs	r0, r3
 800eec8:	4010      	ands	r0, r2
 800eeca:	4213      	tst	r3, r2
 800eecc:	d00d      	beq.n	800eeea <__lo0bits+0x2a>
 800eece:	3a06      	subs	r2, #6
 800eed0:	2000      	movs	r0, #0
 800eed2:	4213      	tst	r3, r2
 800eed4:	d105      	bne.n	800eee2 <__lo0bits+0x22>
 800eed6:	3002      	adds	r0, #2
 800eed8:	4203      	tst	r3, r0
 800eeda:	d003      	beq.n	800eee4 <__lo0bits+0x24>
 800eedc:	40d3      	lsrs	r3, r2
 800eede:	0010      	movs	r0, r2
 800eee0:	600b      	str	r3, [r1, #0]
 800eee2:	4770      	bx	lr
 800eee4:	089b      	lsrs	r3, r3, #2
 800eee6:	600b      	str	r3, [r1, #0]
 800eee8:	e7fb      	b.n	800eee2 <__lo0bits+0x22>
 800eeea:	b29a      	uxth	r2, r3
 800eeec:	2a00      	cmp	r2, #0
 800eeee:	d101      	bne.n	800eef4 <__lo0bits+0x34>
 800eef0:	2010      	movs	r0, #16
 800eef2:	0c1b      	lsrs	r3, r3, #16
 800eef4:	b2da      	uxtb	r2, r3
 800eef6:	2a00      	cmp	r2, #0
 800eef8:	d101      	bne.n	800eefe <__lo0bits+0x3e>
 800eefa:	3008      	adds	r0, #8
 800eefc:	0a1b      	lsrs	r3, r3, #8
 800eefe:	071a      	lsls	r2, r3, #28
 800ef00:	d101      	bne.n	800ef06 <__lo0bits+0x46>
 800ef02:	3004      	adds	r0, #4
 800ef04:	091b      	lsrs	r3, r3, #4
 800ef06:	079a      	lsls	r2, r3, #30
 800ef08:	d101      	bne.n	800ef0e <__lo0bits+0x4e>
 800ef0a:	3002      	adds	r0, #2
 800ef0c:	089b      	lsrs	r3, r3, #2
 800ef0e:	07da      	lsls	r2, r3, #31
 800ef10:	d4e9      	bmi.n	800eee6 <__lo0bits+0x26>
 800ef12:	3001      	adds	r0, #1
 800ef14:	085b      	lsrs	r3, r3, #1
 800ef16:	d1e6      	bne.n	800eee6 <__lo0bits+0x26>
 800ef18:	2020      	movs	r0, #32
 800ef1a:	e7e2      	b.n	800eee2 <__lo0bits+0x22>

0800ef1c <__i2b>:
 800ef1c:	b510      	push	{r4, lr}
 800ef1e:	000c      	movs	r4, r1
 800ef20:	2101      	movs	r1, #1
 800ef22:	f7ff febb 	bl	800ec9c <_Balloc>
 800ef26:	2800      	cmp	r0, #0
 800ef28:	d107      	bne.n	800ef3a <__i2b+0x1e>
 800ef2a:	2146      	movs	r1, #70	; 0x46
 800ef2c:	4c05      	ldr	r4, [pc, #20]	; (800ef44 <__i2b+0x28>)
 800ef2e:	0002      	movs	r2, r0
 800ef30:	4b05      	ldr	r3, [pc, #20]	; (800ef48 <__i2b+0x2c>)
 800ef32:	0020      	movs	r0, r4
 800ef34:	31ff      	adds	r1, #255	; 0xff
 800ef36:	f7fe fc3d 	bl	800d7b4 <__assert_func>
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	6144      	str	r4, [r0, #20]
 800ef3e:	6103      	str	r3, [r0, #16]
 800ef40:	bd10      	pop	{r4, pc}
 800ef42:	46c0      	nop			; (mov r8, r8)
 800ef44:	08010e10 	.word	0x08010e10
 800ef48:	08010d9f 	.word	0x08010d9f

0800ef4c <__multiply>:
 800ef4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef4e:	0015      	movs	r5, r2
 800ef50:	690a      	ldr	r2, [r1, #16]
 800ef52:	692b      	ldr	r3, [r5, #16]
 800ef54:	000c      	movs	r4, r1
 800ef56:	b08b      	sub	sp, #44	; 0x2c
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	da01      	bge.n	800ef60 <__multiply+0x14>
 800ef5c:	002c      	movs	r4, r5
 800ef5e:	000d      	movs	r5, r1
 800ef60:	6927      	ldr	r7, [r4, #16]
 800ef62:	692e      	ldr	r6, [r5, #16]
 800ef64:	6861      	ldr	r1, [r4, #4]
 800ef66:	19bb      	adds	r3, r7, r6
 800ef68:	9303      	str	r3, [sp, #12]
 800ef6a:	68a3      	ldr	r3, [r4, #8]
 800ef6c:	19ba      	adds	r2, r7, r6
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	da00      	bge.n	800ef74 <__multiply+0x28>
 800ef72:	3101      	adds	r1, #1
 800ef74:	f7ff fe92 	bl	800ec9c <_Balloc>
 800ef78:	9002      	str	r0, [sp, #8]
 800ef7a:	2800      	cmp	r0, #0
 800ef7c:	d106      	bne.n	800ef8c <__multiply+0x40>
 800ef7e:	21b1      	movs	r1, #177	; 0xb1
 800ef80:	4b48      	ldr	r3, [pc, #288]	; (800f0a4 <__multiply+0x158>)
 800ef82:	4849      	ldr	r0, [pc, #292]	; (800f0a8 <__multiply+0x15c>)
 800ef84:	9a02      	ldr	r2, [sp, #8]
 800ef86:	0049      	lsls	r1, r1, #1
 800ef88:	f7fe fc14 	bl	800d7b4 <__assert_func>
 800ef8c:	9b02      	ldr	r3, [sp, #8]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	3314      	adds	r3, #20
 800ef92:	469c      	mov	ip, r3
 800ef94:	19bb      	adds	r3, r7, r6
 800ef96:	009b      	lsls	r3, r3, #2
 800ef98:	4463      	add	r3, ip
 800ef9a:	9304      	str	r3, [sp, #16]
 800ef9c:	4663      	mov	r3, ip
 800ef9e:	9904      	ldr	r1, [sp, #16]
 800efa0:	428b      	cmp	r3, r1
 800efa2:	d32a      	bcc.n	800effa <__multiply+0xae>
 800efa4:	0023      	movs	r3, r4
 800efa6:	00bf      	lsls	r7, r7, #2
 800efa8:	3314      	adds	r3, #20
 800efaa:	3514      	adds	r5, #20
 800efac:	9308      	str	r3, [sp, #32]
 800efae:	00b6      	lsls	r6, r6, #2
 800efb0:	19db      	adds	r3, r3, r7
 800efb2:	9305      	str	r3, [sp, #20]
 800efb4:	19ab      	adds	r3, r5, r6
 800efb6:	9309      	str	r3, [sp, #36]	; 0x24
 800efb8:	2304      	movs	r3, #4
 800efba:	9306      	str	r3, [sp, #24]
 800efbc:	0023      	movs	r3, r4
 800efbe:	9a05      	ldr	r2, [sp, #20]
 800efc0:	3315      	adds	r3, #21
 800efc2:	9501      	str	r5, [sp, #4]
 800efc4:	429a      	cmp	r2, r3
 800efc6:	d305      	bcc.n	800efd4 <__multiply+0x88>
 800efc8:	1b13      	subs	r3, r2, r4
 800efca:	3b15      	subs	r3, #21
 800efcc:	089b      	lsrs	r3, r3, #2
 800efce:	3301      	adds	r3, #1
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	9306      	str	r3, [sp, #24]
 800efd4:	9b01      	ldr	r3, [sp, #4]
 800efd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800efd8:	4293      	cmp	r3, r2
 800efda:	d310      	bcc.n	800effe <__multiply+0xb2>
 800efdc:	9b03      	ldr	r3, [sp, #12]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	dd05      	ble.n	800efee <__multiply+0xa2>
 800efe2:	9b04      	ldr	r3, [sp, #16]
 800efe4:	3b04      	subs	r3, #4
 800efe6:	9304      	str	r3, [sp, #16]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d056      	beq.n	800f09c <__multiply+0x150>
 800efee:	9b02      	ldr	r3, [sp, #8]
 800eff0:	9a03      	ldr	r2, [sp, #12]
 800eff2:	0018      	movs	r0, r3
 800eff4:	611a      	str	r2, [r3, #16]
 800eff6:	b00b      	add	sp, #44	; 0x2c
 800eff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800effa:	c304      	stmia	r3!, {r2}
 800effc:	e7cf      	b.n	800ef9e <__multiply+0x52>
 800effe:	9b01      	ldr	r3, [sp, #4]
 800f000:	6818      	ldr	r0, [r3, #0]
 800f002:	b280      	uxth	r0, r0
 800f004:	2800      	cmp	r0, #0
 800f006:	d01e      	beq.n	800f046 <__multiply+0xfa>
 800f008:	4667      	mov	r7, ip
 800f00a:	2500      	movs	r5, #0
 800f00c:	9e08      	ldr	r6, [sp, #32]
 800f00e:	ce02      	ldmia	r6!, {r1}
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	9307      	str	r3, [sp, #28]
 800f014:	b28b      	uxth	r3, r1
 800f016:	4343      	muls	r3, r0
 800f018:	001a      	movs	r2, r3
 800f01a:	466b      	mov	r3, sp
 800f01c:	8b9b      	ldrh	r3, [r3, #28]
 800f01e:	18d3      	adds	r3, r2, r3
 800f020:	195b      	adds	r3, r3, r5
 800f022:	0c0d      	lsrs	r5, r1, #16
 800f024:	4345      	muls	r5, r0
 800f026:	9a07      	ldr	r2, [sp, #28]
 800f028:	0c11      	lsrs	r1, r2, #16
 800f02a:	1869      	adds	r1, r5, r1
 800f02c:	0c1a      	lsrs	r2, r3, #16
 800f02e:	188a      	adds	r2, r1, r2
 800f030:	b29b      	uxth	r3, r3
 800f032:	0c15      	lsrs	r5, r2, #16
 800f034:	0412      	lsls	r2, r2, #16
 800f036:	431a      	orrs	r2, r3
 800f038:	9b05      	ldr	r3, [sp, #20]
 800f03a:	c704      	stmia	r7!, {r2}
 800f03c:	42b3      	cmp	r3, r6
 800f03e:	d8e6      	bhi.n	800f00e <__multiply+0xc2>
 800f040:	4663      	mov	r3, ip
 800f042:	9a06      	ldr	r2, [sp, #24]
 800f044:	509d      	str	r5, [r3, r2]
 800f046:	9b01      	ldr	r3, [sp, #4]
 800f048:	6818      	ldr	r0, [r3, #0]
 800f04a:	0c00      	lsrs	r0, r0, #16
 800f04c:	d020      	beq.n	800f090 <__multiply+0x144>
 800f04e:	4663      	mov	r3, ip
 800f050:	0025      	movs	r5, r4
 800f052:	4661      	mov	r1, ip
 800f054:	2700      	movs	r7, #0
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	3514      	adds	r5, #20
 800f05a:	682a      	ldr	r2, [r5, #0]
 800f05c:	680e      	ldr	r6, [r1, #0]
 800f05e:	b292      	uxth	r2, r2
 800f060:	4342      	muls	r2, r0
 800f062:	0c36      	lsrs	r6, r6, #16
 800f064:	1992      	adds	r2, r2, r6
 800f066:	19d2      	adds	r2, r2, r7
 800f068:	0416      	lsls	r6, r2, #16
 800f06a:	b29b      	uxth	r3, r3
 800f06c:	431e      	orrs	r6, r3
 800f06e:	600e      	str	r6, [r1, #0]
 800f070:	cd40      	ldmia	r5!, {r6}
 800f072:	684b      	ldr	r3, [r1, #4]
 800f074:	0c36      	lsrs	r6, r6, #16
 800f076:	4346      	muls	r6, r0
 800f078:	b29b      	uxth	r3, r3
 800f07a:	0c12      	lsrs	r2, r2, #16
 800f07c:	18f3      	adds	r3, r6, r3
 800f07e:	189b      	adds	r3, r3, r2
 800f080:	9a05      	ldr	r2, [sp, #20]
 800f082:	0c1f      	lsrs	r7, r3, #16
 800f084:	3104      	adds	r1, #4
 800f086:	42aa      	cmp	r2, r5
 800f088:	d8e7      	bhi.n	800f05a <__multiply+0x10e>
 800f08a:	4662      	mov	r2, ip
 800f08c:	9906      	ldr	r1, [sp, #24]
 800f08e:	5053      	str	r3, [r2, r1]
 800f090:	9b01      	ldr	r3, [sp, #4]
 800f092:	3304      	adds	r3, #4
 800f094:	9301      	str	r3, [sp, #4]
 800f096:	2304      	movs	r3, #4
 800f098:	449c      	add	ip, r3
 800f09a:	e79b      	b.n	800efd4 <__multiply+0x88>
 800f09c:	9b03      	ldr	r3, [sp, #12]
 800f09e:	3b01      	subs	r3, #1
 800f0a0:	9303      	str	r3, [sp, #12]
 800f0a2:	e79b      	b.n	800efdc <__multiply+0x90>
 800f0a4:	08010d9f 	.word	0x08010d9f
 800f0a8:	08010e10 	.word	0x08010e10

0800f0ac <__pow5mult>:
 800f0ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0ae:	2303      	movs	r3, #3
 800f0b0:	0015      	movs	r5, r2
 800f0b2:	0007      	movs	r7, r0
 800f0b4:	000e      	movs	r6, r1
 800f0b6:	401a      	ands	r2, r3
 800f0b8:	421d      	tst	r5, r3
 800f0ba:	d008      	beq.n	800f0ce <__pow5mult+0x22>
 800f0bc:	4925      	ldr	r1, [pc, #148]	; (800f154 <__pow5mult+0xa8>)
 800f0be:	3a01      	subs	r2, #1
 800f0c0:	0092      	lsls	r2, r2, #2
 800f0c2:	5852      	ldr	r2, [r2, r1]
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	0031      	movs	r1, r6
 800f0c8:	f7ff fe50 	bl	800ed6c <__multadd>
 800f0cc:	0006      	movs	r6, r0
 800f0ce:	10ad      	asrs	r5, r5, #2
 800f0d0:	d03d      	beq.n	800f14e <__pow5mult+0xa2>
 800f0d2:	69fc      	ldr	r4, [r7, #28]
 800f0d4:	2c00      	cmp	r4, #0
 800f0d6:	d10f      	bne.n	800f0f8 <__pow5mult+0x4c>
 800f0d8:	2010      	movs	r0, #16
 800f0da:	f7fc fc7f 	bl	800b9dc <malloc>
 800f0de:	1e02      	subs	r2, r0, #0
 800f0e0:	61f8      	str	r0, [r7, #28]
 800f0e2:	d105      	bne.n	800f0f0 <__pow5mult+0x44>
 800f0e4:	21b4      	movs	r1, #180	; 0xb4
 800f0e6:	4b1c      	ldr	r3, [pc, #112]	; (800f158 <__pow5mult+0xac>)
 800f0e8:	481c      	ldr	r0, [pc, #112]	; (800f15c <__pow5mult+0xb0>)
 800f0ea:	31ff      	adds	r1, #255	; 0xff
 800f0ec:	f7fe fb62 	bl	800d7b4 <__assert_func>
 800f0f0:	6044      	str	r4, [r0, #4]
 800f0f2:	6084      	str	r4, [r0, #8]
 800f0f4:	6004      	str	r4, [r0, #0]
 800f0f6:	60c4      	str	r4, [r0, #12]
 800f0f8:	69fb      	ldr	r3, [r7, #28]
 800f0fa:	689c      	ldr	r4, [r3, #8]
 800f0fc:	9301      	str	r3, [sp, #4]
 800f0fe:	2c00      	cmp	r4, #0
 800f100:	d108      	bne.n	800f114 <__pow5mult+0x68>
 800f102:	0038      	movs	r0, r7
 800f104:	4916      	ldr	r1, [pc, #88]	; (800f160 <__pow5mult+0xb4>)
 800f106:	f7ff ff09 	bl	800ef1c <__i2b>
 800f10a:	9b01      	ldr	r3, [sp, #4]
 800f10c:	0004      	movs	r4, r0
 800f10e:	6098      	str	r0, [r3, #8]
 800f110:	2300      	movs	r3, #0
 800f112:	6003      	str	r3, [r0, #0]
 800f114:	2301      	movs	r3, #1
 800f116:	421d      	tst	r5, r3
 800f118:	d00a      	beq.n	800f130 <__pow5mult+0x84>
 800f11a:	0031      	movs	r1, r6
 800f11c:	0022      	movs	r2, r4
 800f11e:	0038      	movs	r0, r7
 800f120:	f7ff ff14 	bl	800ef4c <__multiply>
 800f124:	0031      	movs	r1, r6
 800f126:	9001      	str	r0, [sp, #4]
 800f128:	0038      	movs	r0, r7
 800f12a:	f7ff fdfb 	bl	800ed24 <_Bfree>
 800f12e:	9e01      	ldr	r6, [sp, #4]
 800f130:	106d      	asrs	r5, r5, #1
 800f132:	d00c      	beq.n	800f14e <__pow5mult+0xa2>
 800f134:	6820      	ldr	r0, [r4, #0]
 800f136:	2800      	cmp	r0, #0
 800f138:	d107      	bne.n	800f14a <__pow5mult+0x9e>
 800f13a:	0022      	movs	r2, r4
 800f13c:	0021      	movs	r1, r4
 800f13e:	0038      	movs	r0, r7
 800f140:	f7ff ff04 	bl	800ef4c <__multiply>
 800f144:	2300      	movs	r3, #0
 800f146:	6020      	str	r0, [r4, #0]
 800f148:	6003      	str	r3, [r0, #0]
 800f14a:	0004      	movs	r4, r0
 800f14c:	e7e2      	b.n	800f114 <__pow5mult+0x68>
 800f14e:	0030      	movs	r0, r6
 800f150:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f152:	46c0      	nop			; (mov r8, r8)
 800f154:	08010f60 	.word	0x08010f60
 800f158:	08010c85 	.word	0x08010c85
 800f15c:	08010e10 	.word	0x08010e10
 800f160:	00000271 	.word	0x00000271

0800f164 <__lshift>:
 800f164:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f166:	000c      	movs	r4, r1
 800f168:	0017      	movs	r7, r2
 800f16a:	6923      	ldr	r3, [r4, #16]
 800f16c:	1155      	asrs	r5, r2, #5
 800f16e:	b087      	sub	sp, #28
 800f170:	18eb      	adds	r3, r5, r3
 800f172:	9302      	str	r3, [sp, #8]
 800f174:	3301      	adds	r3, #1
 800f176:	9301      	str	r3, [sp, #4]
 800f178:	6849      	ldr	r1, [r1, #4]
 800f17a:	68a3      	ldr	r3, [r4, #8]
 800f17c:	9004      	str	r0, [sp, #16]
 800f17e:	9a01      	ldr	r2, [sp, #4]
 800f180:	4293      	cmp	r3, r2
 800f182:	db10      	blt.n	800f1a6 <__lshift+0x42>
 800f184:	9804      	ldr	r0, [sp, #16]
 800f186:	f7ff fd89 	bl	800ec9c <_Balloc>
 800f18a:	2300      	movs	r3, #0
 800f18c:	0002      	movs	r2, r0
 800f18e:	0006      	movs	r6, r0
 800f190:	0019      	movs	r1, r3
 800f192:	3214      	adds	r2, #20
 800f194:	4298      	cmp	r0, r3
 800f196:	d10c      	bne.n	800f1b2 <__lshift+0x4e>
 800f198:	31df      	adds	r1, #223	; 0xdf
 800f19a:	0032      	movs	r2, r6
 800f19c:	4b26      	ldr	r3, [pc, #152]	; (800f238 <__lshift+0xd4>)
 800f19e:	4827      	ldr	r0, [pc, #156]	; (800f23c <__lshift+0xd8>)
 800f1a0:	31ff      	adds	r1, #255	; 0xff
 800f1a2:	f7fe fb07 	bl	800d7b4 <__assert_func>
 800f1a6:	3101      	adds	r1, #1
 800f1a8:	005b      	lsls	r3, r3, #1
 800f1aa:	e7e8      	b.n	800f17e <__lshift+0x1a>
 800f1ac:	0098      	lsls	r0, r3, #2
 800f1ae:	5011      	str	r1, [r2, r0]
 800f1b0:	3301      	adds	r3, #1
 800f1b2:	42ab      	cmp	r3, r5
 800f1b4:	dbfa      	blt.n	800f1ac <__lshift+0x48>
 800f1b6:	43eb      	mvns	r3, r5
 800f1b8:	17db      	asrs	r3, r3, #31
 800f1ba:	401d      	ands	r5, r3
 800f1bc:	211f      	movs	r1, #31
 800f1be:	0023      	movs	r3, r4
 800f1c0:	0038      	movs	r0, r7
 800f1c2:	00ad      	lsls	r5, r5, #2
 800f1c4:	1955      	adds	r5, r2, r5
 800f1c6:	6922      	ldr	r2, [r4, #16]
 800f1c8:	3314      	adds	r3, #20
 800f1ca:	0092      	lsls	r2, r2, #2
 800f1cc:	4008      	ands	r0, r1
 800f1ce:	4684      	mov	ip, r0
 800f1d0:	189a      	adds	r2, r3, r2
 800f1d2:	420f      	tst	r7, r1
 800f1d4:	d02a      	beq.n	800f22c <__lshift+0xc8>
 800f1d6:	3101      	adds	r1, #1
 800f1d8:	1a09      	subs	r1, r1, r0
 800f1da:	9105      	str	r1, [sp, #20]
 800f1dc:	2100      	movs	r1, #0
 800f1de:	9503      	str	r5, [sp, #12]
 800f1e0:	4667      	mov	r7, ip
 800f1e2:	6818      	ldr	r0, [r3, #0]
 800f1e4:	40b8      	lsls	r0, r7
 800f1e6:	4308      	orrs	r0, r1
 800f1e8:	9903      	ldr	r1, [sp, #12]
 800f1ea:	c101      	stmia	r1!, {r0}
 800f1ec:	9103      	str	r1, [sp, #12]
 800f1ee:	9805      	ldr	r0, [sp, #20]
 800f1f0:	cb02      	ldmia	r3!, {r1}
 800f1f2:	40c1      	lsrs	r1, r0
 800f1f4:	429a      	cmp	r2, r3
 800f1f6:	d8f3      	bhi.n	800f1e0 <__lshift+0x7c>
 800f1f8:	0020      	movs	r0, r4
 800f1fa:	3015      	adds	r0, #21
 800f1fc:	2304      	movs	r3, #4
 800f1fe:	4282      	cmp	r2, r0
 800f200:	d304      	bcc.n	800f20c <__lshift+0xa8>
 800f202:	1b13      	subs	r3, r2, r4
 800f204:	3b15      	subs	r3, #21
 800f206:	089b      	lsrs	r3, r3, #2
 800f208:	3301      	adds	r3, #1
 800f20a:	009b      	lsls	r3, r3, #2
 800f20c:	50e9      	str	r1, [r5, r3]
 800f20e:	2900      	cmp	r1, #0
 800f210:	d002      	beq.n	800f218 <__lshift+0xb4>
 800f212:	9b02      	ldr	r3, [sp, #8]
 800f214:	3302      	adds	r3, #2
 800f216:	9301      	str	r3, [sp, #4]
 800f218:	9b01      	ldr	r3, [sp, #4]
 800f21a:	9804      	ldr	r0, [sp, #16]
 800f21c:	3b01      	subs	r3, #1
 800f21e:	0021      	movs	r1, r4
 800f220:	6133      	str	r3, [r6, #16]
 800f222:	f7ff fd7f 	bl	800ed24 <_Bfree>
 800f226:	0030      	movs	r0, r6
 800f228:	b007      	add	sp, #28
 800f22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f22c:	cb02      	ldmia	r3!, {r1}
 800f22e:	c502      	stmia	r5!, {r1}
 800f230:	429a      	cmp	r2, r3
 800f232:	d8fb      	bhi.n	800f22c <__lshift+0xc8>
 800f234:	e7f0      	b.n	800f218 <__lshift+0xb4>
 800f236:	46c0      	nop			; (mov r8, r8)
 800f238:	08010d9f 	.word	0x08010d9f
 800f23c:	08010e10 	.word	0x08010e10

0800f240 <__mcmp>:
 800f240:	b530      	push	{r4, r5, lr}
 800f242:	690b      	ldr	r3, [r1, #16]
 800f244:	6904      	ldr	r4, [r0, #16]
 800f246:	0002      	movs	r2, r0
 800f248:	1ae0      	subs	r0, r4, r3
 800f24a:	429c      	cmp	r4, r3
 800f24c:	d10e      	bne.n	800f26c <__mcmp+0x2c>
 800f24e:	3214      	adds	r2, #20
 800f250:	009b      	lsls	r3, r3, #2
 800f252:	3114      	adds	r1, #20
 800f254:	0014      	movs	r4, r2
 800f256:	18c9      	adds	r1, r1, r3
 800f258:	18d2      	adds	r2, r2, r3
 800f25a:	3a04      	subs	r2, #4
 800f25c:	3904      	subs	r1, #4
 800f25e:	6815      	ldr	r5, [r2, #0]
 800f260:	680b      	ldr	r3, [r1, #0]
 800f262:	429d      	cmp	r5, r3
 800f264:	d003      	beq.n	800f26e <__mcmp+0x2e>
 800f266:	2001      	movs	r0, #1
 800f268:	429d      	cmp	r5, r3
 800f26a:	d303      	bcc.n	800f274 <__mcmp+0x34>
 800f26c:	bd30      	pop	{r4, r5, pc}
 800f26e:	4294      	cmp	r4, r2
 800f270:	d3f3      	bcc.n	800f25a <__mcmp+0x1a>
 800f272:	e7fb      	b.n	800f26c <__mcmp+0x2c>
 800f274:	4240      	negs	r0, r0
 800f276:	e7f9      	b.n	800f26c <__mcmp+0x2c>

0800f278 <__mdiff>:
 800f278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f27a:	000e      	movs	r6, r1
 800f27c:	0007      	movs	r7, r0
 800f27e:	0011      	movs	r1, r2
 800f280:	0030      	movs	r0, r6
 800f282:	b087      	sub	sp, #28
 800f284:	0014      	movs	r4, r2
 800f286:	f7ff ffdb 	bl	800f240 <__mcmp>
 800f28a:	1e05      	subs	r5, r0, #0
 800f28c:	d110      	bne.n	800f2b0 <__mdiff+0x38>
 800f28e:	0001      	movs	r1, r0
 800f290:	0038      	movs	r0, r7
 800f292:	f7ff fd03 	bl	800ec9c <_Balloc>
 800f296:	1e02      	subs	r2, r0, #0
 800f298:	d104      	bne.n	800f2a4 <__mdiff+0x2c>
 800f29a:	4b3f      	ldr	r3, [pc, #252]	; (800f398 <__mdiff+0x120>)
 800f29c:	483f      	ldr	r0, [pc, #252]	; (800f39c <__mdiff+0x124>)
 800f29e:	4940      	ldr	r1, [pc, #256]	; (800f3a0 <__mdiff+0x128>)
 800f2a0:	f7fe fa88 	bl	800d7b4 <__assert_func>
 800f2a4:	2301      	movs	r3, #1
 800f2a6:	6145      	str	r5, [r0, #20]
 800f2a8:	6103      	str	r3, [r0, #16]
 800f2aa:	0010      	movs	r0, r2
 800f2ac:	b007      	add	sp, #28
 800f2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2b0:	2301      	movs	r3, #1
 800f2b2:	9301      	str	r3, [sp, #4]
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	db04      	blt.n	800f2c2 <__mdiff+0x4a>
 800f2b8:	0023      	movs	r3, r4
 800f2ba:	0034      	movs	r4, r6
 800f2bc:	001e      	movs	r6, r3
 800f2be:	2300      	movs	r3, #0
 800f2c0:	9301      	str	r3, [sp, #4]
 800f2c2:	0038      	movs	r0, r7
 800f2c4:	6861      	ldr	r1, [r4, #4]
 800f2c6:	f7ff fce9 	bl	800ec9c <_Balloc>
 800f2ca:	1e02      	subs	r2, r0, #0
 800f2cc:	d103      	bne.n	800f2d6 <__mdiff+0x5e>
 800f2ce:	4b32      	ldr	r3, [pc, #200]	; (800f398 <__mdiff+0x120>)
 800f2d0:	4832      	ldr	r0, [pc, #200]	; (800f39c <__mdiff+0x124>)
 800f2d2:	4934      	ldr	r1, [pc, #208]	; (800f3a4 <__mdiff+0x12c>)
 800f2d4:	e7e4      	b.n	800f2a0 <__mdiff+0x28>
 800f2d6:	9b01      	ldr	r3, [sp, #4]
 800f2d8:	2700      	movs	r7, #0
 800f2da:	60c3      	str	r3, [r0, #12]
 800f2dc:	6920      	ldr	r0, [r4, #16]
 800f2de:	3414      	adds	r4, #20
 800f2e0:	0083      	lsls	r3, r0, #2
 800f2e2:	18e3      	adds	r3, r4, r3
 800f2e4:	0021      	movs	r1, r4
 800f2e6:	9401      	str	r4, [sp, #4]
 800f2e8:	0034      	movs	r4, r6
 800f2ea:	9302      	str	r3, [sp, #8]
 800f2ec:	6933      	ldr	r3, [r6, #16]
 800f2ee:	3414      	adds	r4, #20
 800f2f0:	009b      	lsls	r3, r3, #2
 800f2f2:	18e3      	adds	r3, r4, r3
 800f2f4:	9303      	str	r3, [sp, #12]
 800f2f6:	0013      	movs	r3, r2
 800f2f8:	3314      	adds	r3, #20
 800f2fa:	469c      	mov	ip, r3
 800f2fc:	9305      	str	r3, [sp, #20]
 800f2fe:	9104      	str	r1, [sp, #16]
 800f300:	9b04      	ldr	r3, [sp, #16]
 800f302:	cc02      	ldmia	r4!, {r1}
 800f304:	cb20      	ldmia	r3!, {r5}
 800f306:	9304      	str	r3, [sp, #16]
 800f308:	b2ab      	uxth	r3, r5
 800f30a:	19df      	adds	r7, r3, r7
 800f30c:	b28b      	uxth	r3, r1
 800f30e:	1afb      	subs	r3, r7, r3
 800f310:	0c09      	lsrs	r1, r1, #16
 800f312:	0c2d      	lsrs	r5, r5, #16
 800f314:	1a6d      	subs	r5, r5, r1
 800f316:	1419      	asrs	r1, r3, #16
 800f318:	1869      	adds	r1, r5, r1
 800f31a:	b29b      	uxth	r3, r3
 800f31c:	140f      	asrs	r7, r1, #16
 800f31e:	0409      	lsls	r1, r1, #16
 800f320:	4319      	orrs	r1, r3
 800f322:	4663      	mov	r3, ip
 800f324:	c302      	stmia	r3!, {r1}
 800f326:	469c      	mov	ip, r3
 800f328:	9b03      	ldr	r3, [sp, #12]
 800f32a:	42a3      	cmp	r3, r4
 800f32c:	d8e8      	bhi.n	800f300 <__mdiff+0x88>
 800f32e:	0031      	movs	r1, r6
 800f330:	9c03      	ldr	r4, [sp, #12]
 800f332:	3115      	adds	r1, #21
 800f334:	2304      	movs	r3, #4
 800f336:	428c      	cmp	r4, r1
 800f338:	d304      	bcc.n	800f344 <__mdiff+0xcc>
 800f33a:	1ba3      	subs	r3, r4, r6
 800f33c:	3b15      	subs	r3, #21
 800f33e:	089b      	lsrs	r3, r3, #2
 800f340:	3301      	adds	r3, #1
 800f342:	009b      	lsls	r3, r3, #2
 800f344:	9901      	ldr	r1, [sp, #4]
 800f346:	18cd      	adds	r5, r1, r3
 800f348:	9905      	ldr	r1, [sp, #20]
 800f34a:	002e      	movs	r6, r5
 800f34c:	18cb      	adds	r3, r1, r3
 800f34e:	469c      	mov	ip, r3
 800f350:	9902      	ldr	r1, [sp, #8]
 800f352:	428e      	cmp	r6, r1
 800f354:	d310      	bcc.n	800f378 <__mdiff+0x100>
 800f356:	9e02      	ldr	r6, [sp, #8]
 800f358:	1ee9      	subs	r1, r5, #3
 800f35a:	2400      	movs	r4, #0
 800f35c:	428e      	cmp	r6, r1
 800f35e:	d304      	bcc.n	800f36a <__mdiff+0xf2>
 800f360:	0031      	movs	r1, r6
 800f362:	3103      	adds	r1, #3
 800f364:	1b49      	subs	r1, r1, r5
 800f366:	0889      	lsrs	r1, r1, #2
 800f368:	008c      	lsls	r4, r1, #2
 800f36a:	191b      	adds	r3, r3, r4
 800f36c:	3b04      	subs	r3, #4
 800f36e:	6819      	ldr	r1, [r3, #0]
 800f370:	2900      	cmp	r1, #0
 800f372:	d00f      	beq.n	800f394 <__mdiff+0x11c>
 800f374:	6110      	str	r0, [r2, #16]
 800f376:	e798      	b.n	800f2aa <__mdiff+0x32>
 800f378:	ce02      	ldmia	r6!, {r1}
 800f37a:	b28c      	uxth	r4, r1
 800f37c:	19e4      	adds	r4, r4, r7
 800f37e:	0c0f      	lsrs	r7, r1, #16
 800f380:	1421      	asrs	r1, r4, #16
 800f382:	1879      	adds	r1, r7, r1
 800f384:	b2a4      	uxth	r4, r4
 800f386:	140f      	asrs	r7, r1, #16
 800f388:	0409      	lsls	r1, r1, #16
 800f38a:	4321      	orrs	r1, r4
 800f38c:	4664      	mov	r4, ip
 800f38e:	c402      	stmia	r4!, {r1}
 800f390:	46a4      	mov	ip, r4
 800f392:	e7dd      	b.n	800f350 <__mdiff+0xd8>
 800f394:	3801      	subs	r0, #1
 800f396:	e7e9      	b.n	800f36c <__mdiff+0xf4>
 800f398:	08010d9f 	.word	0x08010d9f
 800f39c:	08010e10 	.word	0x08010e10
 800f3a0:	00000237 	.word	0x00000237
 800f3a4:	00000245 	.word	0x00000245

0800f3a8 <__ulp>:
 800f3a8:	2000      	movs	r0, #0
 800f3aa:	4b0b      	ldr	r3, [pc, #44]	; (800f3d8 <__ulp+0x30>)
 800f3ac:	4019      	ands	r1, r3
 800f3ae:	4b0b      	ldr	r3, [pc, #44]	; (800f3dc <__ulp+0x34>)
 800f3b0:	18c9      	adds	r1, r1, r3
 800f3b2:	4281      	cmp	r1, r0
 800f3b4:	dc06      	bgt.n	800f3c4 <__ulp+0x1c>
 800f3b6:	4249      	negs	r1, r1
 800f3b8:	150b      	asrs	r3, r1, #20
 800f3ba:	2b13      	cmp	r3, #19
 800f3bc:	dc03      	bgt.n	800f3c6 <__ulp+0x1e>
 800f3be:	2180      	movs	r1, #128	; 0x80
 800f3c0:	0309      	lsls	r1, r1, #12
 800f3c2:	4119      	asrs	r1, r3
 800f3c4:	4770      	bx	lr
 800f3c6:	3b14      	subs	r3, #20
 800f3c8:	2001      	movs	r0, #1
 800f3ca:	2b1e      	cmp	r3, #30
 800f3cc:	dc02      	bgt.n	800f3d4 <__ulp+0x2c>
 800f3ce:	2080      	movs	r0, #128	; 0x80
 800f3d0:	0600      	lsls	r0, r0, #24
 800f3d2:	40d8      	lsrs	r0, r3
 800f3d4:	2100      	movs	r1, #0
 800f3d6:	e7f5      	b.n	800f3c4 <__ulp+0x1c>
 800f3d8:	7ff00000 	.word	0x7ff00000
 800f3dc:	fcc00000 	.word	0xfcc00000

0800f3e0 <__b2d>:
 800f3e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3e2:	0006      	movs	r6, r0
 800f3e4:	6903      	ldr	r3, [r0, #16]
 800f3e6:	3614      	adds	r6, #20
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	18f3      	adds	r3, r6, r3
 800f3ec:	1f1d      	subs	r5, r3, #4
 800f3ee:	682c      	ldr	r4, [r5, #0]
 800f3f0:	000f      	movs	r7, r1
 800f3f2:	0020      	movs	r0, r4
 800f3f4:	9301      	str	r3, [sp, #4]
 800f3f6:	f7ff fd49 	bl	800ee8c <__hi0bits>
 800f3fa:	2220      	movs	r2, #32
 800f3fc:	1a12      	subs	r2, r2, r0
 800f3fe:	603a      	str	r2, [r7, #0]
 800f400:	0003      	movs	r3, r0
 800f402:	4a1c      	ldr	r2, [pc, #112]	; (800f474 <__b2d+0x94>)
 800f404:	280a      	cmp	r0, #10
 800f406:	dc15      	bgt.n	800f434 <__b2d+0x54>
 800f408:	210b      	movs	r1, #11
 800f40a:	0027      	movs	r7, r4
 800f40c:	1a09      	subs	r1, r1, r0
 800f40e:	40cf      	lsrs	r7, r1
 800f410:	433a      	orrs	r2, r7
 800f412:	468c      	mov	ip, r1
 800f414:	0011      	movs	r1, r2
 800f416:	2200      	movs	r2, #0
 800f418:	42ae      	cmp	r6, r5
 800f41a:	d202      	bcs.n	800f422 <__b2d+0x42>
 800f41c:	9a01      	ldr	r2, [sp, #4]
 800f41e:	3a08      	subs	r2, #8
 800f420:	6812      	ldr	r2, [r2, #0]
 800f422:	3315      	adds	r3, #21
 800f424:	409c      	lsls	r4, r3
 800f426:	4663      	mov	r3, ip
 800f428:	0027      	movs	r7, r4
 800f42a:	40da      	lsrs	r2, r3
 800f42c:	4317      	orrs	r7, r2
 800f42e:	0038      	movs	r0, r7
 800f430:	b003      	add	sp, #12
 800f432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f434:	2700      	movs	r7, #0
 800f436:	42ae      	cmp	r6, r5
 800f438:	d202      	bcs.n	800f440 <__b2d+0x60>
 800f43a:	9d01      	ldr	r5, [sp, #4]
 800f43c:	3d08      	subs	r5, #8
 800f43e:	682f      	ldr	r7, [r5, #0]
 800f440:	210b      	movs	r1, #11
 800f442:	4249      	negs	r1, r1
 800f444:	468c      	mov	ip, r1
 800f446:	449c      	add	ip, r3
 800f448:	2b0b      	cmp	r3, #11
 800f44a:	d010      	beq.n	800f46e <__b2d+0x8e>
 800f44c:	4661      	mov	r1, ip
 800f44e:	2320      	movs	r3, #32
 800f450:	408c      	lsls	r4, r1
 800f452:	1a5b      	subs	r3, r3, r1
 800f454:	0039      	movs	r1, r7
 800f456:	40d9      	lsrs	r1, r3
 800f458:	430c      	orrs	r4, r1
 800f45a:	4322      	orrs	r2, r4
 800f45c:	0011      	movs	r1, r2
 800f45e:	2200      	movs	r2, #0
 800f460:	42b5      	cmp	r5, r6
 800f462:	d901      	bls.n	800f468 <__b2d+0x88>
 800f464:	3d04      	subs	r5, #4
 800f466:	682a      	ldr	r2, [r5, #0]
 800f468:	4664      	mov	r4, ip
 800f46a:	40a7      	lsls	r7, r4
 800f46c:	e7dd      	b.n	800f42a <__b2d+0x4a>
 800f46e:	4322      	orrs	r2, r4
 800f470:	0011      	movs	r1, r2
 800f472:	e7dc      	b.n	800f42e <__b2d+0x4e>
 800f474:	3ff00000 	.word	0x3ff00000

0800f478 <__d2b>:
 800f478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f47a:	2101      	movs	r1, #1
 800f47c:	0014      	movs	r4, r2
 800f47e:	001d      	movs	r5, r3
 800f480:	9f08      	ldr	r7, [sp, #32]
 800f482:	f7ff fc0b 	bl	800ec9c <_Balloc>
 800f486:	1e06      	subs	r6, r0, #0
 800f488:	d105      	bne.n	800f496 <__d2b+0x1e>
 800f48a:	0032      	movs	r2, r6
 800f48c:	4b24      	ldr	r3, [pc, #144]	; (800f520 <__d2b+0xa8>)
 800f48e:	4825      	ldr	r0, [pc, #148]	; (800f524 <__d2b+0xac>)
 800f490:	4925      	ldr	r1, [pc, #148]	; (800f528 <__d2b+0xb0>)
 800f492:	f7fe f98f 	bl	800d7b4 <__assert_func>
 800f496:	032b      	lsls	r3, r5, #12
 800f498:	006d      	lsls	r5, r5, #1
 800f49a:	0b1b      	lsrs	r3, r3, #12
 800f49c:	0d6d      	lsrs	r5, r5, #21
 800f49e:	d125      	bne.n	800f4ec <__d2b+0x74>
 800f4a0:	9301      	str	r3, [sp, #4]
 800f4a2:	2c00      	cmp	r4, #0
 800f4a4:	d028      	beq.n	800f4f8 <__d2b+0x80>
 800f4a6:	4668      	mov	r0, sp
 800f4a8:	9400      	str	r4, [sp, #0]
 800f4aa:	f7ff fd09 	bl	800eec0 <__lo0bits>
 800f4ae:	9b01      	ldr	r3, [sp, #4]
 800f4b0:	9900      	ldr	r1, [sp, #0]
 800f4b2:	2800      	cmp	r0, #0
 800f4b4:	d01e      	beq.n	800f4f4 <__d2b+0x7c>
 800f4b6:	2220      	movs	r2, #32
 800f4b8:	001c      	movs	r4, r3
 800f4ba:	1a12      	subs	r2, r2, r0
 800f4bc:	4094      	lsls	r4, r2
 800f4be:	0022      	movs	r2, r4
 800f4c0:	40c3      	lsrs	r3, r0
 800f4c2:	430a      	orrs	r2, r1
 800f4c4:	6172      	str	r2, [r6, #20]
 800f4c6:	9301      	str	r3, [sp, #4]
 800f4c8:	9c01      	ldr	r4, [sp, #4]
 800f4ca:	61b4      	str	r4, [r6, #24]
 800f4cc:	1e63      	subs	r3, r4, #1
 800f4ce:	419c      	sbcs	r4, r3
 800f4d0:	3401      	adds	r4, #1
 800f4d2:	6134      	str	r4, [r6, #16]
 800f4d4:	2d00      	cmp	r5, #0
 800f4d6:	d017      	beq.n	800f508 <__d2b+0x90>
 800f4d8:	2435      	movs	r4, #53	; 0x35
 800f4da:	4b14      	ldr	r3, [pc, #80]	; (800f52c <__d2b+0xb4>)
 800f4dc:	18ed      	adds	r5, r5, r3
 800f4de:	182d      	adds	r5, r5, r0
 800f4e0:	603d      	str	r5, [r7, #0]
 800f4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4e4:	1a24      	subs	r4, r4, r0
 800f4e6:	601c      	str	r4, [r3, #0]
 800f4e8:	0030      	movs	r0, r6
 800f4ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4ec:	2280      	movs	r2, #128	; 0x80
 800f4ee:	0352      	lsls	r2, r2, #13
 800f4f0:	4313      	orrs	r3, r2
 800f4f2:	e7d5      	b.n	800f4a0 <__d2b+0x28>
 800f4f4:	6171      	str	r1, [r6, #20]
 800f4f6:	e7e7      	b.n	800f4c8 <__d2b+0x50>
 800f4f8:	a801      	add	r0, sp, #4
 800f4fa:	f7ff fce1 	bl	800eec0 <__lo0bits>
 800f4fe:	9b01      	ldr	r3, [sp, #4]
 800f500:	2401      	movs	r4, #1
 800f502:	6173      	str	r3, [r6, #20]
 800f504:	3020      	adds	r0, #32
 800f506:	e7e4      	b.n	800f4d2 <__d2b+0x5a>
 800f508:	4b09      	ldr	r3, [pc, #36]	; (800f530 <__d2b+0xb8>)
 800f50a:	18c0      	adds	r0, r0, r3
 800f50c:	4b09      	ldr	r3, [pc, #36]	; (800f534 <__d2b+0xbc>)
 800f50e:	6038      	str	r0, [r7, #0]
 800f510:	18e3      	adds	r3, r4, r3
 800f512:	009b      	lsls	r3, r3, #2
 800f514:	18f3      	adds	r3, r6, r3
 800f516:	6958      	ldr	r0, [r3, #20]
 800f518:	f7ff fcb8 	bl	800ee8c <__hi0bits>
 800f51c:	0164      	lsls	r4, r4, #5
 800f51e:	e7e0      	b.n	800f4e2 <__d2b+0x6a>
 800f520:	08010d9f 	.word	0x08010d9f
 800f524:	08010e10 	.word	0x08010e10
 800f528:	0000030f 	.word	0x0000030f
 800f52c:	fffffbcd 	.word	0xfffffbcd
 800f530:	fffffbce 	.word	0xfffffbce
 800f534:	3fffffff 	.word	0x3fffffff

0800f538 <__ratio>:
 800f538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f53a:	b087      	sub	sp, #28
 800f53c:	000f      	movs	r7, r1
 800f53e:	a904      	add	r1, sp, #16
 800f540:	0006      	movs	r6, r0
 800f542:	f7ff ff4d 	bl	800f3e0 <__b2d>
 800f546:	9000      	str	r0, [sp, #0]
 800f548:	9101      	str	r1, [sp, #4]
 800f54a:	9c00      	ldr	r4, [sp, #0]
 800f54c:	9d01      	ldr	r5, [sp, #4]
 800f54e:	0038      	movs	r0, r7
 800f550:	a905      	add	r1, sp, #20
 800f552:	f7ff ff45 	bl	800f3e0 <__b2d>
 800f556:	9002      	str	r0, [sp, #8]
 800f558:	9103      	str	r1, [sp, #12]
 800f55a:	9a02      	ldr	r2, [sp, #8]
 800f55c:	9b03      	ldr	r3, [sp, #12]
 800f55e:	6930      	ldr	r0, [r6, #16]
 800f560:	6939      	ldr	r1, [r7, #16]
 800f562:	9e04      	ldr	r6, [sp, #16]
 800f564:	1a40      	subs	r0, r0, r1
 800f566:	9905      	ldr	r1, [sp, #20]
 800f568:	0140      	lsls	r0, r0, #5
 800f56a:	1a71      	subs	r1, r6, r1
 800f56c:	1841      	adds	r1, r0, r1
 800f56e:	0508      	lsls	r0, r1, #20
 800f570:	2900      	cmp	r1, #0
 800f572:	dd07      	ble.n	800f584 <__ratio+0x4c>
 800f574:	9901      	ldr	r1, [sp, #4]
 800f576:	1845      	adds	r5, r0, r1
 800f578:	0020      	movs	r0, r4
 800f57a:	0029      	movs	r1, r5
 800f57c:	f7f1 fc66 	bl	8000e4c <__aeabi_ddiv>
 800f580:	b007      	add	sp, #28
 800f582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f584:	9903      	ldr	r1, [sp, #12]
 800f586:	1a0b      	subs	r3, r1, r0
 800f588:	e7f6      	b.n	800f578 <__ratio+0x40>

0800f58a <__copybits>:
 800f58a:	b570      	push	{r4, r5, r6, lr}
 800f58c:	0014      	movs	r4, r2
 800f58e:	0005      	movs	r5, r0
 800f590:	3901      	subs	r1, #1
 800f592:	6913      	ldr	r3, [r2, #16]
 800f594:	1149      	asrs	r1, r1, #5
 800f596:	3101      	adds	r1, #1
 800f598:	0089      	lsls	r1, r1, #2
 800f59a:	3414      	adds	r4, #20
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	1841      	adds	r1, r0, r1
 800f5a0:	18e3      	adds	r3, r4, r3
 800f5a2:	42a3      	cmp	r3, r4
 800f5a4:	d80d      	bhi.n	800f5c2 <__copybits+0x38>
 800f5a6:	0014      	movs	r4, r2
 800f5a8:	3411      	adds	r4, #17
 800f5aa:	2500      	movs	r5, #0
 800f5ac:	429c      	cmp	r4, r3
 800f5ae:	d803      	bhi.n	800f5b8 <__copybits+0x2e>
 800f5b0:	1a9b      	subs	r3, r3, r2
 800f5b2:	3b11      	subs	r3, #17
 800f5b4:	089b      	lsrs	r3, r3, #2
 800f5b6:	009d      	lsls	r5, r3, #2
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	1940      	adds	r0, r0, r5
 800f5bc:	4281      	cmp	r1, r0
 800f5be:	d803      	bhi.n	800f5c8 <__copybits+0x3e>
 800f5c0:	bd70      	pop	{r4, r5, r6, pc}
 800f5c2:	cc40      	ldmia	r4!, {r6}
 800f5c4:	c540      	stmia	r5!, {r6}
 800f5c6:	e7ec      	b.n	800f5a2 <__copybits+0x18>
 800f5c8:	c008      	stmia	r0!, {r3}
 800f5ca:	e7f7      	b.n	800f5bc <__copybits+0x32>

0800f5cc <__any_on>:
 800f5cc:	0002      	movs	r2, r0
 800f5ce:	6900      	ldr	r0, [r0, #16]
 800f5d0:	b510      	push	{r4, lr}
 800f5d2:	3214      	adds	r2, #20
 800f5d4:	114b      	asrs	r3, r1, #5
 800f5d6:	4298      	cmp	r0, r3
 800f5d8:	db13      	blt.n	800f602 <__any_on+0x36>
 800f5da:	dd0c      	ble.n	800f5f6 <__any_on+0x2a>
 800f5dc:	241f      	movs	r4, #31
 800f5de:	0008      	movs	r0, r1
 800f5e0:	4020      	ands	r0, r4
 800f5e2:	4221      	tst	r1, r4
 800f5e4:	d007      	beq.n	800f5f6 <__any_on+0x2a>
 800f5e6:	0099      	lsls	r1, r3, #2
 800f5e8:	588c      	ldr	r4, [r1, r2]
 800f5ea:	0021      	movs	r1, r4
 800f5ec:	40c1      	lsrs	r1, r0
 800f5ee:	4081      	lsls	r1, r0
 800f5f0:	2001      	movs	r0, #1
 800f5f2:	428c      	cmp	r4, r1
 800f5f4:	d104      	bne.n	800f600 <__any_on+0x34>
 800f5f6:	009b      	lsls	r3, r3, #2
 800f5f8:	18d3      	adds	r3, r2, r3
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	d803      	bhi.n	800f606 <__any_on+0x3a>
 800f5fe:	2000      	movs	r0, #0
 800f600:	bd10      	pop	{r4, pc}
 800f602:	0003      	movs	r3, r0
 800f604:	e7f7      	b.n	800f5f6 <__any_on+0x2a>
 800f606:	3b04      	subs	r3, #4
 800f608:	6819      	ldr	r1, [r3, #0]
 800f60a:	2900      	cmp	r1, #0
 800f60c:	d0f5      	beq.n	800f5fa <__any_on+0x2e>
 800f60e:	2001      	movs	r0, #1
 800f610:	e7f6      	b.n	800f600 <__any_on+0x34>

0800f612 <_malloc_usable_size_r>:
 800f612:	1f0b      	subs	r3, r1, #4
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	1f18      	subs	r0, r3, #4
 800f618:	2b00      	cmp	r3, #0
 800f61a:	da01      	bge.n	800f620 <_malloc_usable_size_r+0xe>
 800f61c:	580b      	ldr	r3, [r1, r0]
 800f61e:	18c0      	adds	r0, r0, r3
 800f620:	4770      	bx	lr

0800f622 <__ascii_wctomb>:
 800f622:	0003      	movs	r3, r0
 800f624:	1e08      	subs	r0, r1, #0
 800f626:	d005      	beq.n	800f634 <__ascii_wctomb+0x12>
 800f628:	2aff      	cmp	r2, #255	; 0xff
 800f62a:	d904      	bls.n	800f636 <__ascii_wctomb+0x14>
 800f62c:	228a      	movs	r2, #138	; 0x8a
 800f62e:	2001      	movs	r0, #1
 800f630:	601a      	str	r2, [r3, #0]
 800f632:	4240      	negs	r0, r0
 800f634:	4770      	bx	lr
 800f636:	2001      	movs	r0, #1
 800f638:	700a      	strb	r2, [r1, #0]
 800f63a:	e7fb      	b.n	800f634 <__ascii_wctomb+0x12>

0800f63c <__ssputs_r>:
 800f63c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f63e:	b085      	sub	sp, #20
 800f640:	9301      	str	r3, [sp, #4]
 800f642:	9203      	str	r2, [sp, #12]
 800f644:	688e      	ldr	r6, [r1, #8]
 800f646:	9a01      	ldr	r2, [sp, #4]
 800f648:	0007      	movs	r7, r0
 800f64a:	000c      	movs	r4, r1
 800f64c:	680b      	ldr	r3, [r1, #0]
 800f64e:	4296      	cmp	r6, r2
 800f650:	d831      	bhi.n	800f6b6 <__ssputs_r+0x7a>
 800f652:	898a      	ldrh	r2, [r1, #12]
 800f654:	2190      	movs	r1, #144	; 0x90
 800f656:	00c9      	lsls	r1, r1, #3
 800f658:	420a      	tst	r2, r1
 800f65a:	d029      	beq.n	800f6b0 <__ssputs_r+0x74>
 800f65c:	2003      	movs	r0, #3
 800f65e:	6921      	ldr	r1, [r4, #16]
 800f660:	1a5b      	subs	r3, r3, r1
 800f662:	9302      	str	r3, [sp, #8]
 800f664:	6963      	ldr	r3, [r4, #20]
 800f666:	4343      	muls	r3, r0
 800f668:	0fdd      	lsrs	r5, r3, #31
 800f66a:	18ed      	adds	r5, r5, r3
 800f66c:	9b01      	ldr	r3, [sp, #4]
 800f66e:	9802      	ldr	r0, [sp, #8]
 800f670:	3301      	adds	r3, #1
 800f672:	181b      	adds	r3, r3, r0
 800f674:	106d      	asrs	r5, r5, #1
 800f676:	42ab      	cmp	r3, r5
 800f678:	d900      	bls.n	800f67c <__ssputs_r+0x40>
 800f67a:	001d      	movs	r5, r3
 800f67c:	0552      	lsls	r2, r2, #21
 800f67e:	d529      	bpl.n	800f6d4 <__ssputs_r+0x98>
 800f680:	0029      	movs	r1, r5
 800f682:	0038      	movs	r0, r7
 800f684:	f7fc f9e0 	bl	800ba48 <_malloc_r>
 800f688:	1e06      	subs	r6, r0, #0
 800f68a:	d02d      	beq.n	800f6e8 <__ssputs_r+0xac>
 800f68c:	9a02      	ldr	r2, [sp, #8]
 800f68e:	6921      	ldr	r1, [r4, #16]
 800f690:	f7fe f880 	bl	800d794 <memcpy>
 800f694:	89a2      	ldrh	r2, [r4, #12]
 800f696:	4b19      	ldr	r3, [pc, #100]	; (800f6fc <__ssputs_r+0xc0>)
 800f698:	401a      	ands	r2, r3
 800f69a:	2380      	movs	r3, #128	; 0x80
 800f69c:	4313      	orrs	r3, r2
 800f69e:	81a3      	strh	r3, [r4, #12]
 800f6a0:	9b02      	ldr	r3, [sp, #8]
 800f6a2:	6126      	str	r6, [r4, #16]
 800f6a4:	18f6      	adds	r6, r6, r3
 800f6a6:	6026      	str	r6, [r4, #0]
 800f6a8:	6165      	str	r5, [r4, #20]
 800f6aa:	9e01      	ldr	r6, [sp, #4]
 800f6ac:	1aed      	subs	r5, r5, r3
 800f6ae:	60a5      	str	r5, [r4, #8]
 800f6b0:	9b01      	ldr	r3, [sp, #4]
 800f6b2:	429e      	cmp	r6, r3
 800f6b4:	d900      	bls.n	800f6b8 <__ssputs_r+0x7c>
 800f6b6:	9e01      	ldr	r6, [sp, #4]
 800f6b8:	0032      	movs	r2, r6
 800f6ba:	9903      	ldr	r1, [sp, #12]
 800f6bc:	6820      	ldr	r0, [r4, #0]
 800f6be:	f000 fbcf 	bl	800fe60 <memmove>
 800f6c2:	2000      	movs	r0, #0
 800f6c4:	68a3      	ldr	r3, [r4, #8]
 800f6c6:	1b9b      	subs	r3, r3, r6
 800f6c8:	60a3      	str	r3, [r4, #8]
 800f6ca:	6823      	ldr	r3, [r4, #0]
 800f6cc:	199b      	adds	r3, r3, r6
 800f6ce:	6023      	str	r3, [r4, #0]
 800f6d0:	b005      	add	sp, #20
 800f6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6d4:	002a      	movs	r2, r5
 800f6d6:	0038      	movs	r0, r7
 800f6d8:	f7fc fa52 	bl	800bb80 <_realloc_r>
 800f6dc:	1e06      	subs	r6, r0, #0
 800f6de:	d1df      	bne.n	800f6a0 <__ssputs_r+0x64>
 800f6e0:	0038      	movs	r0, r7
 800f6e2:	6921      	ldr	r1, [r4, #16]
 800f6e4:	f7fe ff22 	bl	800e52c <_free_r>
 800f6e8:	230c      	movs	r3, #12
 800f6ea:	2001      	movs	r0, #1
 800f6ec:	603b      	str	r3, [r7, #0]
 800f6ee:	89a2      	ldrh	r2, [r4, #12]
 800f6f0:	3334      	adds	r3, #52	; 0x34
 800f6f2:	4313      	orrs	r3, r2
 800f6f4:	81a3      	strh	r3, [r4, #12]
 800f6f6:	4240      	negs	r0, r0
 800f6f8:	e7ea      	b.n	800f6d0 <__ssputs_r+0x94>
 800f6fa:	46c0      	nop			; (mov r8, r8)
 800f6fc:	fffffb7f 	.word	0xfffffb7f

0800f700 <_svfiprintf_r>:
 800f700:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f702:	b0a1      	sub	sp, #132	; 0x84
 800f704:	9003      	str	r0, [sp, #12]
 800f706:	001d      	movs	r5, r3
 800f708:	898b      	ldrh	r3, [r1, #12]
 800f70a:	000f      	movs	r7, r1
 800f70c:	0016      	movs	r6, r2
 800f70e:	061b      	lsls	r3, r3, #24
 800f710:	d511      	bpl.n	800f736 <_svfiprintf_r+0x36>
 800f712:	690b      	ldr	r3, [r1, #16]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d10e      	bne.n	800f736 <_svfiprintf_r+0x36>
 800f718:	2140      	movs	r1, #64	; 0x40
 800f71a:	f7fc f995 	bl	800ba48 <_malloc_r>
 800f71e:	6038      	str	r0, [r7, #0]
 800f720:	6138      	str	r0, [r7, #16]
 800f722:	2800      	cmp	r0, #0
 800f724:	d105      	bne.n	800f732 <_svfiprintf_r+0x32>
 800f726:	230c      	movs	r3, #12
 800f728:	9a03      	ldr	r2, [sp, #12]
 800f72a:	3801      	subs	r0, #1
 800f72c:	6013      	str	r3, [r2, #0]
 800f72e:	b021      	add	sp, #132	; 0x84
 800f730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f732:	2340      	movs	r3, #64	; 0x40
 800f734:	617b      	str	r3, [r7, #20]
 800f736:	2300      	movs	r3, #0
 800f738:	ac08      	add	r4, sp, #32
 800f73a:	6163      	str	r3, [r4, #20]
 800f73c:	3320      	adds	r3, #32
 800f73e:	7663      	strb	r3, [r4, #25]
 800f740:	3310      	adds	r3, #16
 800f742:	76a3      	strb	r3, [r4, #26]
 800f744:	9507      	str	r5, [sp, #28]
 800f746:	0035      	movs	r5, r6
 800f748:	782b      	ldrb	r3, [r5, #0]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d001      	beq.n	800f752 <_svfiprintf_r+0x52>
 800f74e:	2b25      	cmp	r3, #37	; 0x25
 800f750:	d148      	bne.n	800f7e4 <_svfiprintf_r+0xe4>
 800f752:	1bab      	subs	r3, r5, r6
 800f754:	9305      	str	r3, [sp, #20]
 800f756:	42b5      	cmp	r5, r6
 800f758:	d00b      	beq.n	800f772 <_svfiprintf_r+0x72>
 800f75a:	0032      	movs	r2, r6
 800f75c:	0039      	movs	r1, r7
 800f75e:	9803      	ldr	r0, [sp, #12]
 800f760:	f7ff ff6c 	bl	800f63c <__ssputs_r>
 800f764:	3001      	adds	r0, #1
 800f766:	d100      	bne.n	800f76a <_svfiprintf_r+0x6a>
 800f768:	e0af      	b.n	800f8ca <_svfiprintf_r+0x1ca>
 800f76a:	6963      	ldr	r3, [r4, #20]
 800f76c:	9a05      	ldr	r2, [sp, #20]
 800f76e:	189b      	adds	r3, r3, r2
 800f770:	6163      	str	r3, [r4, #20]
 800f772:	782b      	ldrb	r3, [r5, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d100      	bne.n	800f77a <_svfiprintf_r+0x7a>
 800f778:	e0a7      	b.n	800f8ca <_svfiprintf_r+0x1ca>
 800f77a:	2201      	movs	r2, #1
 800f77c:	2300      	movs	r3, #0
 800f77e:	4252      	negs	r2, r2
 800f780:	6062      	str	r2, [r4, #4]
 800f782:	a904      	add	r1, sp, #16
 800f784:	3254      	adds	r2, #84	; 0x54
 800f786:	1852      	adds	r2, r2, r1
 800f788:	1c6e      	adds	r6, r5, #1
 800f78a:	6023      	str	r3, [r4, #0]
 800f78c:	60e3      	str	r3, [r4, #12]
 800f78e:	60a3      	str	r3, [r4, #8]
 800f790:	7013      	strb	r3, [r2, #0]
 800f792:	65a3      	str	r3, [r4, #88]	; 0x58
 800f794:	4b55      	ldr	r3, [pc, #340]	; (800f8ec <_svfiprintf_r+0x1ec>)
 800f796:	2205      	movs	r2, #5
 800f798:	0018      	movs	r0, r3
 800f79a:	7831      	ldrb	r1, [r6, #0]
 800f79c:	9305      	str	r3, [sp, #20]
 800f79e:	f7fd ffee 	bl	800d77e <memchr>
 800f7a2:	1c75      	adds	r5, r6, #1
 800f7a4:	2800      	cmp	r0, #0
 800f7a6:	d11f      	bne.n	800f7e8 <_svfiprintf_r+0xe8>
 800f7a8:	6822      	ldr	r2, [r4, #0]
 800f7aa:	06d3      	lsls	r3, r2, #27
 800f7ac:	d504      	bpl.n	800f7b8 <_svfiprintf_r+0xb8>
 800f7ae:	2353      	movs	r3, #83	; 0x53
 800f7b0:	a904      	add	r1, sp, #16
 800f7b2:	185b      	adds	r3, r3, r1
 800f7b4:	2120      	movs	r1, #32
 800f7b6:	7019      	strb	r1, [r3, #0]
 800f7b8:	0713      	lsls	r3, r2, #28
 800f7ba:	d504      	bpl.n	800f7c6 <_svfiprintf_r+0xc6>
 800f7bc:	2353      	movs	r3, #83	; 0x53
 800f7be:	a904      	add	r1, sp, #16
 800f7c0:	185b      	adds	r3, r3, r1
 800f7c2:	212b      	movs	r1, #43	; 0x2b
 800f7c4:	7019      	strb	r1, [r3, #0]
 800f7c6:	7833      	ldrb	r3, [r6, #0]
 800f7c8:	2b2a      	cmp	r3, #42	; 0x2a
 800f7ca:	d016      	beq.n	800f7fa <_svfiprintf_r+0xfa>
 800f7cc:	0035      	movs	r5, r6
 800f7ce:	2100      	movs	r1, #0
 800f7d0:	200a      	movs	r0, #10
 800f7d2:	68e3      	ldr	r3, [r4, #12]
 800f7d4:	782a      	ldrb	r2, [r5, #0]
 800f7d6:	1c6e      	adds	r6, r5, #1
 800f7d8:	3a30      	subs	r2, #48	; 0x30
 800f7da:	2a09      	cmp	r2, #9
 800f7dc:	d94e      	bls.n	800f87c <_svfiprintf_r+0x17c>
 800f7de:	2900      	cmp	r1, #0
 800f7e0:	d111      	bne.n	800f806 <_svfiprintf_r+0x106>
 800f7e2:	e017      	b.n	800f814 <_svfiprintf_r+0x114>
 800f7e4:	3501      	adds	r5, #1
 800f7e6:	e7af      	b.n	800f748 <_svfiprintf_r+0x48>
 800f7e8:	9b05      	ldr	r3, [sp, #20]
 800f7ea:	6822      	ldr	r2, [r4, #0]
 800f7ec:	1ac0      	subs	r0, r0, r3
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	4083      	lsls	r3, r0
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	002e      	movs	r6, r5
 800f7f6:	6023      	str	r3, [r4, #0]
 800f7f8:	e7cc      	b.n	800f794 <_svfiprintf_r+0x94>
 800f7fa:	9b07      	ldr	r3, [sp, #28]
 800f7fc:	1d19      	adds	r1, r3, #4
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	9107      	str	r1, [sp, #28]
 800f802:	2b00      	cmp	r3, #0
 800f804:	db01      	blt.n	800f80a <_svfiprintf_r+0x10a>
 800f806:	930b      	str	r3, [sp, #44]	; 0x2c
 800f808:	e004      	b.n	800f814 <_svfiprintf_r+0x114>
 800f80a:	425b      	negs	r3, r3
 800f80c:	60e3      	str	r3, [r4, #12]
 800f80e:	2302      	movs	r3, #2
 800f810:	4313      	orrs	r3, r2
 800f812:	6023      	str	r3, [r4, #0]
 800f814:	782b      	ldrb	r3, [r5, #0]
 800f816:	2b2e      	cmp	r3, #46	; 0x2e
 800f818:	d10a      	bne.n	800f830 <_svfiprintf_r+0x130>
 800f81a:	786b      	ldrb	r3, [r5, #1]
 800f81c:	2b2a      	cmp	r3, #42	; 0x2a
 800f81e:	d135      	bne.n	800f88c <_svfiprintf_r+0x18c>
 800f820:	9b07      	ldr	r3, [sp, #28]
 800f822:	3502      	adds	r5, #2
 800f824:	1d1a      	adds	r2, r3, #4
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	9207      	str	r2, [sp, #28]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	db2b      	blt.n	800f886 <_svfiprintf_r+0x186>
 800f82e:	9309      	str	r3, [sp, #36]	; 0x24
 800f830:	4e2f      	ldr	r6, [pc, #188]	; (800f8f0 <_svfiprintf_r+0x1f0>)
 800f832:	2203      	movs	r2, #3
 800f834:	0030      	movs	r0, r6
 800f836:	7829      	ldrb	r1, [r5, #0]
 800f838:	f7fd ffa1 	bl	800d77e <memchr>
 800f83c:	2800      	cmp	r0, #0
 800f83e:	d006      	beq.n	800f84e <_svfiprintf_r+0x14e>
 800f840:	2340      	movs	r3, #64	; 0x40
 800f842:	1b80      	subs	r0, r0, r6
 800f844:	4083      	lsls	r3, r0
 800f846:	6822      	ldr	r2, [r4, #0]
 800f848:	3501      	adds	r5, #1
 800f84a:	4313      	orrs	r3, r2
 800f84c:	6023      	str	r3, [r4, #0]
 800f84e:	7829      	ldrb	r1, [r5, #0]
 800f850:	2206      	movs	r2, #6
 800f852:	4828      	ldr	r0, [pc, #160]	; (800f8f4 <_svfiprintf_r+0x1f4>)
 800f854:	1c6e      	adds	r6, r5, #1
 800f856:	7621      	strb	r1, [r4, #24]
 800f858:	f7fd ff91 	bl	800d77e <memchr>
 800f85c:	2800      	cmp	r0, #0
 800f85e:	d03c      	beq.n	800f8da <_svfiprintf_r+0x1da>
 800f860:	4b25      	ldr	r3, [pc, #148]	; (800f8f8 <_svfiprintf_r+0x1f8>)
 800f862:	2b00      	cmp	r3, #0
 800f864:	d125      	bne.n	800f8b2 <_svfiprintf_r+0x1b2>
 800f866:	2207      	movs	r2, #7
 800f868:	9b07      	ldr	r3, [sp, #28]
 800f86a:	3307      	adds	r3, #7
 800f86c:	4393      	bics	r3, r2
 800f86e:	3308      	adds	r3, #8
 800f870:	9307      	str	r3, [sp, #28]
 800f872:	6963      	ldr	r3, [r4, #20]
 800f874:	9a04      	ldr	r2, [sp, #16]
 800f876:	189b      	adds	r3, r3, r2
 800f878:	6163      	str	r3, [r4, #20]
 800f87a:	e764      	b.n	800f746 <_svfiprintf_r+0x46>
 800f87c:	4343      	muls	r3, r0
 800f87e:	0035      	movs	r5, r6
 800f880:	2101      	movs	r1, #1
 800f882:	189b      	adds	r3, r3, r2
 800f884:	e7a6      	b.n	800f7d4 <_svfiprintf_r+0xd4>
 800f886:	2301      	movs	r3, #1
 800f888:	425b      	negs	r3, r3
 800f88a:	e7d0      	b.n	800f82e <_svfiprintf_r+0x12e>
 800f88c:	2300      	movs	r3, #0
 800f88e:	200a      	movs	r0, #10
 800f890:	001a      	movs	r2, r3
 800f892:	3501      	adds	r5, #1
 800f894:	6063      	str	r3, [r4, #4]
 800f896:	7829      	ldrb	r1, [r5, #0]
 800f898:	1c6e      	adds	r6, r5, #1
 800f89a:	3930      	subs	r1, #48	; 0x30
 800f89c:	2909      	cmp	r1, #9
 800f89e:	d903      	bls.n	800f8a8 <_svfiprintf_r+0x1a8>
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d0c5      	beq.n	800f830 <_svfiprintf_r+0x130>
 800f8a4:	9209      	str	r2, [sp, #36]	; 0x24
 800f8a6:	e7c3      	b.n	800f830 <_svfiprintf_r+0x130>
 800f8a8:	4342      	muls	r2, r0
 800f8aa:	0035      	movs	r5, r6
 800f8ac:	2301      	movs	r3, #1
 800f8ae:	1852      	adds	r2, r2, r1
 800f8b0:	e7f1      	b.n	800f896 <_svfiprintf_r+0x196>
 800f8b2:	aa07      	add	r2, sp, #28
 800f8b4:	9200      	str	r2, [sp, #0]
 800f8b6:	0021      	movs	r1, r4
 800f8b8:	003a      	movs	r2, r7
 800f8ba:	4b10      	ldr	r3, [pc, #64]	; (800f8fc <_svfiprintf_r+0x1fc>)
 800f8bc:	9803      	ldr	r0, [sp, #12]
 800f8be:	f7fd f8f9 	bl	800cab4 <_printf_float>
 800f8c2:	9004      	str	r0, [sp, #16]
 800f8c4:	9b04      	ldr	r3, [sp, #16]
 800f8c6:	3301      	adds	r3, #1
 800f8c8:	d1d3      	bne.n	800f872 <_svfiprintf_r+0x172>
 800f8ca:	89bb      	ldrh	r3, [r7, #12]
 800f8cc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f8ce:	065b      	lsls	r3, r3, #25
 800f8d0:	d400      	bmi.n	800f8d4 <_svfiprintf_r+0x1d4>
 800f8d2:	e72c      	b.n	800f72e <_svfiprintf_r+0x2e>
 800f8d4:	2001      	movs	r0, #1
 800f8d6:	4240      	negs	r0, r0
 800f8d8:	e729      	b.n	800f72e <_svfiprintf_r+0x2e>
 800f8da:	aa07      	add	r2, sp, #28
 800f8dc:	9200      	str	r2, [sp, #0]
 800f8de:	0021      	movs	r1, r4
 800f8e0:	003a      	movs	r2, r7
 800f8e2:	4b06      	ldr	r3, [pc, #24]	; (800f8fc <_svfiprintf_r+0x1fc>)
 800f8e4:	9803      	ldr	r0, [sp, #12]
 800f8e6:	f7fd fbab 	bl	800d040 <_printf_i>
 800f8ea:	e7ea      	b.n	800f8c2 <_svfiprintf_r+0x1c2>
 800f8ec:	08010f6c 	.word	0x08010f6c
 800f8f0:	08010f72 	.word	0x08010f72
 800f8f4:	08010f76 	.word	0x08010f76
 800f8f8:	0800cab5 	.word	0x0800cab5
 800f8fc:	0800f63d 	.word	0x0800f63d

0800f900 <__sfputc_r>:
 800f900:	6893      	ldr	r3, [r2, #8]
 800f902:	b510      	push	{r4, lr}
 800f904:	3b01      	subs	r3, #1
 800f906:	6093      	str	r3, [r2, #8]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	da04      	bge.n	800f916 <__sfputc_r+0x16>
 800f90c:	6994      	ldr	r4, [r2, #24]
 800f90e:	42a3      	cmp	r3, r4
 800f910:	db07      	blt.n	800f922 <__sfputc_r+0x22>
 800f912:	290a      	cmp	r1, #10
 800f914:	d005      	beq.n	800f922 <__sfputc_r+0x22>
 800f916:	6813      	ldr	r3, [r2, #0]
 800f918:	1c58      	adds	r0, r3, #1
 800f91a:	6010      	str	r0, [r2, #0]
 800f91c:	7019      	strb	r1, [r3, #0]
 800f91e:	0008      	movs	r0, r1
 800f920:	bd10      	pop	{r4, pc}
 800f922:	f000 f9f7 	bl	800fd14 <__swbuf_r>
 800f926:	0001      	movs	r1, r0
 800f928:	e7f9      	b.n	800f91e <__sfputc_r+0x1e>

0800f92a <__sfputs_r>:
 800f92a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f92c:	0006      	movs	r6, r0
 800f92e:	000f      	movs	r7, r1
 800f930:	0014      	movs	r4, r2
 800f932:	18d5      	adds	r5, r2, r3
 800f934:	42ac      	cmp	r4, r5
 800f936:	d101      	bne.n	800f93c <__sfputs_r+0x12>
 800f938:	2000      	movs	r0, #0
 800f93a:	e007      	b.n	800f94c <__sfputs_r+0x22>
 800f93c:	7821      	ldrb	r1, [r4, #0]
 800f93e:	003a      	movs	r2, r7
 800f940:	0030      	movs	r0, r6
 800f942:	f7ff ffdd 	bl	800f900 <__sfputc_r>
 800f946:	3401      	adds	r4, #1
 800f948:	1c43      	adds	r3, r0, #1
 800f94a:	d1f3      	bne.n	800f934 <__sfputs_r+0xa>
 800f94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f950 <_vfiprintf_r>:
 800f950:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f952:	b0a1      	sub	sp, #132	; 0x84
 800f954:	000f      	movs	r7, r1
 800f956:	0015      	movs	r5, r2
 800f958:	001e      	movs	r6, r3
 800f95a:	9003      	str	r0, [sp, #12]
 800f95c:	2800      	cmp	r0, #0
 800f95e:	d004      	beq.n	800f96a <_vfiprintf_r+0x1a>
 800f960:	6a03      	ldr	r3, [r0, #32]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d101      	bne.n	800f96a <_vfiprintf_r+0x1a>
 800f966:	f7fd fd0b 	bl	800d380 <__sinit>
 800f96a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f96c:	07db      	lsls	r3, r3, #31
 800f96e:	d405      	bmi.n	800f97c <_vfiprintf_r+0x2c>
 800f970:	89bb      	ldrh	r3, [r7, #12]
 800f972:	059b      	lsls	r3, r3, #22
 800f974:	d402      	bmi.n	800f97c <_vfiprintf_r+0x2c>
 800f976:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f978:	f7fd fef7 	bl	800d76a <__retarget_lock_acquire_recursive>
 800f97c:	89bb      	ldrh	r3, [r7, #12]
 800f97e:	071b      	lsls	r3, r3, #28
 800f980:	d502      	bpl.n	800f988 <_vfiprintf_r+0x38>
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d113      	bne.n	800f9b0 <_vfiprintf_r+0x60>
 800f988:	0039      	movs	r1, r7
 800f98a:	9803      	ldr	r0, [sp, #12]
 800f98c:	f000 fa04 	bl	800fd98 <__swsetup_r>
 800f990:	2800      	cmp	r0, #0
 800f992:	d00d      	beq.n	800f9b0 <_vfiprintf_r+0x60>
 800f994:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f996:	07db      	lsls	r3, r3, #31
 800f998:	d503      	bpl.n	800f9a2 <_vfiprintf_r+0x52>
 800f99a:	2001      	movs	r0, #1
 800f99c:	4240      	negs	r0, r0
 800f99e:	b021      	add	sp, #132	; 0x84
 800f9a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9a2:	89bb      	ldrh	r3, [r7, #12]
 800f9a4:	059b      	lsls	r3, r3, #22
 800f9a6:	d4f8      	bmi.n	800f99a <_vfiprintf_r+0x4a>
 800f9a8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f9aa:	f7fd fedf 	bl	800d76c <__retarget_lock_release_recursive>
 800f9ae:	e7f4      	b.n	800f99a <_vfiprintf_r+0x4a>
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	ac08      	add	r4, sp, #32
 800f9b4:	6163      	str	r3, [r4, #20]
 800f9b6:	3320      	adds	r3, #32
 800f9b8:	7663      	strb	r3, [r4, #25]
 800f9ba:	3310      	adds	r3, #16
 800f9bc:	76a3      	strb	r3, [r4, #26]
 800f9be:	9607      	str	r6, [sp, #28]
 800f9c0:	002e      	movs	r6, r5
 800f9c2:	7833      	ldrb	r3, [r6, #0]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d001      	beq.n	800f9cc <_vfiprintf_r+0x7c>
 800f9c8:	2b25      	cmp	r3, #37	; 0x25
 800f9ca:	d148      	bne.n	800fa5e <_vfiprintf_r+0x10e>
 800f9cc:	1b73      	subs	r3, r6, r5
 800f9ce:	9305      	str	r3, [sp, #20]
 800f9d0:	42ae      	cmp	r6, r5
 800f9d2:	d00b      	beq.n	800f9ec <_vfiprintf_r+0x9c>
 800f9d4:	002a      	movs	r2, r5
 800f9d6:	0039      	movs	r1, r7
 800f9d8:	9803      	ldr	r0, [sp, #12]
 800f9da:	f7ff ffa6 	bl	800f92a <__sfputs_r>
 800f9de:	3001      	adds	r0, #1
 800f9e0:	d100      	bne.n	800f9e4 <_vfiprintf_r+0x94>
 800f9e2:	e0af      	b.n	800fb44 <_vfiprintf_r+0x1f4>
 800f9e4:	6963      	ldr	r3, [r4, #20]
 800f9e6:	9a05      	ldr	r2, [sp, #20]
 800f9e8:	189b      	adds	r3, r3, r2
 800f9ea:	6163      	str	r3, [r4, #20]
 800f9ec:	7833      	ldrb	r3, [r6, #0]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d100      	bne.n	800f9f4 <_vfiprintf_r+0xa4>
 800f9f2:	e0a7      	b.n	800fb44 <_vfiprintf_r+0x1f4>
 800f9f4:	2201      	movs	r2, #1
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	4252      	negs	r2, r2
 800f9fa:	6062      	str	r2, [r4, #4]
 800f9fc:	a904      	add	r1, sp, #16
 800f9fe:	3254      	adds	r2, #84	; 0x54
 800fa00:	1852      	adds	r2, r2, r1
 800fa02:	1c75      	adds	r5, r6, #1
 800fa04:	6023      	str	r3, [r4, #0]
 800fa06:	60e3      	str	r3, [r4, #12]
 800fa08:	60a3      	str	r3, [r4, #8]
 800fa0a:	7013      	strb	r3, [r2, #0]
 800fa0c:	65a3      	str	r3, [r4, #88]	; 0x58
 800fa0e:	4b59      	ldr	r3, [pc, #356]	; (800fb74 <_vfiprintf_r+0x224>)
 800fa10:	2205      	movs	r2, #5
 800fa12:	0018      	movs	r0, r3
 800fa14:	7829      	ldrb	r1, [r5, #0]
 800fa16:	9305      	str	r3, [sp, #20]
 800fa18:	f7fd feb1 	bl	800d77e <memchr>
 800fa1c:	1c6e      	adds	r6, r5, #1
 800fa1e:	2800      	cmp	r0, #0
 800fa20:	d11f      	bne.n	800fa62 <_vfiprintf_r+0x112>
 800fa22:	6822      	ldr	r2, [r4, #0]
 800fa24:	06d3      	lsls	r3, r2, #27
 800fa26:	d504      	bpl.n	800fa32 <_vfiprintf_r+0xe2>
 800fa28:	2353      	movs	r3, #83	; 0x53
 800fa2a:	a904      	add	r1, sp, #16
 800fa2c:	185b      	adds	r3, r3, r1
 800fa2e:	2120      	movs	r1, #32
 800fa30:	7019      	strb	r1, [r3, #0]
 800fa32:	0713      	lsls	r3, r2, #28
 800fa34:	d504      	bpl.n	800fa40 <_vfiprintf_r+0xf0>
 800fa36:	2353      	movs	r3, #83	; 0x53
 800fa38:	a904      	add	r1, sp, #16
 800fa3a:	185b      	adds	r3, r3, r1
 800fa3c:	212b      	movs	r1, #43	; 0x2b
 800fa3e:	7019      	strb	r1, [r3, #0]
 800fa40:	782b      	ldrb	r3, [r5, #0]
 800fa42:	2b2a      	cmp	r3, #42	; 0x2a
 800fa44:	d016      	beq.n	800fa74 <_vfiprintf_r+0x124>
 800fa46:	002e      	movs	r6, r5
 800fa48:	2100      	movs	r1, #0
 800fa4a:	200a      	movs	r0, #10
 800fa4c:	68e3      	ldr	r3, [r4, #12]
 800fa4e:	7832      	ldrb	r2, [r6, #0]
 800fa50:	1c75      	adds	r5, r6, #1
 800fa52:	3a30      	subs	r2, #48	; 0x30
 800fa54:	2a09      	cmp	r2, #9
 800fa56:	d94e      	bls.n	800faf6 <_vfiprintf_r+0x1a6>
 800fa58:	2900      	cmp	r1, #0
 800fa5a:	d111      	bne.n	800fa80 <_vfiprintf_r+0x130>
 800fa5c:	e017      	b.n	800fa8e <_vfiprintf_r+0x13e>
 800fa5e:	3601      	adds	r6, #1
 800fa60:	e7af      	b.n	800f9c2 <_vfiprintf_r+0x72>
 800fa62:	9b05      	ldr	r3, [sp, #20]
 800fa64:	6822      	ldr	r2, [r4, #0]
 800fa66:	1ac0      	subs	r0, r0, r3
 800fa68:	2301      	movs	r3, #1
 800fa6a:	4083      	lsls	r3, r0
 800fa6c:	4313      	orrs	r3, r2
 800fa6e:	0035      	movs	r5, r6
 800fa70:	6023      	str	r3, [r4, #0]
 800fa72:	e7cc      	b.n	800fa0e <_vfiprintf_r+0xbe>
 800fa74:	9b07      	ldr	r3, [sp, #28]
 800fa76:	1d19      	adds	r1, r3, #4
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	9107      	str	r1, [sp, #28]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	db01      	blt.n	800fa84 <_vfiprintf_r+0x134>
 800fa80:	930b      	str	r3, [sp, #44]	; 0x2c
 800fa82:	e004      	b.n	800fa8e <_vfiprintf_r+0x13e>
 800fa84:	425b      	negs	r3, r3
 800fa86:	60e3      	str	r3, [r4, #12]
 800fa88:	2302      	movs	r3, #2
 800fa8a:	4313      	orrs	r3, r2
 800fa8c:	6023      	str	r3, [r4, #0]
 800fa8e:	7833      	ldrb	r3, [r6, #0]
 800fa90:	2b2e      	cmp	r3, #46	; 0x2e
 800fa92:	d10a      	bne.n	800faaa <_vfiprintf_r+0x15a>
 800fa94:	7873      	ldrb	r3, [r6, #1]
 800fa96:	2b2a      	cmp	r3, #42	; 0x2a
 800fa98:	d135      	bne.n	800fb06 <_vfiprintf_r+0x1b6>
 800fa9a:	9b07      	ldr	r3, [sp, #28]
 800fa9c:	3602      	adds	r6, #2
 800fa9e:	1d1a      	adds	r2, r3, #4
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	9207      	str	r2, [sp, #28]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	db2b      	blt.n	800fb00 <_vfiprintf_r+0x1b0>
 800faa8:	9309      	str	r3, [sp, #36]	; 0x24
 800faaa:	4d33      	ldr	r5, [pc, #204]	; (800fb78 <_vfiprintf_r+0x228>)
 800faac:	2203      	movs	r2, #3
 800faae:	0028      	movs	r0, r5
 800fab0:	7831      	ldrb	r1, [r6, #0]
 800fab2:	f7fd fe64 	bl	800d77e <memchr>
 800fab6:	2800      	cmp	r0, #0
 800fab8:	d006      	beq.n	800fac8 <_vfiprintf_r+0x178>
 800faba:	2340      	movs	r3, #64	; 0x40
 800fabc:	1b40      	subs	r0, r0, r5
 800fabe:	4083      	lsls	r3, r0
 800fac0:	6822      	ldr	r2, [r4, #0]
 800fac2:	3601      	adds	r6, #1
 800fac4:	4313      	orrs	r3, r2
 800fac6:	6023      	str	r3, [r4, #0]
 800fac8:	7831      	ldrb	r1, [r6, #0]
 800faca:	2206      	movs	r2, #6
 800facc:	482b      	ldr	r0, [pc, #172]	; (800fb7c <_vfiprintf_r+0x22c>)
 800face:	1c75      	adds	r5, r6, #1
 800fad0:	7621      	strb	r1, [r4, #24]
 800fad2:	f7fd fe54 	bl	800d77e <memchr>
 800fad6:	2800      	cmp	r0, #0
 800fad8:	d043      	beq.n	800fb62 <_vfiprintf_r+0x212>
 800fada:	4b29      	ldr	r3, [pc, #164]	; (800fb80 <_vfiprintf_r+0x230>)
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d125      	bne.n	800fb2c <_vfiprintf_r+0x1dc>
 800fae0:	2207      	movs	r2, #7
 800fae2:	9b07      	ldr	r3, [sp, #28]
 800fae4:	3307      	adds	r3, #7
 800fae6:	4393      	bics	r3, r2
 800fae8:	3308      	adds	r3, #8
 800faea:	9307      	str	r3, [sp, #28]
 800faec:	6963      	ldr	r3, [r4, #20]
 800faee:	9a04      	ldr	r2, [sp, #16]
 800faf0:	189b      	adds	r3, r3, r2
 800faf2:	6163      	str	r3, [r4, #20]
 800faf4:	e764      	b.n	800f9c0 <_vfiprintf_r+0x70>
 800faf6:	4343      	muls	r3, r0
 800faf8:	002e      	movs	r6, r5
 800fafa:	2101      	movs	r1, #1
 800fafc:	189b      	adds	r3, r3, r2
 800fafe:	e7a6      	b.n	800fa4e <_vfiprintf_r+0xfe>
 800fb00:	2301      	movs	r3, #1
 800fb02:	425b      	negs	r3, r3
 800fb04:	e7d0      	b.n	800faa8 <_vfiprintf_r+0x158>
 800fb06:	2300      	movs	r3, #0
 800fb08:	200a      	movs	r0, #10
 800fb0a:	001a      	movs	r2, r3
 800fb0c:	3601      	adds	r6, #1
 800fb0e:	6063      	str	r3, [r4, #4]
 800fb10:	7831      	ldrb	r1, [r6, #0]
 800fb12:	1c75      	adds	r5, r6, #1
 800fb14:	3930      	subs	r1, #48	; 0x30
 800fb16:	2909      	cmp	r1, #9
 800fb18:	d903      	bls.n	800fb22 <_vfiprintf_r+0x1d2>
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d0c5      	beq.n	800faaa <_vfiprintf_r+0x15a>
 800fb1e:	9209      	str	r2, [sp, #36]	; 0x24
 800fb20:	e7c3      	b.n	800faaa <_vfiprintf_r+0x15a>
 800fb22:	4342      	muls	r2, r0
 800fb24:	002e      	movs	r6, r5
 800fb26:	2301      	movs	r3, #1
 800fb28:	1852      	adds	r2, r2, r1
 800fb2a:	e7f1      	b.n	800fb10 <_vfiprintf_r+0x1c0>
 800fb2c:	aa07      	add	r2, sp, #28
 800fb2e:	9200      	str	r2, [sp, #0]
 800fb30:	0021      	movs	r1, r4
 800fb32:	003a      	movs	r2, r7
 800fb34:	4b13      	ldr	r3, [pc, #76]	; (800fb84 <_vfiprintf_r+0x234>)
 800fb36:	9803      	ldr	r0, [sp, #12]
 800fb38:	f7fc ffbc 	bl	800cab4 <_printf_float>
 800fb3c:	9004      	str	r0, [sp, #16]
 800fb3e:	9b04      	ldr	r3, [sp, #16]
 800fb40:	3301      	adds	r3, #1
 800fb42:	d1d3      	bne.n	800faec <_vfiprintf_r+0x19c>
 800fb44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fb46:	07db      	lsls	r3, r3, #31
 800fb48:	d405      	bmi.n	800fb56 <_vfiprintf_r+0x206>
 800fb4a:	89bb      	ldrh	r3, [r7, #12]
 800fb4c:	059b      	lsls	r3, r3, #22
 800fb4e:	d402      	bmi.n	800fb56 <_vfiprintf_r+0x206>
 800fb50:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fb52:	f7fd fe0b 	bl	800d76c <__retarget_lock_release_recursive>
 800fb56:	89bb      	ldrh	r3, [r7, #12]
 800fb58:	065b      	lsls	r3, r3, #25
 800fb5a:	d500      	bpl.n	800fb5e <_vfiprintf_r+0x20e>
 800fb5c:	e71d      	b.n	800f99a <_vfiprintf_r+0x4a>
 800fb5e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800fb60:	e71d      	b.n	800f99e <_vfiprintf_r+0x4e>
 800fb62:	aa07      	add	r2, sp, #28
 800fb64:	9200      	str	r2, [sp, #0]
 800fb66:	0021      	movs	r1, r4
 800fb68:	003a      	movs	r2, r7
 800fb6a:	4b06      	ldr	r3, [pc, #24]	; (800fb84 <_vfiprintf_r+0x234>)
 800fb6c:	9803      	ldr	r0, [sp, #12]
 800fb6e:	f7fd fa67 	bl	800d040 <_printf_i>
 800fb72:	e7e3      	b.n	800fb3c <_vfiprintf_r+0x1ec>
 800fb74:	08010f6c 	.word	0x08010f6c
 800fb78:	08010f72 	.word	0x08010f72
 800fb7c:	08010f76 	.word	0x08010f76
 800fb80:	0800cab5 	.word	0x0800cab5
 800fb84:	0800f92b 	.word	0x0800f92b

0800fb88 <__sflush_r>:
 800fb88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb8a:	898b      	ldrh	r3, [r1, #12]
 800fb8c:	0005      	movs	r5, r0
 800fb8e:	000c      	movs	r4, r1
 800fb90:	071a      	lsls	r2, r3, #28
 800fb92:	d45c      	bmi.n	800fc4e <__sflush_r+0xc6>
 800fb94:	684a      	ldr	r2, [r1, #4]
 800fb96:	2a00      	cmp	r2, #0
 800fb98:	dc04      	bgt.n	800fba4 <__sflush_r+0x1c>
 800fb9a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800fb9c:	2a00      	cmp	r2, #0
 800fb9e:	dc01      	bgt.n	800fba4 <__sflush_r+0x1c>
 800fba0:	2000      	movs	r0, #0
 800fba2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fba4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800fba6:	2f00      	cmp	r7, #0
 800fba8:	d0fa      	beq.n	800fba0 <__sflush_r+0x18>
 800fbaa:	2200      	movs	r2, #0
 800fbac:	2080      	movs	r0, #128	; 0x80
 800fbae:	682e      	ldr	r6, [r5, #0]
 800fbb0:	602a      	str	r2, [r5, #0]
 800fbb2:	001a      	movs	r2, r3
 800fbb4:	0140      	lsls	r0, r0, #5
 800fbb6:	6a21      	ldr	r1, [r4, #32]
 800fbb8:	4002      	ands	r2, r0
 800fbba:	4203      	tst	r3, r0
 800fbbc:	d034      	beq.n	800fc28 <__sflush_r+0xa0>
 800fbbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fbc0:	89a3      	ldrh	r3, [r4, #12]
 800fbc2:	075b      	lsls	r3, r3, #29
 800fbc4:	d506      	bpl.n	800fbd4 <__sflush_r+0x4c>
 800fbc6:	6863      	ldr	r3, [r4, #4]
 800fbc8:	1ac0      	subs	r0, r0, r3
 800fbca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d001      	beq.n	800fbd4 <__sflush_r+0x4c>
 800fbd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fbd2:	1ac0      	subs	r0, r0, r3
 800fbd4:	0002      	movs	r2, r0
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	0028      	movs	r0, r5
 800fbda:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800fbdc:	6a21      	ldr	r1, [r4, #32]
 800fbde:	47b8      	blx	r7
 800fbe0:	89a2      	ldrh	r2, [r4, #12]
 800fbe2:	1c43      	adds	r3, r0, #1
 800fbe4:	d106      	bne.n	800fbf4 <__sflush_r+0x6c>
 800fbe6:	6829      	ldr	r1, [r5, #0]
 800fbe8:	291d      	cmp	r1, #29
 800fbea:	d82c      	bhi.n	800fc46 <__sflush_r+0xbe>
 800fbec:	4b2a      	ldr	r3, [pc, #168]	; (800fc98 <__sflush_r+0x110>)
 800fbee:	410b      	asrs	r3, r1
 800fbf0:	07db      	lsls	r3, r3, #31
 800fbf2:	d428      	bmi.n	800fc46 <__sflush_r+0xbe>
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	6063      	str	r3, [r4, #4]
 800fbf8:	6923      	ldr	r3, [r4, #16]
 800fbfa:	6023      	str	r3, [r4, #0]
 800fbfc:	04d2      	lsls	r2, r2, #19
 800fbfe:	d505      	bpl.n	800fc0c <__sflush_r+0x84>
 800fc00:	1c43      	adds	r3, r0, #1
 800fc02:	d102      	bne.n	800fc0a <__sflush_r+0x82>
 800fc04:	682b      	ldr	r3, [r5, #0]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d100      	bne.n	800fc0c <__sflush_r+0x84>
 800fc0a:	6560      	str	r0, [r4, #84]	; 0x54
 800fc0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc0e:	602e      	str	r6, [r5, #0]
 800fc10:	2900      	cmp	r1, #0
 800fc12:	d0c5      	beq.n	800fba0 <__sflush_r+0x18>
 800fc14:	0023      	movs	r3, r4
 800fc16:	3344      	adds	r3, #68	; 0x44
 800fc18:	4299      	cmp	r1, r3
 800fc1a:	d002      	beq.n	800fc22 <__sflush_r+0x9a>
 800fc1c:	0028      	movs	r0, r5
 800fc1e:	f7fe fc85 	bl	800e52c <_free_r>
 800fc22:	2000      	movs	r0, #0
 800fc24:	6360      	str	r0, [r4, #52]	; 0x34
 800fc26:	e7bc      	b.n	800fba2 <__sflush_r+0x1a>
 800fc28:	2301      	movs	r3, #1
 800fc2a:	0028      	movs	r0, r5
 800fc2c:	47b8      	blx	r7
 800fc2e:	1c43      	adds	r3, r0, #1
 800fc30:	d1c6      	bne.n	800fbc0 <__sflush_r+0x38>
 800fc32:	682b      	ldr	r3, [r5, #0]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d0c3      	beq.n	800fbc0 <__sflush_r+0x38>
 800fc38:	2b1d      	cmp	r3, #29
 800fc3a:	d001      	beq.n	800fc40 <__sflush_r+0xb8>
 800fc3c:	2b16      	cmp	r3, #22
 800fc3e:	d101      	bne.n	800fc44 <__sflush_r+0xbc>
 800fc40:	602e      	str	r6, [r5, #0]
 800fc42:	e7ad      	b.n	800fba0 <__sflush_r+0x18>
 800fc44:	89a2      	ldrh	r2, [r4, #12]
 800fc46:	2340      	movs	r3, #64	; 0x40
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	81a3      	strh	r3, [r4, #12]
 800fc4c:	e7a9      	b.n	800fba2 <__sflush_r+0x1a>
 800fc4e:	690e      	ldr	r6, [r1, #16]
 800fc50:	2e00      	cmp	r6, #0
 800fc52:	d0a5      	beq.n	800fba0 <__sflush_r+0x18>
 800fc54:	680f      	ldr	r7, [r1, #0]
 800fc56:	600e      	str	r6, [r1, #0]
 800fc58:	1bba      	subs	r2, r7, r6
 800fc5a:	9201      	str	r2, [sp, #4]
 800fc5c:	2200      	movs	r2, #0
 800fc5e:	079b      	lsls	r3, r3, #30
 800fc60:	d100      	bne.n	800fc64 <__sflush_r+0xdc>
 800fc62:	694a      	ldr	r2, [r1, #20]
 800fc64:	60a2      	str	r2, [r4, #8]
 800fc66:	9b01      	ldr	r3, [sp, #4]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	dd99      	ble.n	800fba0 <__sflush_r+0x18>
 800fc6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800fc6e:	0032      	movs	r2, r6
 800fc70:	001f      	movs	r7, r3
 800fc72:	0028      	movs	r0, r5
 800fc74:	9b01      	ldr	r3, [sp, #4]
 800fc76:	6a21      	ldr	r1, [r4, #32]
 800fc78:	47b8      	blx	r7
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	dc06      	bgt.n	800fc8c <__sflush_r+0x104>
 800fc7e:	2340      	movs	r3, #64	; 0x40
 800fc80:	2001      	movs	r0, #1
 800fc82:	89a2      	ldrh	r2, [r4, #12]
 800fc84:	4240      	negs	r0, r0
 800fc86:	4313      	orrs	r3, r2
 800fc88:	81a3      	strh	r3, [r4, #12]
 800fc8a:	e78a      	b.n	800fba2 <__sflush_r+0x1a>
 800fc8c:	9b01      	ldr	r3, [sp, #4]
 800fc8e:	1836      	adds	r6, r6, r0
 800fc90:	1a1b      	subs	r3, r3, r0
 800fc92:	9301      	str	r3, [sp, #4]
 800fc94:	e7e7      	b.n	800fc66 <__sflush_r+0xde>
 800fc96:	46c0      	nop			; (mov r8, r8)
 800fc98:	dfbffffe 	.word	0xdfbffffe

0800fc9c <_fflush_r>:
 800fc9c:	690b      	ldr	r3, [r1, #16]
 800fc9e:	b570      	push	{r4, r5, r6, lr}
 800fca0:	0005      	movs	r5, r0
 800fca2:	000c      	movs	r4, r1
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d102      	bne.n	800fcae <_fflush_r+0x12>
 800fca8:	2500      	movs	r5, #0
 800fcaa:	0028      	movs	r0, r5
 800fcac:	bd70      	pop	{r4, r5, r6, pc}
 800fcae:	2800      	cmp	r0, #0
 800fcb0:	d004      	beq.n	800fcbc <_fflush_r+0x20>
 800fcb2:	6a03      	ldr	r3, [r0, #32]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d101      	bne.n	800fcbc <_fflush_r+0x20>
 800fcb8:	f7fd fb62 	bl	800d380 <__sinit>
 800fcbc:	220c      	movs	r2, #12
 800fcbe:	5ea3      	ldrsh	r3, [r4, r2]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d0f1      	beq.n	800fca8 <_fflush_r+0xc>
 800fcc4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fcc6:	07d2      	lsls	r2, r2, #31
 800fcc8:	d404      	bmi.n	800fcd4 <_fflush_r+0x38>
 800fcca:	059b      	lsls	r3, r3, #22
 800fccc:	d402      	bmi.n	800fcd4 <_fflush_r+0x38>
 800fcce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcd0:	f7fd fd4b 	bl	800d76a <__retarget_lock_acquire_recursive>
 800fcd4:	0028      	movs	r0, r5
 800fcd6:	0021      	movs	r1, r4
 800fcd8:	f7ff ff56 	bl	800fb88 <__sflush_r>
 800fcdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fcde:	0005      	movs	r5, r0
 800fce0:	07db      	lsls	r3, r3, #31
 800fce2:	d4e2      	bmi.n	800fcaa <_fflush_r+0xe>
 800fce4:	89a3      	ldrh	r3, [r4, #12]
 800fce6:	059b      	lsls	r3, r3, #22
 800fce8:	d4df      	bmi.n	800fcaa <_fflush_r+0xe>
 800fcea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcec:	f7fd fd3e 	bl	800d76c <__retarget_lock_release_recursive>
 800fcf0:	e7db      	b.n	800fcaa <_fflush_r+0xe>
	...

0800fcf4 <fiprintf>:
 800fcf4:	b40e      	push	{r1, r2, r3}
 800fcf6:	b517      	push	{r0, r1, r2, r4, lr}
 800fcf8:	4c05      	ldr	r4, [pc, #20]	; (800fd10 <fiprintf+0x1c>)
 800fcfa:	ab05      	add	r3, sp, #20
 800fcfc:	cb04      	ldmia	r3!, {r2}
 800fcfe:	0001      	movs	r1, r0
 800fd00:	6820      	ldr	r0, [r4, #0]
 800fd02:	9301      	str	r3, [sp, #4]
 800fd04:	f7ff fe24 	bl	800f950 <_vfiprintf_r>
 800fd08:	bc1e      	pop	{r1, r2, r3, r4}
 800fd0a:	bc08      	pop	{r3}
 800fd0c:	b003      	add	sp, #12
 800fd0e:	4718      	bx	r3
 800fd10:	200001e0 	.word	0x200001e0

0800fd14 <__swbuf_r>:
 800fd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd16:	0006      	movs	r6, r0
 800fd18:	000d      	movs	r5, r1
 800fd1a:	0014      	movs	r4, r2
 800fd1c:	2800      	cmp	r0, #0
 800fd1e:	d004      	beq.n	800fd2a <__swbuf_r+0x16>
 800fd20:	6a03      	ldr	r3, [r0, #32]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d101      	bne.n	800fd2a <__swbuf_r+0x16>
 800fd26:	f7fd fb2b 	bl	800d380 <__sinit>
 800fd2a:	69a3      	ldr	r3, [r4, #24]
 800fd2c:	60a3      	str	r3, [r4, #8]
 800fd2e:	89a3      	ldrh	r3, [r4, #12]
 800fd30:	071b      	lsls	r3, r3, #28
 800fd32:	d528      	bpl.n	800fd86 <__swbuf_r+0x72>
 800fd34:	6923      	ldr	r3, [r4, #16]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d025      	beq.n	800fd86 <__swbuf_r+0x72>
 800fd3a:	6923      	ldr	r3, [r4, #16]
 800fd3c:	6820      	ldr	r0, [r4, #0]
 800fd3e:	b2ef      	uxtb	r7, r5
 800fd40:	1ac0      	subs	r0, r0, r3
 800fd42:	6963      	ldr	r3, [r4, #20]
 800fd44:	b2ed      	uxtb	r5, r5
 800fd46:	4283      	cmp	r3, r0
 800fd48:	dc05      	bgt.n	800fd56 <__swbuf_r+0x42>
 800fd4a:	0021      	movs	r1, r4
 800fd4c:	0030      	movs	r0, r6
 800fd4e:	f7ff ffa5 	bl	800fc9c <_fflush_r>
 800fd52:	2800      	cmp	r0, #0
 800fd54:	d11d      	bne.n	800fd92 <__swbuf_r+0x7e>
 800fd56:	68a3      	ldr	r3, [r4, #8]
 800fd58:	3001      	adds	r0, #1
 800fd5a:	3b01      	subs	r3, #1
 800fd5c:	60a3      	str	r3, [r4, #8]
 800fd5e:	6823      	ldr	r3, [r4, #0]
 800fd60:	1c5a      	adds	r2, r3, #1
 800fd62:	6022      	str	r2, [r4, #0]
 800fd64:	701f      	strb	r7, [r3, #0]
 800fd66:	6963      	ldr	r3, [r4, #20]
 800fd68:	4283      	cmp	r3, r0
 800fd6a:	d004      	beq.n	800fd76 <__swbuf_r+0x62>
 800fd6c:	89a3      	ldrh	r3, [r4, #12]
 800fd6e:	07db      	lsls	r3, r3, #31
 800fd70:	d507      	bpl.n	800fd82 <__swbuf_r+0x6e>
 800fd72:	2d0a      	cmp	r5, #10
 800fd74:	d105      	bne.n	800fd82 <__swbuf_r+0x6e>
 800fd76:	0021      	movs	r1, r4
 800fd78:	0030      	movs	r0, r6
 800fd7a:	f7ff ff8f 	bl	800fc9c <_fflush_r>
 800fd7e:	2800      	cmp	r0, #0
 800fd80:	d107      	bne.n	800fd92 <__swbuf_r+0x7e>
 800fd82:	0028      	movs	r0, r5
 800fd84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd86:	0021      	movs	r1, r4
 800fd88:	0030      	movs	r0, r6
 800fd8a:	f000 f805 	bl	800fd98 <__swsetup_r>
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	d0d3      	beq.n	800fd3a <__swbuf_r+0x26>
 800fd92:	2501      	movs	r5, #1
 800fd94:	426d      	negs	r5, r5
 800fd96:	e7f4      	b.n	800fd82 <__swbuf_r+0x6e>

0800fd98 <__swsetup_r>:
 800fd98:	4b30      	ldr	r3, [pc, #192]	; (800fe5c <__swsetup_r+0xc4>)
 800fd9a:	b570      	push	{r4, r5, r6, lr}
 800fd9c:	0005      	movs	r5, r0
 800fd9e:	6818      	ldr	r0, [r3, #0]
 800fda0:	000c      	movs	r4, r1
 800fda2:	2800      	cmp	r0, #0
 800fda4:	d004      	beq.n	800fdb0 <__swsetup_r+0x18>
 800fda6:	6a03      	ldr	r3, [r0, #32]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d101      	bne.n	800fdb0 <__swsetup_r+0x18>
 800fdac:	f7fd fae8 	bl	800d380 <__sinit>
 800fdb0:	230c      	movs	r3, #12
 800fdb2:	5ee2      	ldrsh	r2, [r4, r3]
 800fdb4:	b293      	uxth	r3, r2
 800fdb6:	0711      	lsls	r1, r2, #28
 800fdb8:	d423      	bmi.n	800fe02 <__swsetup_r+0x6a>
 800fdba:	06d9      	lsls	r1, r3, #27
 800fdbc:	d407      	bmi.n	800fdce <__swsetup_r+0x36>
 800fdbe:	2309      	movs	r3, #9
 800fdc0:	2001      	movs	r0, #1
 800fdc2:	602b      	str	r3, [r5, #0]
 800fdc4:	3337      	adds	r3, #55	; 0x37
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	81a3      	strh	r3, [r4, #12]
 800fdca:	4240      	negs	r0, r0
 800fdcc:	bd70      	pop	{r4, r5, r6, pc}
 800fdce:	075b      	lsls	r3, r3, #29
 800fdd0:	d513      	bpl.n	800fdfa <__swsetup_r+0x62>
 800fdd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fdd4:	2900      	cmp	r1, #0
 800fdd6:	d008      	beq.n	800fdea <__swsetup_r+0x52>
 800fdd8:	0023      	movs	r3, r4
 800fdda:	3344      	adds	r3, #68	; 0x44
 800fddc:	4299      	cmp	r1, r3
 800fdde:	d002      	beq.n	800fde6 <__swsetup_r+0x4e>
 800fde0:	0028      	movs	r0, r5
 800fde2:	f7fe fba3 	bl	800e52c <_free_r>
 800fde6:	2300      	movs	r3, #0
 800fde8:	6363      	str	r3, [r4, #52]	; 0x34
 800fdea:	2224      	movs	r2, #36	; 0x24
 800fdec:	89a3      	ldrh	r3, [r4, #12]
 800fdee:	4393      	bics	r3, r2
 800fdf0:	81a3      	strh	r3, [r4, #12]
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	6063      	str	r3, [r4, #4]
 800fdf6:	6923      	ldr	r3, [r4, #16]
 800fdf8:	6023      	str	r3, [r4, #0]
 800fdfa:	2308      	movs	r3, #8
 800fdfc:	89a2      	ldrh	r2, [r4, #12]
 800fdfe:	4313      	orrs	r3, r2
 800fe00:	81a3      	strh	r3, [r4, #12]
 800fe02:	6923      	ldr	r3, [r4, #16]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d10b      	bne.n	800fe20 <__swsetup_r+0x88>
 800fe08:	21a0      	movs	r1, #160	; 0xa0
 800fe0a:	2280      	movs	r2, #128	; 0x80
 800fe0c:	89a3      	ldrh	r3, [r4, #12]
 800fe0e:	0089      	lsls	r1, r1, #2
 800fe10:	0092      	lsls	r2, r2, #2
 800fe12:	400b      	ands	r3, r1
 800fe14:	4293      	cmp	r3, r2
 800fe16:	d003      	beq.n	800fe20 <__swsetup_r+0x88>
 800fe18:	0021      	movs	r1, r4
 800fe1a:	0028      	movs	r0, r5
 800fe1c:	f000 f890 	bl	800ff40 <__smakebuf_r>
 800fe20:	220c      	movs	r2, #12
 800fe22:	5ea3      	ldrsh	r3, [r4, r2]
 800fe24:	2001      	movs	r0, #1
 800fe26:	001a      	movs	r2, r3
 800fe28:	b299      	uxth	r1, r3
 800fe2a:	4002      	ands	r2, r0
 800fe2c:	4203      	tst	r3, r0
 800fe2e:	d00f      	beq.n	800fe50 <__swsetup_r+0xb8>
 800fe30:	2200      	movs	r2, #0
 800fe32:	60a2      	str	r2, [r4, #8]
 800fe34:	6962      	ldr	r2, [r4, #20]
 800fe36:	4252      	negs	r2, r2
 800fe38:	61a2      	str	r2, [r4, #24]
 800fe3a:	2000      	movs	r0, #0
 800fe3c:	6922      	ldr	r2, [r4, #16]
 800fe3e:	4282      	cmp	r2, r0
 800fe40:	d1c4      	bne.n	800fdcc <__swsetup_r+0x34>
 800fe42:	0609      	lsls	r1, r1, #24
 800fe44:	d5c2      	bpl.n	800fdcc <__swsetup_r+0x34>
 800fe46:	2240      	movs	r2, #64	; 0x40
 800fe48:	4313      	orrs	r3, r2
 800fe4a:	81a3      	strh	r3, [r4, #12]
 800fe4c:	3801      	subs	r0, #1
 800fe4e:	e7bd      	b.n	800fdcc <__swsetup_r+0x34>
 800fe50:	0788      	lsls	r0, r1, #30
 800fe52:	d400      	bmi.n	800fe56 <__swsetup_r+0xbe>
 800fe54:	6962      	ldr	r2, [r4, #20]
 800fe56:	60a2      	str	r2, [r4, #8]
 800fe58:	e7ef      	b.n	800fe3a <__swsetup_r+0xa2>
 800fe5a:	46c0      	nop			; (mov r8, r8)
 800fe5c:	200001e0 	.word	0x200001e0

0800fe60 <memmove>:
 800fe60:	b510      	push	{r4, lr}
 800fe62:	4288      	cmp	r0, r1
 800fe64:	d902      	bls.n	800fe6c <memmove+0xc>
 800fe66:	188b      	adds	r3, r1, r2
 800fe68:	4298      	cmp	r0, r3
 800fe6a:	d303      	bcc.n	800fe74 <memmove+0x14>
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	e007      	b.n	800fe80 <memmove+0x20>
 800fe70:	5c8b      	ldrb	r3, [r1, r2]
 800fe72:	5483      	strb	r3, [r0, r2]
 800fe74:	3a01      	subs	r2, #1
 800fe76:	d2fb      	bcs.n	800fe70 <memmove+0x10>
 800fe78:	bd10      	pop	{r4, pc}
 800fe7a:	5ccc      	ldrb	r4, [r1, r3]
 800fe7c:	54c4      	strb	r4, [r0, r3]
 800fe7e:	3301      	adds	r3, #1
 800fe80:	429a      	cmp	r2, r3
 800fe82:	d1fa      	bne.n	800fe7a <memmove+0x1a>
 800fe84:	e7f8      	b.n	800fe78 <memmove+0x18>

0800fe86 <abort>:
 800fe86:	2006      	movs	r0, #6
 800fe88:	b510      	push	{r4, lr}
 800fe8a:	f000 f8c1 	bl	8010010 <raise>
 800fe8e:	2001      	movs	r0, #1
 800fe90:	f7f5 fce4 	bl	800585c <_exit>

0800fe94 <_calloc_r>:
 800fe94:	b570      	push	{r4, r5, r6, lr}
 800fe96:	0c0b      	lsrs	r3, r1, #16
 800fe98:	0c15      	lsrs	r5, r2, #16
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d11e      	bne.n	800fedc <_calloc_r+0x48>
 800fe9e:	2d00      	cmp	r5, #0
 800fea0:	d10c      	bne.n	800febc <_calloc_r+0x28>
 800fea2:	b289      	uxth	r1, r1
 800fea4:	b294      	uxth	r4, r2
 800fea6:	434c      	muls	r4, r1
 800fea8:	0021      	movs	r1, r4
 800feaa:	f7fb fdcd 	bl	800ba48 <_malloc_r>
 800feae:	1e05      	subs	r5, r0, #0
 800feb0:	d01b      	beq.n	800feea <_calloc_r+0x56>
 800feb2:	0022      	movs	r2, r4
 800feb4:	2100      	movs	r1, #0
 800feb6:	f7fd fb13 	bl	800d4e0 <memset>
 800feba:	e016      	b.n	800feea <_calloc_r+0x56>
 800febc:	1c2b      	adds	r3, r5, #0
 800febe:	1c0c      	adds	r4, r1, #0
 800fec0:	b289      	uxth	r1, r1
 800fec2:	b292      	uxth	r2, r2
 800fec4:	434a      	muls	r2, r1
 800fec6:	b2a1      	uxth	r1, r4
 800fec8:	b29c      	uxth	r4, r3
 800feca:	434c      	muls	r4, r1
 800fecc:	0c13      	lsrs	r3, r2, #16
 800fece:	18e4      	adds	r4, r4, r3
 800fed0:	0c23      	lsrs	r3, r4, #16
 800fed2:	d107      	bne.n	800fee4 <_calloc_r+0x50>
 800fed4:	0424      	lsls	r4, r4, #16
 800fed6:	b292      	uxth	r2, r2
 800fed8:	4314      	orrs	r4, r2
 800feda:	e7e5      	b.n	800fea8 <_calloc_r+0x14>
 800fedc:	2d00      	cmp	r5, #0
 800fede:	d101      	bne.n	800fee4 <_calloc_r+0x50>
 800fee0:	1c14      	adds	r4, r2, #0
 800fee2:	e7ed      	b.n	800fec0 <_calloc_r+0x2c>
 800fee4:	230c      	movs	r3, #12
 800fee6:	2500      	movs	r5, #0
 800fee8:	6003      	str	r3, [r0, #0]
 800feea:	0028      	movs	r0, r5
 800feec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fef0 <__swhatbuf_r>:
 800fef0:	b570      	push	{r4, r5, r6, lr}
 800fef2:	000e      	movs	r6, r1
 800fef4:	001d      	movs	r5, r3
 800fef6:	230e      	movs	r3, #14
 800fef8:	5ec9      	ldrsh	r1, [r1, r3]
 800fefa:	0014      	movs	r4, r2
 800fefc:	b096      	sub	sp, #88	; 0x58
 800fefe:	2900      	cmp	r1, #0
 800ff00:	da0c      	bge.n	800ff1c <__swhatbuf_r+0x2c>
 800ff02:	89b2      	ldrh	r2, [r6, #12]
 800ff04:	2380      	movs	r3, #128	; 0x80
 800ff06:	0011      	movs	r1, r2
 800ff08:	4019      	ands	r1, r3
 800ff0a:	421a      	tst	r2, r3
 800ff0c:	d013      	beq.n	800ff36 <__swhatbuf_r+0x46>
 800ff0e:	2100      	movs	r1, #0
 800ff10:	3b40      	subs	r3, #64	; 0x40
 800ff12:	2000      	movs	r0, #0
 800ff14:	6029      	str	r1, [r5, #0]
 800ff16:	6023      	str	r3, [r4, #0]
 800ff18:	b016      	add	sp, #88	; 0x58
 800ff1a:	bd70      	pop	{r4, r5, r6, pc}
 800ff1c:	466a      	mov	r2, sp
 800ff1e:	f000 f881 	bl	8010024 <_fstat_r>
 800ff22:	2800      	cmp	r0, #0
 800ff24:	dbed      	blt.n	800ff02 <__swhatbuf_r+0x12>
 800ff26:	23f0      	movs	r3, #240	; 0xf0
 800ff28:	9901      	ldr	r1, [sp, #4]
 800ff2a:	021b      	lsls	r3, r3, #8
 800ff2c:	4019      	ands	r1, r3
 800ff2e:	4b03      	ldr	r3, [pc, #12]	; (800ff3c <__swhatbuf_r+0x4c>)
 800ff30:	18c9      	adds	r1, r1, r3
 800ff32:	424b      	negs	r3, r1
 800ff34:	4159      	adcs	r1, r3
 800ff36:	2380      	movs	r3, #128	; 0x80
 800ff38:	00db      	lsls	r3, r3, #3
 800ff3a:	e7ea      	b.n	800ff12 <__swhatbuf_r+0x22>
 800ff3c:	ffffe000 	.word	0xffffe000

0800ff40 <__smakebuf_r>:
 800ff40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff42:	2602      	movs	r6, #2
 800ff44:	898b      	ldrh	r3, [r1, #12]
 800ff46:	0005      	movs	r5, r0
 800ff48:	000c      	movs	r4, r1
 800ff4a:	4233      	tst	r3, r6
 800ff4c:	d006      	beq.n	800ff5c <__smakebuf_r+0x1c>
 800ff4e:	0023      	movs	r3, r4
 800ff50:	3347      	adds	r3, #71	; 0x47
 800ff52:	6023      	str	r3, [r4, #0]
 800ff54:	6123      	str	r3, [r4, #16]
 800ff56:	2301      	movs	r3, #1
 800ff58:	6163      	str	r3, [r4, #20]
 800ff5a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ff5c:	466a      	mov	r2, sp
 800ff5e:	ab01      	add	r3, sp, #4
 800ff60:	f7ff ffc6 	bl	800fef0 <__swhatbuf_r>
 800ff64:	9900      	ldr	r1, [sp, #0]
 800ff66:	0007      	movs	r7, r0
 800ff68:	0028      	movs	r0, r5
 800ff6a:	f7fb fd6d 	bl	800ba48 <_malloc_r>
 800ff6e:	2800      	cmp	r0, #0
 800ff70:	d108      	bne.n	800ff84 <__smakebuf_r+0x44>
 800ff72:	220c      	movs	r2, #12
 800ff74:	5ea3      	ldrsh	r3, [r4, r2]
 800ff76:	059a      	lsls	r2, r3, #22
 800ff78:	d4ef      	bmi.n	800ff5a <__smakebuf_r+0x1a>
 800ff7a:	2203      	movs	r2, #3
 800ff7c:	4393      	bics	r3, r2
 800ff7e:	431e      	orrs	r6, r3
 800ff80:	81a6      	strh	r6, [r4, #12]
 800ff82:	e7e4      	b.n	800ff4e <__smakebuf_r+0xe>
 800ff84:	2380      	movs	r3, #128	; 0x80
 800ff86:	89a2      	ldrh	r2, [r4, #12]
 800ff88:	6020      	str	r0, [r4, #0]
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	81a3      	strh	r3, [r4, #12]
 800ff8e:	9b00      	ldr	r3, [sp, #0]
 800ff90:	6120      	str	r0, [r4, #16]
 800ff92:	6163      	str	r3, [r4, #20]
 800ff94:	9b01      	ldr	r3, [sp, #4]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d00c      	beq.n	800ffb4 <__smakebuf_r+0x74>
 800ff9a:	0028      	movs	r0, r5
 800ff9c:	230e      	movs	r3, #14
 800ff9e:	5ee1      	ldrsh	r1, [r4, r3]
 800ffa0:	f000 f852 	bl	8010048 <_isatty_r>
 800ffa4:	2800      	cmp	r0, #0
 800ffa6:	d005      	beq.n	800ffb4 <__smakebuf_r+0x74>
 800ffa8:	2303      	movs	r3, #3
 800ffaa:	89a2      	ldrh	r2, [r4, #12]
 800ffac:	439a      	bics	r2, r3
 800ffae:	3b02      	subs	r3, #2
 800ffb0:	4313      	orrs	r3, r2
 800ffb2:	81a3      	strh	r3, [r4, #12]
 800ffb4:	89a3      	ldrh	r3, [r4, #12]
 800ffb6:	433b      	orrs	r3, r7
 800ffb8:	81a3      	strh	r3, [r4, #12]
 800ffba:	e7ce      	b.n	800ff5a <__smakebuf_r+0x1a>

0800ffbc <_raise_r>:
 800ffbc:	b570      	push	{r4, r5, r6, lr}
 800ffbe:	0004      	movs	r4, r0
 800ffc0:	000d      	movs	r5, r1
 800ffc2:	291f      	cmp	r1, #31
 800ffc4:	d904      	bls.n	800ffd0 <_raise_r+0x14>
 800ffc6:	2316      	movs	r3, #22
 800ffc8:	6003      	str	r3, [r0, #0]
 800ffca:	2001      	movs	r0, #1
 800ffcc:	4240      	negs	r0, r0
 800ffce:	bd70      	pop	{r4, r5, r6, pc}
 800ffd0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d004      	beq.n	800ffe0 <_raise_r+0x24>
 800ffd6:	008a      	lsls	r2, r1, #2
 800ffd8:	189b      	adds	r3, r3, r2
 800ffda:	681a      	ldr	r2, [r3, #0]
 800ffdc:	2a00      	cmp	r2, #0
 800ffde:	d108      	bne.n	800fff2 <_raise_r+0x36>
 800ffe0:	0020      	movs	r0, r4
 800ffe2:	f000 f855 	bl	8010090 <_getpid_r>
 800ffe6:	002a      	movs	r2, r5
 800ffe8:	0001      	movs	r1, r0
 800ffea:	0020      	movs	r0, r4
 800ffec:	f000 f83e 	bl	801006c <_kill_r>
 800fff0:	e7ed      	b.n	800ffce <_raise_r+0x12>
 800fff2:	2000      	movs	r0, #0
 800fff4:	2a01      	cmp	r2, #1
 800fff6:	d0ea      	beq.n	800ffce <_raise_r+0x12>
 800fff8:	1c51      	adds	r1, r2, #1
 800fffa:	d103      	bne.n	8010004 <_raise_r+0x48>
 800fffc:	2316      	movs	r3, #22
 800fffe:	3001      	adds	r0, #1
 8010000:	6023      	str	r3, [r4, #0]
 8010002:	e7e4      	b.n	800ffce <_raise_r+0x12>
 8010004:	2400      	movs	r4, #0
 8010006:	0028      	movs	r0, r5
 8010008:	601c      	str	r4, [r3, #0]
 801000a:	4790      	blx	r2
 801000c:	0020      	movs	r0, r4
 801000e:	e7de      	b.n	800ffce <_raise_r+0x12>

08010010 <raise>:
 8010010:	b510      	push	{r4, lr}
 8010012:	4b03      	ldr	r3, [pc, #12]	; (8010020 <raise+0x10>)
 8010014:	0001      	movs	r1, r0
 8010016:	6818      	ldr	r0, [r3, #0]
 8010018:	f7ff ffd0 	bl	800ffbc <_raise_r>
 801001c:	bd10      	pop	{r4, pc}
 801001e:	46c0      	nop			; (mov r8, r8)
 8010020:	200001e0 	.word	0x200001e0

08010024 <_fstat_r>:
 8010024:	2300      	movs	r3, #0
 8010026:	b570      	push	{r4, r5, r6, lr}
 8010028:	4d06      	ldr	r5, [pc, #24]	; (8010044 <_fstat_r+0x20>)
 801002a:	0004      	movs	r4, r0
 801002c:	0008      	movs	r0, r1
 801002e:	0011      	movs	r1, r2
 8010030:	602b      	str	r3, [r5, #0]
 8010032:	f7f5 fc62 	bl	80058fa <_fstat>
 8010036:	1c43      	adds	r3, r0, #1
 8010038:	d103      	bne.n	8010042 <_fstat_r+0x1e>
 801003a:	682b      	ldr	r3, [r5, #0]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d000      	beq.n	8010042 <_fstat_r+0x1e>
 8010040:	6023      	str	r3, [r4, #0]
 8010042:	bd70      	pop	{r4, r5, r6, pc}
 8010044:	200028a4 	.word	0x200028a4

08010048 <_isatty_r>:
 8010048:	2300      	movs	r3, #0
 801004a:	b570      	push	{r4, r5, r6, lr}
 801004c:	4d06      	ldr	r5, [pc, #24]	; (8010068 <_isatty_r+0x20>)
 801004e:	0004      	movs	r4, r0
 8010050:	0008      	movs	r0, r1
 8010052:	602b      	str	r3, [r5, #0]
 8010054:	f7f5 fc5f 	bl	8005916 <_isatty>
 8010058:	1c43      	adds	r3, r0, #1
 801005a:	d103      	bne.n	8010064 <_isatty_r+0x1c>
 801005c:	682b      	ldr	r3, [r5, #0]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d000      	beq.n	8010064 <_isatty_r+0x1c>
 8010062:	6023      	str	r3, [r4, #0]
 8010064:	bd70      	pop	{r4, r5, r6, pc}
 8010066:	46c0      	nop			; (mov r8, r8)
 8010068:	200028a4 	.word	0x200028a4

0801006c <_kill_r>:
 801006c:	2300      	movs	r3, #0
 801006e:	b570      	push	{r4, r5, r6, lr}
 8010070:	4d06      	ldr	r5, [pc, #24]	; (801008c <_kill_r+0x20>)
 8010072:	0004      	movs	r4, r0
 8010074:	0008      	movs	r0, r1
 8010076:	0011      	movs	r1, r2
 8010078:	602b      	str	r3, [r5, #0]
 801007a:	f7f5 fbdf 	bl	800583c <_kill>
 801007e:	1c43      	adds	r3, r0, #1
 8010080:	d103      	bne.n	801008a <_kill_r+0x1e>
 8010082:	682b      	ldr	r3, [r5, #0]
 8010084:	2b00      	cmp	r3, #0
 8010086:	d000      	beq.n	801008a <_kill_r+0x1e>
 8010088:	6023      	str	r3, [r4, #0]
 801008a:	bd70      	pop	{r4, r5, r6, pc}
 801008c:	200028a4 	.word	0x200028a4

08010090 <_getpid_r>:
 8010090:	b510      	push	{r4, lr}
 8010092:	f7f5 fbcd 	bl	8005830 <_getpid>
 8010096:	bd10      	pop	{r4, pc}

08010098 <_init>:
 8010098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801009a:	46c0      	nop			; (mov r8, r8)
 801009c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801009e:	bc08      	pop	{r3}
 80100a0:	469e      	mov	lr, r3
 80100a2:	4770      	bx	lr

080100a4 <_fini>:
 80100a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100a6:	46c0      	nop			; (mov r8, r8)
 80100a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100aa:	bc08      	pop	{r3}
 80100ac:	469e      	mov	lr, r3
 80100ae:	4770      	bx	lr
