Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 10:27:54 2023
| Host         : DESKTOP-SR9AIC2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sintesis_div_control_sets_placed.rpt
| Design       : sintesis_div
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  divInstance/my_controller/control_aux_reg[10]_i_1_n_0 |                                                            |                  |                1 |              1 |         1.00 |
|  divInstance/my_controller/fin_reg_i_2_n_0             |                                                            |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | divInstance/my_controller/FSM_sequential_STATE_reg[3]_0[0] | rst_IBUF         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                         | divInstance/my_controller/FSM_sequential_STATE_reg[1]_1[0] | rst_IBUF         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                         | divInstance/my_controller/E[0]                             | rst_IBUF         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG                                         |                                                            | rst_IBUF         |                9 |             24 |         2.67 |
+--------------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+


