
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	11fb8 <ftello64@plt+0xd58>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	r9, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #102400	; 0x19000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #102400	; 0x19000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #102400	; 0x19000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #102400	; 0x19000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #102400	; 0x19000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #102400	; 0x19000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #102400	; 0x19000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #102400	; 0x19000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #102400	; 0x19000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #102400	; 0x19000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #102400	; 0x19000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #102400	; 0x19000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #102400	; 0x19000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #102400	; 0x19000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #102400	; 0x19000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #102400	; 0x19000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #102400	; 0x19000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #102400	; 0x19000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #102400	; 0x19000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #102400	; 0x19000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #102400	; 0x19000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #102400	; 0x19000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #102400	; 0x19000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #24, 20	; 0x18000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #24, 20	; 0x18000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #24, 20	; 0x18000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #24, 20	; 0x18000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #24, 20	; 0x18000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #24, 20	; 0x18000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #24, 20	; 0x18000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #24, 20	; 0x18000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #24, 20	; 0x18000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #24, 20	; 0x18000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #24, 20	; 0x18000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #24, 20	; 0x18000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #24, 20	; 0x18000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #24, 20	; 0x18000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #24, 20	; 0x18000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #24, 20	; 0x18000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #24, 20	; 0x18000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #24, 20	; 0x18000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #24, 20	; 0x18000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #24, 20	; 0x18000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #24, 20	; 0x18000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11274:	mov	r7, r0
   11278:	sub	sp, sp, #188	; 0xbc
   1127c:	ldr	r0, [r1]
   11280:	mov	r6, r1
   11284:	bl	129bc <ftello64@plt+0x175c>
   11288:	ldr	r1, [pc, #3180]	; 11efc <ftello64@plt+0xc9c>
   1128c:	mov	r0, #6
   11290:	bl	111d0 <setlocale@plt>
   11294:	ldr	r1, [pc, #3172]	; 11f00 <ftello64@plt+0xca0>
   11298:	ldr	r0, [pc, #3172]	; 11f04 <ftello64@plt+0xca4>
   1129c:	bl	1120c <bindtextdomain@plt>
   112a0:	ldr	r9, [pc, #3168]	; 11f08 <ftello64@plt+0xca8>
   112a4:	ldr	r0, [pc, #3160]	; 11f04 <ftello64@plt+0xca4>
   112a8:	ldr	r8, [pc, #3164]	; 11f0c <ftello64@plt+0xcac>
   112ac:	ldr	sl, [pc, #3164]	; 11f10 <ftello64@plt+0xcb0>
   112b0:	bl	11044 <textdomain@plt>
   112b4:	mvn	fp, #0
   112b8:	ldr	r0, [pc, #3156]	; 11f14 <ftello64@plt+0xcb4>
   112bc:	mov	r5, #0
   112c0:	str	fp, [sp, #44]	; 0x2c
   112c4:	bl	186d4 <ftello64@plt+0x7474>
   112c8:	mov	r3, #10
   112cc:	str	r5, [sp, #32]
   112d0:	str	r5, [sp, #40]	; 0x28
   112d4:	str	r5, [sp, #56]	; 0x38
   112d8:	str	r5, [sp, #28]
   112dc:	str	r5, [sp, #48]	; 0x30
   112e0:	str	r3, [sp, #52]	; 0x34
   112e4:	mov	r4, #0
   112e8:	str	r4, [sp]
   112ec:	mov	r3, r9
   112f0:	mov	r2, r8
   112f4:	mov	r1, r6
   112f8:	mov	r0, r7
   112fc:	bl	11110 <getopt_long@plt>
   11300:	cmn	r0, #1
   11304:	beq	114f0 <ftello64@plt+0x290>
   11308:	cmp	r0, #110	; 0x6e
   1130c:	beq	1153c <ftello64@plt+0x2dc>
   11310:	bgt	11430 <ftello64@plt+0x1d0>
   11314:	cmn	r0, #2
   11318:	beq	1152c <ftello64@plt+0x2cc>
   1131c:	ble	114b8 <ftello64@plt+0x258>
   11320:	cmp	r0, #101	; 0x65
   11324:	beq	11474 <ftello64@plt+0x214>
   11328:	cmp	r0, #105	; 0x69
   1132c:	bne	11524 <ftello64@plt+0x2c4>
   11330:	ldr	fp, [sl]
   11334:	mov	r1, #45	; 0x2d
   11338:	mov	r0, fp
   1133c:	bl	11140 <strchr@plt>
   11340:	ldr	r2, [sp, #28]
   11344:	cmp	r2, #0
   11348:	mov	r3, r0
   1134c:	bne	11a7c <ftello64@plt+0x81c>
   11350:	cmp	r0, #0
   11354:	beq	115b8 <ftello64@plt+0x358>
   11358:	ldr	r0, [sp, #28]
   1135c:	mov	r2, #5
   11360:	strb	r0, [r3]
   11364:	ldr	r1, [pc, #2988]	; 11f18 <ftello64@plt+0xcb8>
   11368:	ldr	fp, [sl]
   1136c:	str	r3, [sp, #56]	; 0x38
   11370:	bl	11020 <dcgettext@plt>
   11374:	ldr	r3, [sp, #56]	; 0x38
   11378:	ldr	r2, [pc, #2940]	; 11efc <ftello64@plt+0xc9c>
   1137c:	mov	r4, r3
   11380:	ldr	r3, [sp, #28]
   11384:	str	r2, [sp, #8]
   11388:	str	r3, [sp, #16]
   1138c:	mvn	r2, #0
   11390:	mov	r3, #0
   11394:	strd	r2, [sp]
   11398:	mov	r2, #0
   1139c:	mov	r3, #0
   113a0:	str	r0, [sp, #12]
   113a4:	mov	r0, fp
   113a8:	bl	164c4 <ftello64@plt+0x5264>
   113ac:	mov	r3, #45	; 0x2d
   113b0:	strb	r3, [r4], #1
   113b4:	mov	r2, #5
   113b8:	ldr	r1, [pc, #2904]	; 11f18 <ftello64@plt+0xcb8>
   113bc:	mov	fp, r0
   113c0:	ldr	r0, [sp, #28]
   113c4:	bl	11020 <dcgettext@plt>
   113c8:	ldr	r3, [sp, #28]
   113cc:	mvn	r2, #0
   113d0:	str	r3, [sp, #16]
   113d4:	ldr	r3, [pc, #2848]	; 11efc <ftello64@plt+0xc9c>
   113d8:	str	r3, [sp, #8]
   113dc:	mov	r3, #0
   113e0:	strd	r2, [sp]
   113e4:	mov	r2, #0
   113e8:	mov	r3, #0
   113ec:	str	r0, [sp, #12]
   113f0:	mov	r0, r4
   113f4:	bl	164c4 <ftello64@plt+0x5264>
   113f8:	sub	r3, r0, fp
   113fc:	cmn	r3, #1
   11400:	movne	r3, #0
   11404:	moveq	r3, #1
   11408:	cmp	fp, r0
   1140c:	mov	r2, r0
   11410:	movls	r2, #0
   11414:	movhi	r2, #1
   11418:	cmp	r2, r3
   1141c:	str	r0, [sp, #56]	; 0x38
   11420:	bne	115f4 <ftello64@plt+0x394>
   11424:	mov	r3, #1
   11428:	str	r3, [sp, #28]
   1142c:	b	112e4 <ftello64@plt+0x84>
   11430:	cmp	r0, #114	; 0x72
   11434:	beq	11534 <ftello64@plt+0x2d4>
   11438:	ble	11488 <ftello64@plt+0x228>
   1143c:	cmp	r0, #122	; 0x7a
   11440:	beq	11480 <ftello64@plt+0x220>
   11444:	cmp	r0, #256	; 0x100
   11448:	bne	11524 <ftello64@plt+0x2c4>
   1144c:	ldr	r0, [sp, #32]
   11450:	cmp	r0, #0
   11454:	beq	11468 <ftello64@plt+0x208>
   11458:	ldr	r1, [sl]
   1145c:	bl	10f84 <strcmp@plt>
   11460:	cmp	r0, #0
   11464:	bne	11a9c <ftello64@plt+0x83c>
   11468:	ldr	r3, [sl]
   1146c:	str	r3, [sp, #32]
   11470:	b	112e4 <ftello64@plt+0x84>
   11474:	mov	r3, #1
   11478:	str	r3, [sp, #48]	; 0x30
   1147c:	b	112e4 <ftello64@plt+0x84>
   11480:	str	r4, [sp, #52]	; 0x34
   11484:	b	112e4 <ftello64@plt+0x84>
   11488:	cmp	r0, #111	; 0x6f
   1148c:	bne	11524 <ftello64@plt+0x2c4>
   11490:	ldr	r0, [sp, #40]	; 0x28
   11494:	cmp	r0, #0
   11498:	beq	114ac <ftello64@plt+0x24c>
   1149c:	ldr	r1, [sl]
   114a0:	bl	10f84 <strcmp@plt>
   114a4:	cmp	r0, #0
   114a8:	bne	11aa8 <ftello64@plt+0x848>
   114ac:	ldr	r3, [sl]
   114b0:	str	r3, [sp, #40]	; 0x28
   114b4:	b	112e4 <ftello64@plt+0x84>
   114b8:	cmn	r0, #3
   114bc:	bne	11524 <ftello64@plt+0x2c4>
   114c0:	ldr	r1, [pc, #2644]	; 11f1c <ftello64@plt+0xcbc>
   114c4:	ldr	r3, [pc, #2644]	; 11f20 <ftello64@plt+0xcc0>
   114c8:	ldr	r2, [pc, #2644]	; 11f24 <ftello64@plt+0xcc4>
   114cc:	str	r4, [sp, #4]
   114d0:	ldr	r0, [r1]
   114d4:	ldr	r3, [r3]
   114d8:	ldr	r1, [pc, #2632]	; 11f28 <ftello64@plt+0xcc8>
   114dc:	str	r2, [sp]
   114e0:	ldr	r2, [pc, #2628]	; 11f2c <ftello64@plt+0xccc>
   114e4:	bl	15d04 <ftello64@plt+0x4aa4>
   114e8:	mov	r0, r4
   114ec:	bl	11128 <exit@plt>
   114f0:	ldr	r3, [sp, #48]	; 0x30
   114f4:	ldr	r2, [sp, #28]
   114f8:	ands	r3, r3, r2
   114fc:	str	r3, [sp, #60]	; 0x3c
   11500:	beq	11630 <ftello64@plt+0x3d0>
   11504:	mov	r2, #5
   11508:	ldr	r1, [pc, #2592]	; 11f30 <ftello64@plt+0xcd0>
   1150c:	mov	r0, r4
   11510:	bl	11020 <dcgettext@plt>
   11514:	mov	r1, r4
   11518:	mov	r2, r0
   1151c:	mov	r0, r4
   11520:	bl	110bc <error@plt>
   11524:	mov	r0, #1
   11528:	bl	120a4 <ftello64@plt+0xe44>
   1152c:	mov	r0, r4
   11530:	bl	120a4 <ftello64@plt+0xe44>
   11534:	mov	r5, #1
   11538:	b	112e4 <ftello64@plt+0x84>
   1153c:	ldr	r3, [pc, #2488]	; 11efc <ftello64@plt+0xc9c>
   11540:	mov	r2, #10
   11544:	str	r3, [sp]
   11548:	mov	r1, r4
   1154c:	add	r3, sp, #80	; 0x50
   11550:	ldr	r0, [sl]
   11554:	bl	1656c <ftello64@plt+0x530c>
   11558:	cmp	r0, #0
   1155c:	bne	11580 <ftello64@plt+0x320>
   11560:	ldrd	r2, [sp, #80]	; 0x50
   11564:	ldr	r0, [sp, #44]	; 0x2c
   11568:	mov	r1, #0
   1156c:	cmp	r3, r1
   11570:	cmpeq	r2, r0
   11574:	movhi	r2, r0
   11578:	str	r2, [sp, #44]	; 0x2c
   1157c:	b	112e4 <ftello64@plt+0x84>
   11580:	cmp	r0, #1
   11584:	beq	112e4 <ftello64@plt+0x84>
   11588:	mov	r2, #5
   1158c:	ldr	r1, [pc, #2464]	; 11f34 <ftello64@plt+0xcd4>
   11590:	mov	r0, r4
   11594:	bl	11020 <dcgettext@plt>
   11598:	mov	r5, r0
   1159c:	ldr	r0, [sl]
   115a0:	bl	1487c <ftello64@plt+0x361c>
   115a4:	mov	r2, r5
   115a8:	mov	r1, r4
   115ac:	mov	r3, r0
   115b0:	mov	r0, #1
   115b4:	bl	110bc <error@plt>
   115b8:	mov	r2, #5
   115bc:	ldr	r1, [pc, #2388]	; 11f18 <ftello64@plt+0xcb8>
   115c0:	bl	11020 <dcgettext@plt>
   115c4:	mvn	r2, #0
   115c8:	mov	r3, #0
   115cc:	ldr	r1, [pc, #2344]	; 11efc <ftello64@plt+0xc9c>
   115d0:	ldr	ip, [sp, #28]
   115d4:	strd	r2, [sp]
   115d8:	str	ip, [sp, #16]
   115dc:	str	r1, [sp, #8]
   115e0:	mov	r2, #0
   115e4:	mov	r3, #0
   115e8:	str	r0, [sp, #12]
   115ec:	mov	r0, fp
   115f0:	bl	164c4 <ftello64@plt+0x5264>
   115f4:	bl	1114c <__errno_location@plt>
   115f8:	mov	r2, #5
   115fc:	ldr	r1, [pc, #2324]	; 11f18 <ftello64@plt+0xcb8>
   11600:	ldr	r5, [r0]
   11604:	mov	r0, #0
   11608:	bl	11020 <dcgettext@plt>
   1160c:	mov	r4, r0
   11610:	ldr	r0, [sl]
   11614:	bl	1487c <ftello64@plt+0x361c>
   11618:	mov	r1, r5
   1161c:	mov	r3, r4
   11620:	ldr	r2, [pc, #2320]	; 11f38 <ftello64@plt+0xcd8>
   11624:	str	r0, [sp]
   11628:	mov	r0, #1
   1162c:	bl	110bc <error@plt>
   11630:	ldr	r3, [pc, #2308]	; 11f3c <ftello64@plt+0xcdc>
   11634:	ldr	r2, [sp, #28]
   11638:	ldr	r4, [r3]
   1163c:	cmp	r2, #0
   11640:	sub	sl, r7, r4
   11644:	add	r7, r6, r4, lsl #2
   11648:	beq	117b4 <ftello64@plt+0x554>
   1164c:	cmp	sl, #0
   11650:	bgt	11a5c <ftello64@plt+0x7fc>
   11654:	ldr	r3, [sp, #44]	; 0x2c
   11658:	cmp	r3, #0
   1165c:	bne	11a88 <ftello64@plt+0x828>
   11660:	ldr	r7, [sp, #44]	; 0x2c
   11664:	mov	r6, r7
   11668:	ldr	r3, [sp, #44]	; 0x2c
   1166c:	cmp	r3, r6
   11670:	movcs	r3, r5
   11674:	orrcc	r3, r5, #1
   11678:	cmp	r3, #0
   1167c:	beq	11930 <ftello64@plt+0x6d0>
   11680:	cmp	r5, #0
   11684:	ldr	r4, [sp, #44]	; 0x2c
   11688:	mvnne	r1, #0
   1168c:	beq	11934 <ftello64@plt+0x6d4>
   11690:	ldr	r0, [sp, #32]
   11694:	bl	148bc <ftello64@plt+0x365c>
   11698:	subs	r3, r0, #0
   1169c:	str	r3, [sp, #64]	; 0x40
   116a0:	beq	11ab4 <ftello64@plt+0x854>
   116a4:	ldr	r3, [sp, #48]	; 0x30
   116a8:	mov	r8, #0
   116ac:	eor	r3, r3, #1
   116b0:	str	r3, [sp, #68]	; 0x44
   116b4:	ldr	r2, [sp, #44]	; 0x2c
   116b8:	ldr	r3, [sp, #68]	; 0x44
   116bc:	cmp	r2, #0
   116c0:	moveq	r3, #0
   116c4:	andne	r3, r3, #1
   116c8:	ldr	r2, [sp, #28]
   116cc:	eor	r3, r3, #1
   116d0:	orrs	r9, r2, r3
   116d4:	beq	11dac <ftello64@plt+0xb4c>
   116d8:	cmp	r5, #0
   116dc:	beq	11998 <ftello64@plt+0x738>
   116e0:	ldr	r3, [sp, #40]	; 0x28
   116e4:	cmp	r3, #0
   116e8:	beq	11708 <ftello64@plt+0x4a8>
   116ec:	ldr	r3, [pc, #2088]	; 11f1c <ftello64@plt+0xcbc>
   116f0:	ldr	r1, [pc, #2120]	; 11f40 <ftello64@plt+0xce0>
   116f4:	ldr	r0, [sp, #40]	; 0x28
   116f8:	ldr	r2, [r3]
   116fc:	bl	12678 <ftello64@plt+0x1418>
   11700:	cmp	r0, #0
   11704:	beq	11e8c <ftello64@plt+0xc2c>
   11708:	ldr	r3, [sp, #44]	; 0x2c
   1170c:	cmp	r3, #0
   11710:	beq	11990 <ftello64@plt+0x730>
   11714:	cmp	r6, #0
   11718:	beq	11e50 <ftello64@plt+0xbf0>
   1171c:	ldr	r3, [sp, #28]
   11720:	cmp	r3, #0
   11724:	bne	11de8 <ftello64@plt+0xb88>
   11728:	subs	r8, r6, #1
   1172c:	mov	r9, #0
   11730:	mov	fp, r3
   11734:	sbc	r9, r9, #0
   11738:	ldr	r6, [pc, #2012]	; 11f1c <ftello64@plt+0xcbc>
   1173c:	ldr	sl, [sp, #64]	; 0x40
   11740:	b	11748 <ftello64@plt+0x4e8>
   11744:	add	fp, fp, #1
   11748:	cmp	r4, fp
   1174c:	beq	11990 <ftello64@plt+0x730>
   11750:	mov	r2, r8
   11754:	mov	r3, r9
   11758:	mov	r0, sl
   1175c:	bl	148fc <ftello64@plt+0x369c>
   11760:	ldr	r3, [r6]
   11764:	add	r1, r7, r0, lsl #2
   11768:	ldr	r2, [r7, r0, lsl #2]
   1176c:	ldr	r5, [r1, #4]
   11770:	mov	r0, r2
   11774:	sub	r5, r5, r2
   11778:	mov	r2, r5
   1177c:	mov	r1, #1
   11780:	bl	10ff0 <fwrite_unlocked@plt>
   11784:	cmp	r5, r0
   11788:	beq	11744 <ftello64@plt+0x4e4>
   1178c:	bl	1114c <__errno_location@plt>
   11790:	ldr	r1, [pc, #1964]	; 11f44 <ftello64@plt+0xce4>
   11794:	mov	r2, #5
   11798:	ldr	r4, [r0]
   1179c:	mov	r0, #0
   117a0:	bl	11020 <dcgettext@plt>
   117a4:	mov	r1, r4
   117a8:	mov	r2, r0
   117ac:	mov	r0, #1
   117b0:	bl	110bc <error@plt>
   117b4:	ldr	r3, [sp, #48]	; 0x30
   117b8:	eor	r3, r3, #1
   117bc:	str	r3, [sp, #68]	; 0x44
   117c0:	cmp	sl, #1
   117c4:	movle	r3, #0
   117c8:	andgt	r3, r3, #1
   117cc:	cmp	r3, #0
   117d0:	bne	11a20 <ftello64@plt+0x7c0>
   117d4:	ldr	r3, [sp, #44]	; 0x2c
   117d8:	cmp	r3, #0
   117dc:	beq	11660 <ftello64@plt+0x400>
   117e0:	ldr	r3, [sp, #48]	; 0x30
   117e4:	cmp	r3, #0
   117e8:	bne	11af0 <ftello64@plt+0x890>
   117ec:	cmp	sl, #1
   117f0:	ldrne	r8, [pc, #1872]	; 11f48 <ftello64@plt+0xce8>
   117f4:	bne	11814 <ftello64@plt+0x5b4>
   117f8:	ldr	r7, [r6, r4, lsl #2]
   117fc:	ldr	r1, [pc, #1864]	; 11f4c <ftello64@plt+0xcec>
   11800:	mov	r0, r7
   11804:	bl	10f84 <strcmp@plt>
   11808:	ldr	r8, [pc, #1848]	; 11f48 <ftello64@plt+0xce8>
   1180c:	cmp	r0, #0
   11810:	bne	11e9c <ftello64@plt+0xc3c>
   11814:	mov	r1, #2
   11818:	ldr	r0, [r8]
   1181c:	bl	124f4 <ftello64@plt+0x1294>
   11820:	ldr	r3, [sp, #44]	; 0x2c
   11824:	cmn	r3, #1
   11828:	movne	r3, #0
   1182c:	moveq	r3, #1
   11830:	orrs	r1, r5, r3
   11834:	add	r3, sp, #80	; 0x50
   11838:	str	r3, [sp, #72]	; 0x48
   1183c:	bne	11c10 <ftello64@plt+0x9b0>
   11840:	mov	r2, r3
   11844:	mov	r0, #3
   11848:	bl	11068 <__fxstat64@plt>
   1184c:	cmp	r0, #0
   11850:	beq	11bc0 <ftello64@plt+0x960>
   11854:	mvn	r1, #0
   11858:	ldr	r0, [sp, #32]
   1185c:	bl	148bc <ftello64@plt+0x365c>
   11860:	subs	r3, r0, #0
   11864:	str	r3, [sp, #64]	; 0x40
   11868:	beq	11ab4 <ftello64@plt+0x854>
   1186c:	ldr	r3, [sp, #44]	; 0x2c
   11870:	mov	r1, #12
   11874:	cmp	r3, #1024	; 0x400
   11878:	movcc	sl, r3
   1187c:	movcs	sl, #1024	; 0x400
   11880:	mov	r0, sl
   11884:	ldr	r9, [r8]
   11888:	mov	r4, r1
   1188c:	bl	16260 <ftello64@plt+0x5000>
   11890:	ldr	r2, [sp, #44]	; 0x2c
   11894:	mov	r3, #0
   11898:	str	fp, [sp, #48]	; 0x30
   1189c:	str	r5, [sp, #60]	; 0x3c
   118a0:	mov	r6, #0
   118a4:	mov	r7, #0
   118a8:	strd	r2, [sp, #32]
   118ac:	ldr	r5, [sp, #52]	; 0x34
   118b0:	mov	fp, #0
   118b4:	mov	r8, r0
   118b8:	b	118c0 <ftello64@plt+0x660>
   118bc:	add	r4, r4, #12
   118c0:	ldrd	r2, [sp, #32]
   118c4:	cmp	r7, r3
   118c8:	cmpeq	r6, r2
   118cc:	bcs	11cc4 <ftello64@plt+0xa64>
   118d0:	sub	r0, r4, #12
   118d4:	add	r0, r8, r0
   118d8:	mov	r2, r5
   118dc:	mov	r1, r9
   118e0:	bl	128a0 <ftello64@plt+0x1640>
   118e4:	subs	fp, r0, #0
   118e8:	beq	11da0 <ftello64@plt+0xb40>
   118ec:	adds	r6, r6, #1
   118f0:	adc	r7, r7, #0
   118f4:	mov	r1, #0
   118f8:	cmp	r7, r1
   118fc:	cmpeq	r6, sl
   11900:	bcc	118bc <ftello64@plt+0x65c>
   11904:	add	sl, sl, #1024	; 0x400
   11908:	mov	r1, sl
   1190c:	mov	r0, r8
   11910:	mov	r2, #12
   11914:	bl	15e8c <ftello64@plt+0x4c2c>
   11918:	mov	r2, #12288	; 0x3000
   1191c:	mov	r1, #0
   11920:	mov	r8, r0
   11924:	add	r0, r0, r4
   11928:	bl	11170 <memset@plt>
   1192c:	b	118bc <ftello64@plt+0x65c>
   11930:	mov	r4, r6
   11934:	mov	r1, r6
   11938:	mov	r0, r4
   1193c:	bl	14b4c <ftello64@plt+0x38ec>
   11940:	mov	r1, r0
   11944:	b	11690 <ftello64@plt+0x430>
   11948:	mov	r7, #0
   1194c:	mov	fp, #12
   11950:	ldr	sl, [pc, #1476]	; 11f1c <ftello64@plt+0xcbc>
   11954:	mov	r9, #1
   11958:	b	11988 <ftello64@plt+0x728>
   1195c:	ldr	r4, [r5, r7, lsl #2]
   11960:	ldr	r3, [sl]
   11964:	mov	r1, r9
   11968:	mla	r4, fp, r4, r8
   1196c:	ldr	r2, [r4, #4]
   11970:	ldr	r0, [r4, #8]
   11974:	bl	10ff0 <fwrite_unlocked@plt>
   11978:	ldr	r3, [r4, #4]
   1197c:	cmp	r0, r3
   11980:	bne	1178c <ftello64@plt+0x52c>
   11984:	add	r7, r7, #1
   11988:	cmp	r6, r7
   1198c:	bne	1195c <ftello64@plt+0x6fc>
   11990:	mov	r0, #0
   11994:	bl	11128 <exit@plt>
   11998:	ldr	r0, [sp, #64]	; 0x40
   1199c:	mov	r2, r6
   119a0:	mov	r1, r4
   119a4:	bl	14b8c <ftello64@plt+0x392c>
   119a8:	ldr	r3, [sp, #40]	; 0x28
   119ac:	cmp	r3, #0
   119b0:	mov	r5, r0
   119b4:	bne	11e70 <ftello64@plt+0xc10>
   119b8:	ldr	r3, [sp, #60]	; 0x3c
   119bc:	cmp	r3, #0
   119c0:	bne	11948 <ftello64@plt+0x6e8>
   119c4:	ldr	r3, [sp, #28]
   119c8:	cmp	r3, #0
   119cc:	bne	11b7c <ftello64@plt+0x91c>
   119d0:	mov	r8, r3
   119d4:	ldr	sl, [pc, #1344]	; 11f1c <ftello64@plt+0xcbc>
   119d8:	mov	r9, #1
   119dc:	b	119e4 <ftello64@plt+0x784>
   119e0:	add	r8, r8, #1
   119e4:	cmp	r4, r8
   119e8:	beq	11990 <ftello64@plt+0x730>
   119ec:	ldr	r2, [r5, r8, lsl #2]
   119f0:	ldr	r3, [sl]
   119f4:	mov	r1, r9
   119f8:	add	r0, r7, r2, lsl #2
   119fc:	ldr	r2, [r7, r2, lsl #2]
   11a00:	ldr	r6, [r0, #4]
   11a04:	mov	r0, r2
   11a08:	sub	r6, r6, r2
   11a0c:	mov	r2, r6
   11a10:	bl	10ff0 <fwrite_unlocked@plt>
   11a14:	cmp	r6, r0
   11a18:	beq	119e0 <ftello64@plt+0x780>
   11a1c:	b	1178c <ftello64@plt+0x52c>
   11a20:	ldr	r0, [sp, #28]
   11a24:	mov	r2, #5
   11a28:	ldr	r1, [pc, #1312]	; 11f50 <ftello64@plt+0xcf0>
   11a2c:	bl	11020 <dcgettext@plt>
   11a30:	mov	r3, #4
   11a34:	mov	r4, r0
   11a38:	ldr	r0, [r7, r3]
   11a3c:	bl	1487c <ftello64@plt+0x361c>
   11a40:	mov	r1, #0
   11a44:	mov	r2, r4
   11a48:	mov	r3, r0
   11a4c:	mov	r0, r1
   11a50:	bl	110bc <error@plt>
   11a54:	mov	r0, #1
   11a58:	bl	120a4 <ftello64@plt+0xe44>
   11a5c:	ldr	r5, [sp, #60]	; 0x3c
   11a60:	mov	r2, #5
   11a64:	ldr	r1, [pc, #1252]	; 11f50 <ftello64@plt+0xcf0>
   11a68:	mov	r0, r5
   11a6c:	bl	11020 <dcgettext@plt>
   11a70:	mov	r3, r5
   11a74:	mov	r4, r0
   11a78:	b	11a38 <ftello64@plt+0x7d8>
   11a7c:	mov	r2, #5
   11a80:	ldr	r1, [pc, #1228]	; 11f54 <ftello64@plt+0xcf4>
   11a84:	b	1179c <ftello64@plt+0x53c>
   11a88:	ldr	r3, [sp, #56]	; 0x38
   11a8c:	ldr	r7, [sp, #60]	; 0x3c
   11a90:	add	r6, r3, #1
   11a94:	sub	r6, r6, fp
   11a98:	b	11668 <ftello64@plt+0x408>
   11a9c:	mov	r2, #5
   11aa0:	ldr	r1, [pc, #1200]	; 11f58 <ftello64@plt+0xcf8>
   11aa4:	b	1179c <ftello64@plt+0x53c>
   11aa8:	mov	r2, #5
   11aac:	ldr	r1, [pc, #1192]	; 11f5c <ftello64@plt+0xcfc>
   11ab0:	b	1179c <ftello64@plt+0x53c>
   11ab4:	bl	1114c <__errno_location@plt>
   11ab8:	ldr	r3, [sp, #32]
   11abc:	ldr	r2, [pc, #1180]	; 11f60 <ftello64@plt+0xd00>
   11ac0:	cmp	r3, #0
   11ac4:	moveq	r3, r2
   11ac8:	mov	r1, #3
   11acc:	mov	r2, r3
   11ad0:	ldr	r4, [r0]
   11ad4:	mov	r0, #0
   11ad8:	bl	146f8 <ftello64@plt+0x3498>
   11adc:	mov	r1, r4
   11ae0:	ldr	r2, [pc, #1148]	; 11f64 <ftello64@plt+0xd04>
   11ae4:	mov	r3, r0
   11ae8:	mov	r0, #1
   11aec:	bl	110bc <error@plt>
   11af0:	mov	r6, sl
   11af4:	mov	r8, sl
   11af8:	ldr	r4, [sp, #28]
   11afc:	b	11b10 <ftello64@plt+0x8b0>
   11b00:	ldr	r0, [r7, r4, lsl #2]
   11b04:	bl	11134 <strlen@plt>
   11b08:	add	r4, r4, #1
   11b0c:	add	r8, r8, r0
   11b10:	cmp	sl, r4
   11b14:	bgt	11b00 <ftello64@plt+0x8a0>
   11b18:	mov	r0, r8
   11b1c:	bl	15e00 <ftello64@plt+0x4ba0>
   11b20:	sub	r9, r7, #4
   11b24:	str	r5, [sp, #64]	; 0x40
   11b28:	mov	r8, r7
   11b2c:	mov	r4, #0
   11b30:	mov	r7, r6
   11b34:	ldr	r5, [sp, #52]	; 0x34
   11b38:	mov	r6, r0
   11b3c:	b	11b5c <ftello64@plt+0x8fc>
   11b40:	ldr	r1, [r9, #4]
   11b44:	mov	r0, r6
   11b48:	bl	11008 <stpcpy@plt>
   11b4c:	add	r4, r4, #1
   11b50:	str	r6, [r9, #4]!
   11b54:	add	r6, r0, #1
   11b58:	strb	r5, [r0]
   11b5c:	cmp	sl, r4
   11b60:	bgt	11b40 <ftello64@plt+0x8e0>
   11b64:	mov	r3, r6
   11b68:	mov	r6, r7
   11b6c:	mov	r7, r8
   11b70:	ldr	r5, [sp, #64]	; 0x40
   11b74:	str	r3, [r7, sl, lsl #2]
   11b78:	b	11668 <ftello64@plt+0x408>
   11b7c:	ldr	r6, [sp, #60]	; 0x3c
   11b80:	ldr	r8, [pc, #992]	; 11f68 <ftello64@plt+0xd08>
   11b84:	mov	r7, #1
   11b88:	ldr	r9, [sp, #52]	; 0x34
   11b8c:	b	11bb4 <ftello64@plt+0x954>
   11b90:	ldr	r2, [r5, r6, lsl #2]
   11b94:	mov	r3, r9
   11b98:	add	r2, fp, r2
   11b9c:	mov	r1, r8
   11ba0:	mov	r0, r7
   11ba4:	bl	1117c <__printf_chk@plt>
   11ba8:	cmp	r0, #0
   11bac:	blt	1178c <ftello64@plt+0x52c>
   11bb0:	add	r6, r6, #1
   11bb4:	cmp	r4, r6
   11bb8:	bne	11b90 <ftello64@plt+0x930>
   11bbc:	b	11990 <ftello64@plt+0x730>
   11bc0:	ldr	r3, [sp, #96]	; 0x60
   11bc4:	and	r3, r3, #53248	; 0xd000
   11bc8:	cmp	r3, #32768	; 0x8000
   11bcc:	bne	11854 <ftello64@plt+0x5f4>
   11bd0:	mov	r3, #1
   11bd4:	str	r3, [sp]
   11bd8:	mov	r2, #0
   11bdc:	mov	r3, #0
   11be0:	ldrd	r6, [sp, #128]	; 0x80
   11be4:	bl	11080 <lseek64@plt>
   11be8:	cmp	r0, #0
   11bec:	sbcs	r3, r1, #0
   11bf0:	blt	11854 <ftello64@plt+0x5f4>
   11bf4:	subs	r6, r6, r0
   11bf8:	mov	r2, #8388608	; 0x800000
   11bfc:	sbc	r7, r7, r1
   11c00:	mov	r3, #0
   11c04:	cmp	r2, r6
   11c08:	sbcs	r3, r3, r7
   11c0c:	blt	11854 <ftello64@plt+0x5f4>
   11c10:	ldr	r0, [r8]
   11c14:	ldr	r2, [sp, #72]	; 0x48
   11c18:	mov	r1, #0
   11c1c:	bl	15584 <ftello64@plt+0x4324>
   11c20:	subs	r8, r0, #0
   11c24:	beq	11dc0 <ftello64@plt+0xb60>
   11c28:	ldr	r4, [sp, #80]	; 0x50
   11c2c:	cmp	r4, #0
   11c30:	beq	11c54 <ftello64@plt+0x9f4>
   11c34:	add	r3, r8, r4
   11c38:	ldr	r2, [sp, #52]	; 0x34
   11c3c:	ldrb	r3, [r3, #-1]
   11c40:	cmp	r3, r2
   11c44:	addne	r3, r4, #1
   11c48:	strbne	r2, [r8, r4]
   11c4c:	movne	r4, r3
   11c50:	strne	r3, [sp, #80]	; 0x50
   11c54:	add	r4, r8, r4
   11c58:	mov	r0, r8
   11c5c:	mov	r6, #0
   11c60:	ldr	r7, [sp, #52]	; 0x34
   11c64:	b	11c78 <ftello64@plt+0xa18>
   11c68:	mov	r1, r7
   11c6c:	bl	11050 <rawmemchr@plt>
   11c70:	add	r6, r6, #1
   11c74:	add	r0, r0, #1
   11c78:	cmp	r4, r0
   11c7c:	bhi	11c68 <ftello64@plt+0xa08>
   11c80:	mov	r1, #4
   11c84:	add	r0, r6, #1
   11c88:	bl	15ee8 <ftello64@plt+0x4c88>
   11c8c:	mov	r4, #1
   11c90:	str	r8, [r0]
   11c94:	mov	r7, r0
   11c98:	mov	r0, r8
   11c9c:	ldr	r8, [sp, #52]	; 0x34
   11ca0:	b	11cb8 <ftello64@plt+0xa58>
   11ca4:	mov	r1, r8
   11ca8:	bl	11050 <rawmemchr@plt>
   11cac:	add	r0, r0, #1
   11cb0:	str	r0, [r7, r4, lsl #2]
   11cb4:	add	r4, r4, #1
   11cb8:	cmp	r6, r4
   11cbc:	bcs	11ca4 <ftello64@plt+0xa44>
   11cc0:	b	11668 <ftello64@plt+0x408>
   11cc4:	mov	r3, fp
   11cc8:	cmp	r3, #0
   11ccc:	ldr	r5, [sp, #60]	; 0x3c
   11cd0:	ldr	fp, [sp, #48]	; 0x30
   11cd4:	beq	11d6c <ftello64@plt+0xb0c>
   11cd8:	ldr	r0, [sp, #72]	; 0x48
   11cdc:	bl	1288c <ftello64@plt+0x162c>
   11ce0:	mov	r4, #12
   11ce4:	str	r5, [sp, #76]	; 0x4c
   11ce8:	str	r8, [sp, #48]	; 0x30
   11cec:	str	fp, [sp, #60]	; 0x3c
   11cf0:	ldr	r5, [sp, #52]	; 0x34
   11cf4:	ldr	r8, [sp, #64]	; 0x40
   11cf8:	b	11d0c <ftello64@plt+0xaac>
   11cfc:	orrs	r3, r6, r7
   11d00:	beq	11dd0 <ftello64@plt+0xb70>
   11d04:	mov	r6, sl
   11d08:	mov	r7, fp
   11d0c:	mov	r2, r6
   11d10:	mov	r3, r7
   11d14:	mov	r0, r8
   11d18:	bl	148fc <ftello64@plt+0x369c>
   11d1c:	ldrd	r2, [sp, #32]
   11d20:	adds	sl, r6, #1
   11d24:	adc	fp, r7, #0
   11d28:	cmp	r3, r1
   11d2c:	cmpeq	r2, r0
   11d30:	mov	r1, r9
   11d34:	ldrhi	r3, [sp, #48]	; 0x30
   11d38:	ldrls	r0, [sp, #72]	; 0x48
   11d3c:	mlahi	r0, r4, r0, r3
   11d40:	mov	r2, r5
   11d44:	bl	128a0 <ftello64@plt+0x1640>
   11d48:	cmp	r0, #0
   11d4c:	bne	11cfc <ftello64@plt+0xa9c>
   11d50:	orrs	r3, r6, r7
   11d54:	ldr	fp, [sp, #60]	; 0x3c
   11d58:	ldr	r5, [sp, #76]	; 0x4c
   11d5c:	ldr	r8, [sp, #48]	; 0x30
   11d60:	beq	11ee0 <ftello64@plt+0xc80>
   11d64:	ldr	r0, [sp, #72]	; 0x48
   11d68:	bl	129b4 <ftello64@plt+0x1754>
   11d6c:	ldr	r3, [r9]
   11d70:	tst	r3, #32
   11d74:	bne	11dc0 <ftello64@plt+0xb60>
   11d78:	ldrd	r2, [sp, #32]
   11d7c:	cmp	r3, r7
   11d80:	cmpeq	r2, r6
   11d84:	movhi	r2, r6
   11d88:	mov	r3, #1
   11d8c:	mov	r6, r2
   11d90:	mov	r4, r2
   11d94:	mov	r7, #0
   11d98:	str	r3, [sp, #60]	; 0x3c
   11d9c:	b	116b4 <ftello64@plt+0x454>
   11da0:	ldr	fp, [sp, #48]	; 0x30
   11da4:	ldr	r5, [sp, #60]	; 0x3c
   11da8:	b	11d6c <ftello64@plt+0xb0c>
   11dac:	ldr	r3, [pc, #404]	; 11f48 <ftello64@plt+0xce8>
   11db0:	ldr	r0, [r3]
   11db4:	bl	12528 <ftello64@plt+0x12c8>
   11db8:	cmp	r0, #0
   11dbc:	beq	116d8 <ftello64@plt+0x478>
   11dc0:	bl	1114c <__errno_location@plt>
   11dc4:	mov	r2, #5
   11dc8:	ldr	r1, [pc, #412]	; 11f6c <ftello64@plt+0xd0c>
   11dcc:	b	11798 <ftello64@plt+0x538>
   11dd0:	ldr	fp, [sp, #60]	; 0x3c
   11dd4:	ldr	r5, [sp, #76]	; 0x4c
   11dd8:	ldr	r8, [sp, #48]	; 0x30
   11ddc:	mov	r6, #1
   11de0:	mov	r7, #0
   11de4:	b	11d64 <ftello64@plt+0xb04>
   11de8:	ldr	r3, [sp, #56]	; 0x38
   11dec:	mov	r7, #0
   11df0:	add	r6, r3, #1
   11df4:	sub	r6, r6, fp
   11df8:	subs	r6, r6, #1
   11dfc:	sbc	r7, r7, #0
   11e00:	mov	r5, #0
   11e04:	ldr	r9, [pc, #348]	; 11f68 <ftello64@plt+0xd08>
   11e08:	mov	r8, #1
   11e0c:	ldr	sl, [sp, #52]	; 0x34
   11e10:	b	11e44 <ftello64@plt+0xbe4>
   11e14:	mov	r2, r6
   11e18:	mov	r3, r7
   11e1c:	ldr	r0, [sp, #64]	; 0x40
   11e20:	bl	148fc <ftello64@plt+0x369c>
   11e24:	mov	r3, sl
   11e28:	mov	r1, r9
   11e2c:	add	r2, fp, r0
   11e30:	mov	r0, r8
   11e34:	bl	1117c <__printf_chk@plt>
   11e38:	cmp	r0, #0
   11e3c:	blt	1178c <ftello64@plt+0x52c>
   11e40:	add	r5, r5, #1
   11e44:	cmp	r4, r5
   11e48:	bne	11e14 <ftello64@plt+0xbb4>
   11e4c:	b	11990 <ftello64@plt+0x730>
   11e50:	mov	r2, #5
   11e54:	ldr	r1, [pc, #276]	; 11f70 <ftello64@plt+0xd10>
   11e58:	mov	r0, r6
   11e5c:	bl	11020 <dcgettext@plt>
   11e60:	mov	r1, r6
   11e64:	mov	r2, r0
   11e68:	mov	r0, #1
   11e6c:	bl	110bc <error@plt>
   11e70:	ldr	r3, [pc, #164]	; 11f1c <ftello64@plt+0xcbc>
   11e74:	ldr	r1, [pc, #196]	; 11f40 <ftello64@plt+0xce0>
   11e78:	ldr	r0, [sp, #40]	; 0x28
   11e7c:	ldr	r2, [r3]
   11e80:	bl	12678 <ftello64@plt+0x1418>
   11e84:	cmp	r0, #0
   11e88:	bne	119b8 <ftello64@plt+0x758>
   11e8c:	bl	1114c <__errno_location@plt>
   11e90:	ldr	r2, [sp, #40]	; 0x28
   11e94:	mov	r1, #3
   11e98:	b	11ad0 <ftello64@plt+0x870>
   11e9c:	mov	r0, r7
   11ea0:	ldr	r1, [pc, #204]	; 11f74 <ftello64@plt+0xd14>
   11ea4:	ldr	r2, [r8]
   11ea8:	bl	12678 <ftello64@plt+0x1418>
   11eac:	cmp	r0, #0
   11eb0:	bne	11814 <ftello64@plt+0x5b4>
   11eb4:	bl	1114c <__errno_location@plt>
   11eb8:	ldr	r2, [r6, r4, lsl #2]
   11ebc:	mov	r1, #3
   11ec0:	ldr	r4, [r0]
   11ec4:	ldr	r0, [sp, #48]	; 0x30
   11ec8:	bl	146f8 <ftello64@plt+0x3498>
   11ecc:	mov	r1, r4
   11ed0:	ldr	r2, [pc, #140]	; 11f64 <ftello64@plt+0xd04>
   11ed4:	mov	r3, r0
   11ed8:	mov	r0, sl
   11edc:	bl	110bc <error@plt>
   11ee0:	mov	r2, #5
   11ee4:	ldr	r1, [pc, #140]	; 11f78 <ftello64@plt+0xd18>
   11ee8:	bl	11020 <dcgettext@plt>
   11eec:	mov	r1, #75	; 0x4b
   11ef0:	mov	r2, r0
   11ef4:	mov	r0, #1
   11ef8:	bl	110bc <error@plt>
   11efc:	muleq	r1, r0, r3
   11f00:	andeq	r8, r1, r8, asr #24
   11f04:	muleq	r1, r4, fp
   11f08:	andeq	r8, r1, r0, lsr r7
   11f0c:	andeq	r8, r1, r4, lsl #26
   11f10:	andeq	sl, r2, r8, lsl #3
   11f14:	andeq	r2, r1, r4, lsl #8
   11f18:	andeq	r8, r1, r0, lsl #25
   11f1c:	andeq	sl, r2, r4, lsl #3
   11f20:	andeq	sl, r2, r0, lsr #2
   11f24:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11f28:	ldrdeq	r8, [r1], -r0
   11f2c:	muleq	r1, r0, fp
   11f30:	andeq	r8, r1, r0, lsl sp
   11f34:	muleq	r1, ip, ip
   11f38:	muleq	r1, r4, ip
   11f3c:	andeq	sl, r2, r0, ror r1
   11f40:	muleq	r1, r0, sp
   11f44:	andeq	r8, r1, r0, ror sp
   11f48:	andeq	sl, r2, r0, lsl #3
   11f4c:	andeq	r8, r1, r4, lsr sp
   11f50:	andeq	r8, r1, ip, ror sp
   11f54:	andeq	r8, r1, r0, ror #24
   11f58:	ldrdeq	r8, [r1], -r4
   11f5c:			; <UNDEFINED> instruction: 0x00018cb4
   11f60:	andeq	r8, r1, ip, lsr ip
   11f64:	muleq	r1, r8, ip
   11f68:	andeq	r8, r1, r8, ror #26
   11f6c:	andeq	r8, r1, r0, lsr #31
   11f70:	andeq	r8, r1, r4, asr sp
   11f74:	andeq	r8, r1, r8, lsr sp
   11f78:	andeq	r8, r1, ip, lsr sp
   11f7c:	mov	fp, #0
   11f80:	mov	lr, #0
   11f84:	pop	{r1}		; (ldr r1, [sp], #4)
   11f88:	mov	r2, sp
   11f8c:	push	{r2}		; (str r2, [sp, #-4]!)
   11f90:	push	{r0}		; (str r0, [sp, #-4]!)
   11f94:	ldr	ip, [pc, #16]	; 11fac <ftello64@plt+0xd4c>
   11f98:	push	{ip}		; (str ip, [sp, #-4]!)
   11f9c:	ldr	r0, [pc, #12]	; 11fb0 <ftello64@plt+0xd50>
   11fa0:	ldr	r3, [pc, #12]	; 11fb4 <ftello64@plt+0xd54>
   11fa4:	bl	110e0 <__libc_start_main@plt>
   11fa8:	bl	1123c <abort@plt>
   11fac:	ldrdeq	r8, [r1], -r0
   11fb0:	andeq	r1, r1, r0, ror r2
   11fb4:	andeq	r8, r1, r0, ror r6
   11fb8:	ldr	r3, [pc, #20]	; 11fd4 <ftello64@plt+0xd74>
   11fbc:	ldr	r2, [pc, #20]	; 11fd8 <ftello64@plt+0xd78>
   11fc0:	add	r3, pc, r3
   11fc4:	ldr	r2, [r3, r2]
   11fc8:	cmp	r2, #0
   11fcc:	bxeq	lr
   11fd0:	b	110f8 <__gmon_start__@plt>
   11fd4:	andeq	r8, r1, r8, lsr r0
   11fd8:	andeq	r0, r0, r4, lsl r1
   11fdc:	ldr	r3, [pc, #28]	; 12000 <ftello64@plt+0xda0>
   11fe0:	ldr	r0, [pc, #28]	; 12004 <ftello64@plt+0xda4>
   11fe4:	sub	r3, r3, r0
   11fe8:	cmp	r3, #6
   11fec:	bxls	lr
   11ff0:	ldr	r3, [pc, #16]	; 12008 <ftello64@plt+0xda8>
   11ff4:	cmp	r3, #0
   11ff8:	bxeq	lr
   11ffc:	bx	r3
   12000:	andeq	sl, r2, fp, ror #2
   12004:	andeq	sl, r2, r8, ror #2
   12008:	andeq	r0, r0, r0
   1200c:	ldr	r1, [pc, #36]	; 12038 <ftello64@plt+0xdd8>
   12010:	ldr	r0, [pc, #36]	; 1203c <ftello64@plt+0xddc>
   12014:	sub	r1, r1, r0
   12018:	asr	r1, r1, #2
   1201c:	add	r1, r1, r1, lsr #31
   12020:	asrs	r1, r1, #1
   12024:	bxeq	lr
   12028:	ldr	r3, [pc, #16]	; 12040 <ftello64@plt+0xde0>
   1202c:	cmp	r3, #0
   12030:	bxeq	lr
   12034:	bx	r3
   12038:	andeq	sl, r2, r8, ror #2
   1203c:	andeq	sl, r2, r8, ror #2
   12040:	andeq	r0, r0, r0
   12044:	push	{r4, lr}
   12048:	ldr	r4, [pc, #24]	; 12068 <ftello64@plt+0xe08>
   1204c:	ldrb	r3, [r4]
   12050:	cmp	r3, #0
   12054:	popne	{r4, pc}
   12058:	bl	11fdc <ftello64@plt+0xd7c>
   1205c:	mov	r3, #1
   12060:	strb	r3, [r4]
   12064:	pop	{r4, pc}
   12068:	andeq	sl, r2, ip, lsl #3
   1206c:	ldr	r0, [pc, #40]	; 1209c <ftello64@plt+0xe3c>
   12070:	ldr	r3, [r0]
   12074:	cmp	r3, #0
   12078:	bne	12080 <ftello64@plt+0xe20>
   1207c:	b	1200c <ftello64@plt+0xdac>
   12080:	ldr	r3, [pc, #24]	; 120a0 <ftello64@plt+0xe40>
   12084:	cmp	r3, #0
   12088:	beq	1207c <ftello64@plt+0xe1c>
   1208c:	push	{r4, lr}
   12090:	blx	r3
   12094:	pop	{r4, lr}
   12098:	b	1200c <ftello64@plt+0xdac>
   1209c:	andeq	r9, r2, r4, lsl pc
   120a0:	andeq	r0, r0, r0
   120a4:	subs	r6, r0, #0
   120a8:	push	{r7, lr}
   120ac:	sub	sp, sp, #64	; 0x40
   120b0:	beq	120ec <ftello64@plt+0xe8c>
   120b4:	ldr	r3, [pc, #716]	; 12388 <ftello64@plt+0x1128>
   120b8:	mov	r2, #5
   120bc:	ldr	r1, [pc, #712]	; 1238c <ftello64@plt+0x112c>
   120c0:	mov	r0, #0
   120c4:	ldr	r4, [r3]
   120c8:	bl	11020 <dcgettext@plt>
   120cc:	ldr	r3, [pc, #700]	; 12390 <ftello64@plt+0x1130>
   120d0:	mov	r1, #1
   120d4:	ldr	r3, [r3]
   120d8:	mov	r2, r0
   120dc:	mov	r0, r4
   120e0:	bl	11194 <__fprintf_chk@plt>
   120e4:	mov	r0, r6
   120e8:	bl	11128 <exit@plt>
   120ec:	mov	r2, #5
   120f0:	ldr	r1, [pc, #668]	; 12394 <ftello64@plt+0x1134>
   120f4:	bl	11020 <dcgettext@plt>
   120f8:	ldr	r3, [pc, #656]	; 12390 <ftello64@plt+0x1130>
   120fc:	ldr	r7, [pc, #660]	; 12398 <ftello64@plt+0x1138>
   12100:	ldr	r4, [pc, #660]	; 1239c <ftello64@plt+0x113c>
   12104:	ldr	r3, [r3]
   12108:	mov	r2, r3
   1210c:	str	r3, [sp]
   12110:	mov	r1, r0
   12114:	mov	r0, #1
   12118:	bl	1117c <__printf_chk@plt>
   1211c:	mov	r2, #5
   12120:	ldr	r1, [pc, #632]	; 123a0 <ftello64@plt+0x1140>
   12124:	mov	r0, r6
   12128:	bl	11020 <dcgettext@plt>
   1212c:	ldr	r1, [r7]
   12130:	bl	10f6c <fputs_unlocked@plt>
   12134:	mov	r2, #5
   12138:	ldr	r1, [pc, #612]	; 123a4 <ftello64@plt+0x1144>
   1213c:	mov	r0, r6
   12140:	bl	11020 <dcgettext@plt>
   12144:	ldr	r1, [r7]
   12148:	bl	10f6c <fputs_unlocked@plt>
   1214c:	mov	r2, #5
   12150:	ldr	r1, [pc, #592]	; 123a8 <ftello64@plt+0x1148>
   12154:	mov	r0, r6
   12158:	bl	11020 <dcgettext@plt>
   1215c:	ldr	r1, [r7]
   12160:	bl	10f6c <fputs_unlocked@plt>
   12164:	mov	r2, #5
   12168:	ldr	r1, [pc, #572]	; 123ac <ftello64@plt+0x114c>
   1216c:	mov	r0, r6
   12170:	bl	11020 <dcgettext@plt>
   12174:	ldr	r1, [r7]
   12178:	bl	10f6c <fputs_unlocked@plt>
   1217c:	mov	r2, #5
   12180:	ldr	r1, [pc, #552]	; 123b0 <ftello64@plt+0x1150>
   12184:	mov	r0, r6
   12188:	bl	11020 <dcgettext@plt>
   1218c:	ldr	r1, [r7]
   12190:	bl	10f6c <fputs_unlocked@plt>
   12194:	mov	r2, #5
   12198:	ldr	r1, [pc, #532]	; 123b4 <ftello64@plt+0x1154>
   1219c:	mov	r0, r6
   121a0:	bl	11020 <dcgettext@plt>
   121a4:	ldr	r1, [r7]
   121a8:	bl	10f6c <fputs_unlocked@plt>
   121ac:	mov	r2, #5
   121b0:	ldr	r1, [pc, #512]	; 123b8 <ftello64@plt+0x1158>
   121b4:	mov	r0, r6
   121b8:	bl	11020 <dcgettext@plt>
   121bc:	ldr	r1, [r7]
   121c0:	bl	10f6c <fputs_unlocked@plt>
   121c4:	ldm	r4!, {r0, r1, r2, r3}
   121c8:	add	lr, sp, #8
   121cc:	stmia	lr!, {r0, r1, r2, r3}
   121d0:	ldm	r4!, {r0, r1, r2, r3}
   121d4:	ldr	ip, [sp, #8]
   121d8:	stmia	lr!, {r0, r1, r2, r3}
   121dc:	cmp	ip, #0
   121e0:	ldm	r4!, {r0, r1, r2, r3}
   121e4:	stmia	lr!, {r0, r1, r2, r3}
   121e8:	ldm	r4, {r0, r1}
   121ec:	addeq	r4, sp, #8
   121f0:	stm	lr, {r0, r1}
   121f4:	beq	12224 <ftello64@plt+0xfc4>
   121f8:	ldr	r5, [pc, #444]	; 123bc <ftello64@plt+0x115c>
   121fc:	add	r4, sp, #8
   12200:	b	12210 <ftello64@plt+0xfb0>
   12204:	ldr	ip, [r4, #8]!
   12208:	cmp	ip, #0
   1220c:	beq	12224 <ftello64@plt+0xfc4>
   12210:	mov	r1, ip
   12214:	mov	r0, r5
   12218:	bl	10f84 <strcmp@plt>
   1221c:	cmp	r0, #0
   12220:	bne	12204 <ftello64@plt+0xfa4>
   12224:	ldr	r4, [r4, #4]
   12228:	mov	r2, #5
   1222c:	cmp	r4, #0
   12230:	ldr	r1, [pc, #392]	; 123c0 <ftello64@plt+0x1160>
   12234:	beq	122dc <ftello64@plt+0x107c>
   12238:	mov	r0, #0
   1223c:	bl	11020 <dcgettext@plt>
   12240:	ldr	r3, [pc, #380]	; 123c4 <ftello64@plt+0x1164>
   12244:	ldr	r2, [pc, #380]	; 123c8 <ftello64@plt+0x1168>
   12248:	mov	r1, r0
   1224c:	mov	r0, #1
   12250:	bl	1117c <__printf_chk@plt>
   12254:	mov	r1, #0
   12258:	mov	r0, #5
   1225c:	bl	111d0 <setlocale@plt>
   12260:	cmp	r0, #0
   12264:	ldreq	r5, [pc, #336]	; 123bc <ftello64@plt+0x115c>
   12268:	beq	12284 <ftello64@plt+0x1024>
   1226c:	mov	r2, #3
   12270:	ldr	r1, [pc, #340]	; 123cc <ftello64@plt+0x116c>
   12274:	bl	11230 <strncmp@plt>
   12278:	ldr	r5, [pc, #316]	; 123bc <ftello64@plt+0x115c>
   1227c:	cmp	r0, #0
   12280:	bne	1236c <ftello64@plt+0x110c>
   12284:	mov	r2, #5
   12288:	ldr	r1, [pc, #320]	; 123d0 <ftello64@plt+0x1170>
   1228c:	mov	r0, #0
   12290:	bl	11020 <dcgettext@plt>
   12294:	ldr	r3, [pc, #288]	; 123bc <ftello64@plt+0x115c>
   12298:	ldr	r2, [pc, #292]	; 123c4 <ftello64@plt+0x1164>
   1229c:	mov	r1, r0
   122a0:	mov	r0, #1
   122a4:	bl	1117c <__printf_chk@plt>
   122a8:	mov	r2, #5
   122ac:	ldr	r1, [pc, #288]	; 123d4 <ftello64@plt+0x1174>
   122b0:	mov	r0, #0
   122b4:	bl	11020 <dcgettext@plt>
   122b8:	ldr	r2, [pc, #280]	; 123d8 <ftello64@plt+0x1178>
   122bc:	cmp	r4, r5
   122c0:	ldr	r3, [pc, #276]	; 123dc <ftello64@plt+0x117c>
   122c4:	movne	r3, r2
   122c8:	mov	r1, r0
   122cc:	mov	r2, r4
   122d0:	mov	r0, #1
   122d4:	bl	1117c <__printf_chk@plt>
   122d8:	b	120e4 <ftello64@plt+0xe84>
   122dc:	mov	r0, r4
   122e0:	bl	11020 <dcgettext@plt>
   122e4:	ldr	r3, [pc, #216]	; 123c4 <ftello64@plt+0x1164>
   122e8:	ldr	r2, [pc, #216]	; 123c8 <ftello64@plt+0x1168>
   122ec:	mov	r1, r0
   122f0:	mov	r0, #1
   122f4:	bl	1117c <__printf_chk@plt>
   122f8:	mov	r1, r4
   122fc:	mov	r0, #5
   12300:	bl	111d0 <setlocale@plt>
   12304:	cmp	r0, #0
   12308:	beq	12320 <ftello64@plt+0x10c0>
   1230c:	mov	r2, #3
   12310:	ldr	r1, [pc, #180]	; 123cc <ftello64@plt+0x116c>
   12314:	bl	11230 <strncmp@plt>
   12318:	cmp	r0, #0
   1231c:	bne	12364 <ftello64@plt+0x1104>
   12320:	mov	r2, #5
   12324:	ldr	r1, [pc, #164]	; 123d0 <ftello64@plt+0x1170>
   12328:	mov	r0, #0
   1232c:	bl	11020 <dcgettext@plt>
   12330:	ldr	r3, [pc, #132]	; 123bc <ftello64@plt+0x115c>
   12334:	ldr	r2, [pc, #136]	; 123c4 <ftello64@plt+0x1164>
   12338:	mov	r4, r3
   1233c:	mov	r1, r0
   12340:	mov	r0, #1
   12344:	bl	1117c <__printf_chk@plt>
   12348:	ldr	r1, [pc, #132]	; 123d4 <ftello64@plt+0x1174>
   1234c:	mov	r2, #5
   12350:	mov	r0, #0
   12354:	bl	11020 <dcgettext@plt>
   12358:	ldr	r3, [pc, #124]	; 123dc <ftello64@plt+0x117c>
   1235c:	mov	r1, r0
   12360:	b	122cc <ftello64@plt+0x106c>
   12364:	ldr	r5, [pc, #80]	; 123bc <ftello64@plt+0x115c>
   12368:	mov	r4, r5
   1236c:	mov	r2, #5
   12370:	ldr	r1, [pc, #104]	; 123e0 <ftello64@plt+0x1180>
   12374:	mov	r0, #0
   12378:	bl	11020 <dcgettext@plt>
   1237c:	ldr	r1, [r7]
   12380:	bl	10f6c <fputs_unlocked@plt>
   12384:	b	12284 <ftello64@plt+0x1024>
   12388:	andeq	sl, r2, r8, ror r1
   1238c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   12390:	muleq	r2, r8, r1
   12394:	andeq	r8, r1, r0, lsl #16
   12398:	andeq	sl, r2, r4, lsl #3
   1239c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   123a0:	andeq	r8, r1, r0, ror #16
   123a4:	andeq	r8, r1, r4, lsr #17
   123a8:	ldrdeq	r8, [r1], -ip
   123ac:	andeq	r8, r1, r8, lsr #18
   123b0:	andeq	r8, r1, r8, lsr #21
   123b4:	andeq	r8, r1, r8, ror #21
   123b8:	andeq	r8, r1, r8, lsl fp
   123bc:	ldrdeq	r8, [r1], -r0
   123c0:	andeq	r8, r1, r0, asr fp
   123c4:	andeq	r8, r1, r8, ror #22
   123c8:	muleq	r1, r0, fp
   123cc:	andeq	r8, r1, r0, lsr #23
   123d0:	andeq	r8, r1, ip, ror #23
   123d4:	andeq	r8, r1, r8, lsl #24
   123d8:	muleq	r1, r0, r3
   123dc:	muleq	r1, ip, sp
   123e0:	andeq	r8, r1, r4, lsr #23
   123e4:	ldr	r3, [pc, #4]	; 123f0 <ftello64@plt+0x1190>
   123e8:	str	r0, [r3]
   123ec:	bx	lr
   123f0:	muleq	r2, r0, r1
   123f4:	ldr	r3, [pc, #4]	; 12400 <ftello64@plt+0x11a0>
   123f8:	strb	r0, [r3, #4]
   123fc:	bx	lr
   12400:	muleq	r2, r0, r1
   12404:	ldr	r3, [pc, #192]	; 124cc <ftello64@plt+0x126c>
   12408:	push	{r4, r5, r6, lr}
   1240c:	sub	sp, sp, #8
   12410:	ldr	r0, [r3]
   12414:	bl	16be4 <ftello64@plt+0x5984>
   12418:	cmp	r0, #0
   1241c:	beq	12440 <ftello64@plt+0x11e0>
   12420:	ldr	r4, [pc, #168]	; 124d0 <ftello64@plt+0x1270>
   12424:	ldrb	r3, [r4, #4]
   12428:	cmp	r3, #0
   1242c:	beq	1245c <ftello64@plt+0x11fc>
   12430:	bl	1114c <__errno_location@plt>
   12434:	ldr	r3, [r0]
   12438:	cmp	r3, #32
   1243c:	bne	1245c <ftello64@plt+0x11fc>
   12440:	ldr	r3, [pc, #140]	; 124d4 <ftello64@plt+0x1274>
   12444:	ldr	r0, [r3]
   12448:	bl	16be4 <ftello64@plt+0x5984>
   1244c:	cmp	r0, #0
   12450:	bne	124a4 <ftello64@plt+0x1244>
   12454:	add	sp, sp, #8
   12458:	pop	{r4, r5, r6, pc}
   1245c:	mov	r2, #5
   12460:	ldr	r1, [pc, #112]	; 124d8 <ftello64@plt+0x1278>
   12464:	mov	r0, #0
   12468:	bl	11020 <dcgettext@plt>
   1246c:	ldr	r4, [r4]
   12470:	cmp	r4, #0
   12474:	mov	r5, r0
   12478:	beq	124b0 <ftello64@plt+0x1250>
   1247c:	bl	1114c <__errno_location@plt>
   12480:	ldr	r6, [r0]
   12484:	mov	r0, r4
   12488:	bl	146e4 <ftello64@plt+0x3484>
   1248c:	mov	r1, r6
   12490:	str	r5, [sp]
   12494:	ldr	r2, [pc, #64]	; 124dc <ftello64@plt+0x127c>
   12498:	mov	r3, r0
   1249c:	mov	r0, #0
   124a0:	bl	110bc <error@plt>
   124a4:	ldr	r3, [pc, #52]	; 124e0 <ftello64@plt+0x1280>
   124a8:	ldr	r0, [r3]
   124ac:	bl	10fc0 <_exit@plt>
   124b0:	bl	1114c <__errno_location@plt>
   124b4:	mov	r3, r5
   124b8:	ldr	r2, [pc, #36]	; 124e4 <ftello64@plt+0x1284>
   124bc:	ldr	r1, [r0]
   124c0:	mov	r0, r4
   124c4:	bl	110bc <error@plt>
   124c8:	b	124a4 <ftello64@plt+0x1244>
   124cc:	andeq	sl, r2, r4, lsl #3
   124d0:	muleq	r2, r0, r1
   124d4:	andeq	sl, r2, r8, ror r1
   124d8:	andeq	r8, r1, r0, ror sp
   124dc:	muleq	r1, r4, ip
   124e0:	andeq	sl, r2, r4, lsr #2
   124e4:	muleq	r1, r8, ip
   124e8:	push	{r4, r5}
   124ec:	pop	{r4, r5}
   124f0:	b	10f90 <posix_fadvise64@plt>
   124f4:	cmp	r0, #0
   124f8:	bxeq	lr
   124fc:	push	{r4, lr}
   12500:	sub	sp, sp, #16
   12504:	mov	r4, r1
   12508:	bl	11188 <fileno@plt>
   1250c:	mov	r2, #0
   12510:	mov	r3, #0
   12514:	str	r4, [sp, #8]
   12518:	strd	r2, [sp]
   1251c:	bl	10f90 <posix_fadvise64@plt>
   12520:	add	sp, sp, #16
   12524:	pop	{r4, pc}
   12528:	push	{r4, r5, lr}
   1252c:	sub	sp, sp, #12
   12530:	mov	r4, r0
   12534:	bl	11188 <fileno@plt>
   12538:	cmp	r0, #0
   1253c:	mov	r0, r4
   12540:	blt	125bc <ftello64@plt+0x135c>
   12544:	bl	110ec <__freading@plt>
   12548:	cmp	r0, #0
   1254c:	bne	12588 <ftello64@plt+0x1328>
   12550:	mov	r0, r4
   12554:	bl	125c8 <ftello64@plt+0x1368>
   12558:	cmp	r0, #0
   1255c:	beq	125b8 <ftello64@plt+0x1358>
   12560:	bl	1114c <__errno_location@plt>
   12564:	mov	r5, r0
   12568:	mov	r0, r4
   1256c:	ldr	r4, [r5]
   12570:	bl	111a0 <fclose@plt>
   12574:	cmp	r4, #0
   12578:	mvnne	r0, #0
   1257c:	strne	r4, [r5]
   12580:	add	sp, sp, #12
   12584:	pop	{r4, r5, pc}
   12588:	mov	r0, r4
   1258c:	bl	11188 <fileno@plt>
   12590:	mov	r3, #1
   12594:	str	r3, [sp]
   12598:	mov	r2, #0
   1259c:	mov	r3, #0
   125a0:	bl	11080 <lseek64@plt>
   125a4:	mvn	r3, #0
   125a8:	mvn	r2, #0
   125ac:	cmp	r1, r3
   125b0:	cmpeq	r0, r2
   125b4:	bne	12550 <ftello64@plt+0x12f0>
   125b8:	mov	r0, r4
   125bc:	add	sp, sp, #12
   125c0:	pop	{r4, r5, lr}
   125c4:	b	111a0 <fclose@plt>
   125c8:	push	{r4, lr}
   125cc:	subs	r4, r0, #0
   125d0:	sub	sp, sp, #8
   125d4:	beq	125f0 <ftello64@plt+0x1390>
   125d8:	bl	110ec <__freading@plt>
   125dc:	cmp	r0, #0
   125e0:	beq	125f0 <ftello64@plt+0x1390>
   125e4:	ldr	r3, [r4]
   125e8:	tst	r3, #256	; 0x100
   125ec:	bne	12600 <ftello64@plt+0x13a0>
   125f0:	mov	r0, r4
   125f4:	add	sp, sp, #8
   125f8:	pop	{r4, lr}
   125fc:	b	10f9c <fflush@plt>
   12600:	mov	r3, #1
   12604:	str	r3, [sp]
   12608:	mov	r2, #0
   1260c:	mov	r3, #0
   12610:	mov	r0, r4
   12614:	bl	127ec <ftello64@plt+0x158c>
   12618:	mov	r0, r4
   1261c:	add	sp, sp, #8
   12620:	pop	{r4, lr}
   12624:	b	10f9c <fflush@plt>
   12628:	push	{r4, lr}
   1262c:	mov	r1, #0
   12630:	mov	r4, r0
   12634:	ldr	r0, [pc, #56]	; 12674 <ftello64@plt+0x1414>
   12638:	bl	110c8 <open64@plt>
   1263c:	cmp	r4, r0
   12640:	moveq	r3, #1
   12644:	beq	1266c <ftello64@plt+0x140c>
   12648:	cmp	r0, #0
   1264c:	mov	r3, r0
   12650:	movlt	r3, #0
   12654:	blt	1266c <ftello64@plt+0x140c>
   12658:	bl	11248 <close@plt>
   1265c:	bl	1114c <__errno_location@plt>
   12660:	mov	r3, #0
   12664:	mov	r2, #9
   12668:	str	r2, [r0]
   1266c:	mov	r0, r3
   12670:	pop	{r4, pc}
   12674:	andeq	r8, r1, r8, ror #28
   12678:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1267c:	mov	r9, r0
   12680:	mov	r0, r2
   12684:	mov	r7, r2
   12688:	mov	sl, r1
   1268c:	bl	11188 <fileno@plt>
   12690:	cmp	r0, #1
   12694:	beq	127c4 <ftello64@plt+0x1564>
   12698:	cmp	r0, #2
   1269c:	beq	127bc <ftello64@plt+0x155c>
   126a0:	cmp	r0, #0
   126a4:	beq	12768 <ftello64@plt+0x1508>
   126a8:	mov	r1, #2
   126ac:	mov	r0, r1
   126b0:	bl	1102c <dup2@plt>
   126b4:	subs	r4, r0, #2
   126b8:	movne	r4, #1
   126bc:	mov	r1, #1
   126c0:	mov	r0, r1
   126c4:	bl	1102c <dup2@plt>
   126c8:	mov	r1, #0
   126cc:	subs	r8, r0, #1
   126d0:	mov	r0, r1
   126d4:	movne	r8, #1
   126d8:	bl	1102c <dup2@plt>
   126dc:	subs	r6, r0, #0
   126e0:	beq	12700 <ftello64@plt+0x14a0>
   126e4:	mov	r0, #0
   126e8:	bl	12628 <ftello64@plt+0x13c8>
   126ec:	cmp	r0, #0
   126f0:	mov	r6, r0
   126f4:	mov	r5, r0
   126f8:	moveq	r6, #1
   126fc:	beq	12734 <ftello64@plt+0x14d4>
   12700:	cmp	r8, #0
   12704:	bne	127a8 <ftello64@plt+0x1548>
   12708:	cmp	r4, #0
   1270c:	beq	12720 <ftello64@plt+0x14c0>
   12710:	mov	r0, #2
   12714:	bl	12628 <ftello64@plt+0x13c8>
   12718:	subs	r5, r0, #0
   1271c:	beq	12790 <ftello64@plt+0x1530>
   12720:	mov	r2, r7
   12724:	mov	r1, sl
   12728:	mov	r0, r9
   1272c:	bl	11104 <freopen64@plt>
   12730:	mov	r5, r0
   12734:	bl	1114c <__errno_location@plt>
   12738:	cmp	r4, #0
   1273c:	mov	r7, r0
   12740:	ldr	r4, [r0]
   12744:	bne	1279c <ftello64@plt+0x153c>
   12748:	cmp	r8, #0
   1274c:	bne	12784 <ftello64@plt+0x1524>
   12750:	cmp	r6, #0
   12754:	bne	12778 <ftello64@plt+0x1518>
   12758:	cmp	r5, #0
   1275c:	streq	r4, [r7]
   12760:	mov	r0, r5
   12764:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12768:	mov	r4, r0
   1276c:	mov	r8, r0
   12770:	mov	r6, r0
   12774:	b	12720 <ftello64@plt+0x14c0>
   12778:	mov	r0, #0
   1277c:	bl	11248 <close@plt>
   12780:	b	12758 <ftello64@plt+0x14f8>
   12784:	mov	r0, #1
   12788:	bl	11248 <close@plt>
   1278c:	b	12750 <ftello64@plt+0x14f0>
   12790:	bl	1114c <__errno_location@plt>
   12794:	ldr	r4, [r0]
   12798:	mov	r7, r0
   1279c:	mov	r0, #2
   127a0:	bl	11248 <close@plt>
   127a4:	b	12748 <ftello64@plt+0x14e8>
   127a8:	mov	r0, #1
   127ac:	bl	12628 <ftello64@plt+0x13c8>
   127b0:	cmp	r0, #0
   127b4:	bne	12708 <ftello64@plt+0x14a8>
   127b8:	b	12730 <ftello64@plt+0x14d0>
   127bc:	mov	r4, #0
   127c0:	b	126bc <ftello64@plt+0x145c>
   127c4:	mov	r1, #0
   127c8:	mov	r0, r1
   127cc:	bl	1102c <dup2@plt>
   127d0:	subs	r4, r0, #0
   127d4:	moveq	r8, r4
   127d8:	moveq	r6, r4
   127dc:	beq	12720 <ftello64@plt+0x14c0>
   127e0:	mov	r4, #0
   127e4:	mov	r8, r4
   127e8:	b	126e4 <ftello64@plt+0x1484>
   127ec:	push	{r4, r5, r6, r7, r8, lr}
   127f0:	sub	sp, sp, #8
   127f4:	ldmib	r0, {ip, lr}
   127f8:	mov	r4, r0
   127fc:	ldr	r5, [sp, #32]
   12800:	cmp	lr, ip
   12804:	beq	1281c <ftello64@plt+0x15bc>
   12808:	str	r5, [sp, #32]
   1280c:	mov	r0, r4
   12810:	add	sp, sp, #8
   12814:	pop	{r4, r5, r6, r7, r8, lr}
   12818:	b	111ac <fseeko64@plt>
   1281c:	ldr	lr, [r0, #20]
   12820:	ldr	ip, [r0, #16]
   12824:	cmp	lr, ip
   12828:	bne	12808 <ftello64@plt+0x15a8>
   1282c:	ldr	r8, [r0, #36]	; 0x24
   12830:	cmp	r8, #0
   12834:	bne	12808 <ftello64@plt+0x15a8>
   12838:	mov	r6, r2
   1283c:	mov	r7, r3
   12840:	bl	11188 <fileno@plt>
   12844:	mov	r2, r6
   12848:	mov	r3, r7
   1284c:	str	r5, [sp]
   12850:	bl	11080 <lseek64@plt>
   12854:	mvn	r3, #0
   12858:	mvn	r2, #0
   1285c:	cmp	r1, r3
   12860:	cmpeq	r0, r2
   12864:	beq	12884 <ftello64@plt+0x1624>
   12868:	ldr	r3, [r4]
   1286c:	strd	r0, [r4, #80]	; 0x50
   12870:	mov	r0, r8
   12874:	bic	r3, r3, #16
   12878:	str	r3, [r4]
   1287c:	add	sp, sp, #8
   12880:	pop	{r4, r5, r6, r7, r8, pc}
   12884:	mvn	r0, #0
   12888:	b	1287c <ftello64@plt+0x161c>
   1288c:	mov	r3, #0
   12890:	str	r3, [r0]
   12894:	str	r3, [r0, #4]
   12898:	str	r3, [r0, #8]
   1289c:	bx	lr
   128a0:	ldr	ip, [r1]
   128a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128a8:	tst	ip, #16
   128ac:	ldr	fp, [r0, #8]
   128b0:	ldr	r3, [r0]
   128b4:	sub	sp, sp, #12
   128b8:	add	r8, fp, r3
   128bc:	bne	129a0 <ftello64@plt+0x1740>
   128c0:	mov	r6, r2
   128c4:	mov	r7, r0
   128c8:	mov	r5, r1
   128cc:	mov	r4, fp
   128d0:	mov	r9, #1
   128d4:	b	128fc <ftello64@plt+0x169c>
   128d8:	add	r1, r3, #1
   128dc:	str	r1, [r5, #4]
   128e0:	ldrb	sl, [r3]
   128e4:	cmp	r4, r8
   128e8:	beq	1294c <ftello64@plt+0x16ec>
   128ec:	cmp	sl, r6
   128f0:	strb	sl, [r4]
   128f4:	add	r4, r4, #1
   128f8:	beq	1298c <ftello64@plt+0x172c>
   128fc:	ldr	r3, [r5, #4]
   12900:	ldr	r1, [r5, #8]
   12904:	cmp	r3, r1
   12908:	bcc	128d8 <ftello64@plt+0x1678>
   1290c:	mov	r0, r5
   12910:	bl	111c4 <__uflow@plt>
   12914:	cmn	r0, #1
   12918:	mov	sl, r0
   1291c:	bne	128e4 <ftello64@plt+0x1684>
   12920:	cmp	fp, r4
   12924:	beq	129a0 <ftello64@plt+0x1740>
   12928:	ldr	r3, [r5]
   1292c:	tst	r3, #32
   12930:	bne	129a0 <ftello64@plt+0x1740>
   12934:	ldrb	r3, [r4, #-1]
   12938:	cmp	r3, r6
   1293c:	beq	1298c <ftello64@plt+0x172c>
   12940:	cmp	r4, r8
   12944:	mov	sl, r6
   12948:	bne	128ec <ftello64@plt+0x168c>
   1294c:	str	r9, [sp]
   12950:	mov	r0, fp
   12954:	mov	r2, #1
   12958:	mvn	r3, #0
   1295c:	mov	r1, r7
   12960:	ldr	r4, [r7]
   12964:	bl	15f8c <ftello64@plt+0x4d2c>
   12968:	ldr	r2, [r7]
   1296c:	cmp	sl, r6
   12970:	add	r4, r0, r4
   12974:	str	r0, [r7, #8]
   12978:	mov	fp, r0
   1297c:	strb	sl, [r4]
   12980:	add	r8, r0, r2
   12984:	add	r4, r4, #1
   12988:	bne	128fc <ftello64@plt+0x169c>
   1298c:	sub	r4, r4, fp
   12990:	mov	r0, r7
   12994:	str	r4, [r7, #4]
   12998:	add	sp, sp, #12
   1299c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129a0:	mov	r0, #0
   129a4:	add	sp, sp, #12
   129a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129ac:	mov	r2, #10
   129b0:	b	128a0 <ftello64@plt+0x1640>
   129b4:	ldr	r0, [r0, #8]
   129b8:	b	16cf8 <ftello64@plt+0x5a98>
   129bc:	push	{r4, r5, r6, lr}
   129c0:	subs	r4, r0, #0
   129c4:	beq	12a38 <ftello64@plt+0x17d8>
   129c8:	mov	r1, #47	; 0x2f
   129cc:	bl	111e8 <strrchr@plt>
   129d0:	subs	r5, r0, #0
   129d4:	beq	12a24 <ftello64@plt+0x17c4>
   129d8:	add	r6, r5, #1
   129dc:	sub	r3, r6, r4
   129e0:	cmp	r3, #6
   129e4:	ble	12a24 <ftello64@plt+0x17c4>
   129e8:	mov	r2, #7
   129ec:	ldr	r1, [pc, #96]	; 12a54 <ftello64@plt+0x17f4>
   129f0:	sub	r0, r5, #6
   129f4:	bl	11230 <strncmp@plt>
   129f8:	cmp	r0, #0
   129fc:	bne	12a24 <ftello64@plt+0x17c4>
   12a00:	mov	r2, #3
   12a04:	ldr	r1, [pc, #76]	; 12a58 <ftello64@plt+0x17f8>
   12a08:	mov	r0, r6
   12a0c:	bl	11230 <strncmp@plt>
   12a10:	cmp	r0, #0
   12a14:	movne	r4, r6
   12a18:	ldreq	r3, [pc, #60]	; 12a5c <ftello64@plt+0x17fc>
   12a1c:	addeq	r4, r5, #4
   12a20:	streq	r4, [r3]
   12a24:	ldr	r2, [pc, #52]	; 12a60 <ftello64@plt+0x1800>
   12a28:	ldr	r3, [pc, #52]	; 12a64 <ftello64@plt+0x1804>
   12a2c:	str	r4, [r2]
   12a30:	str	r4, [r3]
   12a34:	pop	{r4, r5, r6, pc}
   12a38:	ldr	r3, [pc, #40]	; 12a68 <ftello64@plt+0x1808>
   12a3c:	mov	r2, #55	; 0x37
   12a40:	mov	r1, #1
   12a44:	ldr	r3, [r3]
   12a48:	ldr	r0, [pc, #28]	; 12a6c <ftello64@plt+0x180c>
   12a4c:	bl	11074 <fwrite@plt>
   12a50:	bl	1123c <abort@plt>
   12a54:	andeq	r8, r1, ip, lsr #29
   12a58:			; <UNDEFINED> instruction: 0x00018eb4
   12a5c:	andeq	sl, r2, r8, ror #2
   12a60:	muleq	r2, r8, r1
   12a64:	andeq	sl, r2, ip, ror #2
   12a68:	andeq	sl, r2, r8, ror r1
   12a6c:	andeq	r8, r1, r4, ror lr
   12a70:	push	{r4, r5, r6, lr}
   12a74:	mov	r2, #48	; 0x30
   12a78:	mov	r4, r1
   12a7c:	mov	r1, #0
   12a80:	mov	r5, r0
   12a84:	bl	11170 <memset@plt>
   12a88:	cmp	r4, #10
   12a8c:	beq	12a9c <ftello64@plt+0x183c>
   12a90:	str	r4, [r5]
   12a94:	mov	r0, r5
   12a98:	pop	{r4, r5, r6, pc}
   12a9c:	bl	1123c <abort@plt>
   12aa0:	push	{r4, r5, r6, lr}
   12aa4:	mov	r4, r0
   12aa8:	mov	r5, r1
   12aac:	bl	17d08 <ftello64@plt+0x6aa8>
   12ab0:	ldrb	r3, [r0]
   12ab4:	bic	r3, r3, #32
   12ab8:	cmp	r3, #85	; 0x55
   12abc:	bne	12b1c <ftello64@plt+0x18bc>
   12ac0:	ldrb	r3, [r0, #1]
   12ac4:	bic	r3, r3, #32
   12ac8:	cmp	r3, #84	; 0x54
   12acc:	bne	12b58 <ftello64@plt+0x18f8>
   12ad0:	ldrb	r3, [r0, #2]
   12ad4:	bic	r3, r3, #32
   12ad8:	cmp	r3, #70	; 0x46
   12adc:	bne	12b58 <ftello64@plt+0x18f8>
   12ae0:	ldrb	r3, [r0, #3]
   12ae4:	cmp	r3, #45	; 0x2d
   12ae8:	bne	12b58 <ftello64@plt+0x18f8>
   12aec:	ldrb	r3, [r0, #4]
   12af0:	cmp	r3, #56	; 0x38
   12af4:	bne	12b58 <ftello64@plt+0x18f8>
   12af8:	ldrb	r3, [r0, #5]
   12afc:	cmp	r3, #0
   12b00:	bne	12b58 <ftello64@plt+0x18f8>
   12b04:	ldrb	r2, [r4]
   12b08:	ldr	r3, [pc, #152]	; 12ba8 <ftello64@plt+0x1948>
   12b0c:	ldr	r0, [pc, #152]	; 12bac <ftello64@plt+0x194c>
   12b10:	cmp	r2, #96	; 0x60
   12b14:	movne	r0, r3
   12b18:	pop	{r4, r5, r6, pc}
   12b1c:	cmp	r3, #71	; 0x47
   12b20:	bne	12b58 <ftello64@plt+0x18f8>
   12b24:	ldrb	r3, [r0, #1]
   12b28:	bic	r3, r3, #32
   12b2c:	cmp	r3, #66	; 0x42
   12b30:	bne	12b58 <ftello64@plt+0x18f8>
   12b34:	ldrb	r3, [r0, #2]
   12b38:	cmp	r3, #49	; 0x31
   12b3c:	bne	12b58 <ftello64@plt+0x18f8>
   12b40:	ldrb	r3, [r0, #3]
   12b44:	cmp	r3, #56	; 0x38
   12b48:	bne	12b58 <ftello64@plt+0x18f8>
   12b4c:	ldrb	r3, [r0, #4]
   12b50:	cmp	r3, #48	; 0x30
   12b54:	beq	12b6c <ftello64@plt+0x190c>
   12b58:	ldr	r3, [pc, #80]	; 12bb0 <ftello64@plt+0x1950>
   12b5c:	cmp	r5, #9
   12b60:	ldr	r0, [pc, #76]	; 12bb4 <ftello64@plt+0x1954>
   12b64:	movne	r0, r3
   12b68:	pop	{r4, r5, r6, pc}
   12b6c:	ldrb	r3, [r0, #5]
   12b70:	cmp	r3, #51	; 0x33
   12b74:	bne	12b58 <ftello64@plt+0x18f8>
   12b78:	ldrb	r3, [r0, #6]
   12b7c:	cmp	r3, #48	; 0x30
   12b80:	bne	12b58 <ftello64@plt+0x18f8>
   12b84:	ldrb	r3, [r0, #7]
   12b88:	cmp	r3, #0
   12b8c:	bne	12b58 <ftello64@plt+0x18f8>
   12b90:	ldrb	r2, [r4]
   12b94:	ldr	r3, [pc, #28]	; 12bb8 <ftello64@plt+0x1958>
   12b98:	ldr	r0, [pc, #28]	; 12bbc <ftello64@plt+0x195c>
   12b9c:	cmp	r2, #96	; 0x60
   12ba0:	movne	r0, r3
   12ba4:	pop	{r4, r5, r6, pc}
   12ba8:	andeq	r8, r1, r0, lsl pc
   12bac:	andeq	r8, r1, ip, lsl #30
   12bb0:	andeq	r8, r1, r0, lsr #30
   12bb4:	andeq	r8, r1, ip, lsl pc
   12bb8:	andeq	r8, r1, r8, lsl pc
   12bbc:	andeq	r8, r1, r4, lsl pc
   12bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bc4:	sub	sp, sp, #116	; 0x74
   12bc8:	mov	sl, r0
   12bcc:	str	r3, [sp, #24]
   12bd0:	mov	r3, #1
   12bd4:	mov	r8, r1
   12bd8:	str	r2, [sp, #56]	; 0x38
   12bdc:	str	r3, [sp, #36]	; 0x24
   12be0:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12be4:	ldr	r3, [sp, #156]	; 0x9c
   12be8:	mov	fp, r8
   12bec:	mov	r2, #0
   12bf0:	lsr	r3, r3, #1
   12bf4:	and	r3, r3, #1
   12bf8:	str	r2, [sp, #68]	; 0x44
   12bfc:	str	r3, [sp, #28]
   12c00:	str	r2, [sp, #40]	; 0x28
   12c04:	str	r2, [sp, #44]	; 0x2c
   12c08:	str	r2, [sp, #52]	; 0x34
   12c0c:	str	r2, [sp, #64]	; 0x40
   12c10:	str	r2, [sp, #72]	; 0x48
   12c14:	str	sl, [sp, #32]
   12c18:	str	r0, [sp, #76]	; 0x4c
   12c1c:	ldr	r3, [sp, #152]	; 0x98
   12c20:	cmp	r3, #10
   12c24:	ldrls	pc, [pc, r3, lsl #2]
   12c28:	b	13de8 <ftello64@plt+0x2b88>
   12c2c:	andeq	r2, r1, r8, asr ip
   12c30:	andeq	r2, r1, r0, asr #30
   12c34:	andeq	r2, r1, r4, ror #30
   12c38:	andeq	r2, r1, r8, lsl #31
   12c3c:	strheq	r3, [r1], -r4
   12c40:	andeq	r3, r1, r8, lsl #1
   12c44:	andeq	r3, r1, r0, rrx
   12c48:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   12c4c:			; <UNDEFINED> instruction: 0x00012fb4
   12c50:			; <UNDEFINED> instruction: 0x00012fb4
   12c54:			; <UNDEFINED> instruction: 0x00012fb4
   12c58:	mov	r3, #0
   12c5c:	mov	r7, r3
   12c60:	str	r3, [sp, #28]
   12c64:	ldr	r3, [sp, #44]	; 0x2c
   12c68:	mov	sl, #0
   12c6c:	eor	r3, r3, #1
   12c70:	str	r3, [sp, #60]	; 0x3c
   12c74:	ldr	r3, [sp, #24]
   12c78:	cmn	r3, #1
   12c7c:	beq	131e0 <ftello64@plt+0x1f80>
   12c80:	ldr	r3, [sp, #24]
   12c84:	subs	r5, r3, sl
   12c88:	movne	r5, #1
   12c8c:	cmp	r5, #0
   12c90:	beq	131f8 <ftello64@plt+0x1f98>
   12c94:	ldr	r3, [sp, #152]	; 0x98
   12c98:	ldr	r8, [sp, #44]	; 0x2c
   12c9c:	cmp	r3, #2
   12ca0:	moveq	r8, #0
   12ca4:	andne	r8, r8, #1
   12ca8:	ldr	r3, [sp, #52]	; 0x34
   12cac:	adds	r9, r3, #0
   12cb0:	movne	r9, #1
   12cb4:	ands	r6, r9, r8
   12cb8:	beq	13660 <ftello64@plt+0x2400>
   12cbc:	ldr	r2, [sp, #52]	; 0x34
   12cc0:	ldr	r1, [sp, #24]
   12cc4:	cmp	r2, #1
   12cc8:	mov	r3, r2
   12ccc:	movls	r3, #0
   12cd0:	movhi	r3, #1
   12cd4:	cmn	r1, #1
   12cd8:	movne	r3, #0
   12cdc:	cmp	r3, #0
   12ce0:	add	r4, sl, r2
   12ce4:	beq	12cf4 <ftello64@plt+0x1a94>
   12ce8:	ldr	r0, [sp, #56]	; 0x38
   12cec:	bl	11134 <strlen@plt>
   12cf0:	str	r0, [sp, #24]
   12cf4:	ldr	r3, [sp, #24]
   12cf8:	cmp	r3, r4
   12cfc:	ldr	r3, [sp, #56]	; 0x38
   12d00:	add	r3, r3, sl
   12d04:	str	r3, [sp, #48]	; 0x30
   12d08:	bcc	1366c <ftello64@plt+0x240c>
   12d0c:	mov	r0, r3
   12d10:	ldr	r2, [sp, #52]	; 0x34
   12d14:	ldr	r1, [sp, #64]	; 0x40
   12d18:	bl	10ffc <memcmp@plt>
   12d1c:	cmp	r0, #0
   12d20:	bne	1366c <ftello64@plt+0x240c>
   12d24:	ldr	r3, [sp, #28]
   12d28:	cmp	r3, #0
   12d2c:	bne	13ee8 <ftello64@plt+0x2c88>
   12d30:	ldr	r3, [sp, #48]	; 0x30
   12d34:	ldrb	r4, [r3]
   12d38:	cmp	r4, #126	; 0x7e
   12d3c:	ldrls	pc, [pc, r4, lsl #2]
   12d40:	b	13600 <ftello64@plt+0x23a0>
   12d44:	andeq	r3, r1, r4, lsr #8
   12d48:	andeq	r3, r1, r0, lsl #12
   12d4c:	andeq	r3, r1, r0, lsl #12
   12d50:	andeq	r3, r1, r0, lsl #12
   12d54:	andeq	r3, r1, r0, lsl #12
   12d58:	andeq	r3, r1, r0, lsl #12
   12d5c:	andeq	r3, r1, r0, lsl #12
   12d60:	andeq	r3, r1, r8, lsl #8
   12d64:	andeq	r3, r1, ip, ror #7
   12d68:	andeq	r3, r1, r8, ror #11
   12d6c:	andeq	r3, r1, ip, asr #6
   12d70:	andeq	r3, r1, r0, lsr r3
   12d74:	andeq	r3, r1, r4, asr #11
   12d78:	andeq	r3, r1, r0, lsr #11
   12d7c:	andeq	r3, r1, r0, lsl #12
   12d80:	andeq	r3, r1, r0, lsl #12
   12d84:	andeq	r3, r1, r0, lsl #12
   12d88:	andeq	r3, r1, r0, lsl #12
   12d8c:	andeq	r3, r1, r0, lsl #12
   12d90:	andeq	r3, r1, r0, lsl #12
   12d94:	andeq	r3, r1, r0, lsl #12
   12d98:	andeq	r3, r1, r0, lsl #12
   12d9c:	andeq	r3, r1, r0, lsl #12
   12da0:	andeq	r3, r1, r0, lsl #12
   12da4:	andeq	r3, r1, r0, lsl #12
   12da8:	andeq	r3, r1, r0, lsl #12
   12dac:	andeq	r3, r1, r0, lsl #12
   12db0:	andeq	r3, r1, r0, lsl #12
   12db4:	andeq	r3, r1, r0, lsl #12
   12db8:	andeq	r3, r1, r0, lsl #12
   12dbc:	andeq	r3, r1, r0, lsl #12
   12dc0:	andeq	r3, r1, r0, lsl #12
   12dc4:	andeq	r3, r1, r0, ror #11
   12dc8:	andeq	r3, r1, r4, lsl r5
   12dcc:	andeq	r3, r1, r4, lsl r5
   12dd0:	andeq	r3, r1, r4, lsr #2
   12dd4:	andeq	r3, r1, r4, lsl r5
   12dd8:	andeq	r3, r1, ip, lsr #11
   12ddc:	andeq	r3, r1, r4, lsl r5
   12de0:	andeq	r3, r1, r0, lsl #11
   12de4:	andeq	r3, r1, r4, lsl r5
   12de8:	andeq	r3, r1, r4, lsl r5
   12dec:	andeq	r3, r1, r4, lsl r5
   12df0:	andeq	r3, r1, ip, lsr #11
   12df4:	andeq	r3, r1, ip, lsr #11
   12df8:	andeq	r3, r1, ip, lsr #11
   12dfc:	andeq	r3, r1, ip, lsr #11
   12e00:	andeq	r3, r1, ip, lsr #11
   12e04:	andeq	r3, r1, ip, lsr #11
   12e08:	andeq	r3, r1, ip, lsr #11
   12e0c:	andeq	r3, r1, ip, lsr #11
   12e10:	andeq	r3, r1, ip, lsr #11
   12e14:	andeq	r3, r1, ip, lsr #11
   12e18:	andeq	r3, r1, ip, lsr #11
   12e1c:	andeq	r3, r1, ip, lsr #11
   12e20:	andeq	r3, r1, ip, lsr #11
   12e24:	andeq	r3, r1, ip, lsr #11
   12e28:	andeq	r3, r1, ip, lsr #11
   12e2c:	andeq	r3, r1, ip, lsr #11
   12e30:	andeq	r3, r1, r4, lsl r5
   12e34:	andeq	r3, r1, r4, lsl r5
   12e38:	andeq	r3, r1, r4, lsl r5
   12e3c:	andeq	r3, r1, r4, lsl r5
   12e40:	andeq	r3, r1, r0, asr r5
   12e44:	andeq	r3, r1, r0, lsl #12
   12e48:	andeq	r3, r1, ip, lsr #11
   12e4c:	andeq	r3, r1, ip, lsr #11
   12e50:	andeq	r3, r1, ip, lsr #11
   12e54:	andeq	r3, r1, ip, lsr #11
   12e58:	andeq	r3, r1, ip, lsr #11
   12e5c:	andeq	r3, r1, ip, lsr #11
   12e60:	andeq	r3, r1, ip, lsr #11
   12e64:	andeq	r3, r1, ip, lsr #11
   12e68:	andeq	r3, r1, ip, lsr #11
   12e6c:	andeq	r3, r1, ip, lsr #11
   12e70:	andeq	r3, r1, ip, lsr #11
   12e74:	andeq	r3, r1, ip, lsr #11
   12e78:	andeq	r3, r1, ip, lsr #11
   12e7c:	andeq	r3, r1, ip, lsr #11
   12e80:	andeq	r3, r1, ip, lsr #11
   12e84:	andeq	r3, r1, ip, lsr #11
   12e88:	andeq	r3, r1, ip, lsr #11
   12e8c:	andeq	r3, r1, ip, lsr #11
   12e90:	andeq	r3, r1, ip, lsr #11
   12e94:	andeq	r3, r1, ip, lsr #11
   12e98:	andeq	r3, r1, ip, lsr #11
   12e9c:	andeq	r3, r1, ip, lsr #11
   12ea0:	andeq	r3, r1, ip, lsr #11
   12ea4:	andeq	r3, r1, ip, lsr #11
   12ea8:	andeq	r3, r1, ip, lsr #11
   12eac:	andeq	r3, r1, ip, lsr #11
   12eb0:	andeq	r3, r1, r4, lsl r5
   12eb4:	andeq	r3, r1, r0, ror r2
   12eb8:	andeq	r3, r1, ip, lsr #11
   12ebc:	andeq	r3, r1, r4, lsl r5
   12ec0:	andeq	r3, r1, ip, lsr #11
   12ec4:	andeq	r3, r1, r4, lsl r5
   12ec8:	andeq	r3, r1, ip, lsr #11
   12ecc:	andeq	r3, r1, ip, lsr #11
   12ed0:	andeq	r3, r1, ip, lsr #11
   12ed4:	andeq	r3, r1, ip, lsr #11
   12ed8:	andeq	r3, r1, ip, lsr #11
   12edc:	andeq	r3, r1, ip, lsr #11
   12ee0:	andeq	r3, r1, ip, lsr #11
   12ee4:	andeq	r3, r1, ip, lsr #11
   12ee8:	andeq	r3, r1, ip, lsr #11
   12eec:	andeq	r3, r1, ip, lsr #11
   12ef0:	andeq	r3, r1, ip, lsr #11
   12ef4:	andeq	r3, r1, ip, lsr #11
   12ef8:	andeq	r3, r1, ip, lsr #11
   12efc:	andeq	r3, r1, ip, lsr #11
   12f00:	andeq	r3, r1, ip, lsr #11
   12f04:	andeq	r3, r1, ip, lsr #11
   12f08:	andeq	r3, r1, ip, lsr #11
   12f0c:	andeq	r3, r1, ip, lsr #11
   12f10:	andeq	r3, r1, ip, lsr #11
   12f14:	andeq	r3, r1, ip, lsr #11
   12f18:	andeq	r3, r1, ip, lsr #11
   12f1c:	andeq	r3, r1, ip, lsr #11
   12f20:	andeq	r3, r1, ip, lsr #11
   12f24:	andeq	r3, r1, ip, lsr #11
   12f28:	andeq	r3, r1, ip, lsr #11
   12f2c:	andeq	r3, r1, ip, lsr #11
   12f30:	andeq	r3, r1, r4, lsl #2
   12f34:	andeq	r3, r1, r4, lsl r5
   12f38:	andeq	r3, r1, r4, lsl #2
   12f3c:	andeq	r3, r1, r4, lsr #2
   12f40:	mov	r3, #1
   12f44:	str	r3, [sp, #28]
   12f48:	str	r3, [sp, #52]	; 0x34
   12f4c:	ldr	r3, [pc, #4000]	; 13ef4 <ftello64@plt+0x2c94>
   12f50:	mov	r7, #0
   12f54:	str	r3, [sp, #64]	; 0x40
   12f58:	mov	r3, #2
   12f5c:	str	r3, [sp, #152]	; 0x98
   12f60:	b	12c64 <ftello64@plt+0x1a04>
   12f64:	ldr	r3, [sp, #28]
   12f68:	cmp	r3, #0
   12f6c:	beq	130c8 <ftello64@plt+0x1e68>
   12f70:	mov	r3, #1
   12f74:	str	r3, [sp, #52]	; 0x34
   12f78:	ldr	r3, [pc, #3956]	; 13ef4 <ftello64@plt+0x2c94>
   12f7c:	mov	r7, #0
   12f80:	str	r3, [sp, #64]	; 0x40
   12f84:	b	12c64 <ftello64@plt+0x1a04>
   12f88:	mov	r3, #1
   12f8c:	str	r3, [sp, #44]	; 0x2c
   12f90:	str	r3, [sp, #52]	; 0x34
   12f94:	str	r3, [sp, #28]
   12f98:	b	12f4c <ftello64@plt+0x1cec>
   12f9c:	mov	r3, #0
   12fa0:	str	r3, [sp, #28]
   12fa4:	mov	r3, #1
   12fa8:	str	r3, [sp, #44]	; 0x2c
   12fac:	mov	r7, #0
   12fb0:	b	12c64 <ftello64@plt+0x1a04>
   12fb4:	ldr	r3, [sp, #152]	; 0x98
   12fb8:	cmp	r3, #10
   12fbc:	beq	13000 <ftello64@plt+0x1da0>
   12fc0:	mov	r2, #5
   12fc4:	ldr	r1, [pc, #3884]	; 13ef8 <ftello64@plt+0x2c98>
   12fc8:	mov	r0, #0
   12fcc:	bl	11020 <dcgettext@plt>
   12fd0:	ldr	r2, [pc, #3872]	; 13ef8 <ftello64@plt+0x2c98>
   12fd4:	cmp	r0, r2
   12fd8:	str	r0, [sp, #164]	; 0xa4
   12fdc:	beq	13fe4 <ftello64@plt+0x2d84>
   12fe0:	mov	r2, #5
   12fe4:	ldr	r1, [pc, #3848]	; 13ef4 <ftello64@plt+0x2c94>
   12fe8:	mov	r0, #0
   12fec:	bl	11020 <dcgettext@plt>
   12ff0:	ldr	r2, [pc, #3836]	; 13ef4 <ftello64@plt+0x2c94>
   12ff4:	cmp	r0, r2
   12ff8:	str	r0, [sp, #168]	; 0xa8
   12ffc:	beq	13fd4 <ftello64@plt+0x2d74>
   13000:	ldr	r7, [sp, #28]
   13004:	cmp	r7, #0
   13008:	movne	r7, #0
   1300c:	bne	13040 <ftello64@plt+0x1de0>
   13010:	ldr	r3, [sp, #164]	; 0xa4
   13014:	ldrb	r3, [r3]
   13018:	cmp	r3, #0
   1301c:	beq	13ff4 <ftello64@plt+0x2d94>
   13020:	ldr	r2, [sp, #164]	; 0xa4
   13024:	ldr	r1, [sp, #32]
   13028:	cmp	fp, r7
   1302c:	strbhi	r3, [r1, r7]
   13030:	ldrb	r3, [r2, #1]!
   13034:	add	r7, r7, #1
   13038:	cmp	r3, #0
   1303c:	bne	13028 <ftello64@plt+0x1dc8>
   13040:	ldr	r0, [sp, #168]	; 0xa8
   13044:	bl	11134 <strlen@plt>
   13048:	ldr	r3, [sp, #168]	; 0xa8
   1304c:	str	r3, [sp, #64]	; 0x40
   13050:	mov	r3, #1
   13054:	str	r3, [sp, #44]	; 0x2c
   13058:	str	r0, [sp, #52]	; 0x34
   1305c:	b	12c64 <ftello64@plt+0x1a04>
   13060:	mov	r3, #1
   13064:	str	r3, [sp, #44]	; 0x2c
   13068:	str	r3, [sp, #52]	; 0x34
   1306c:	str	r3, [sp, #28]
   13070:	ldr	r3, [pc, #3716]	; 13efc <ftello64@plt+0x2c9c>
   13074:	mov	r7, #0
   13078:	str	r3, [sp, #64]	; 0x40
   1307c:	mov	r3, #5
   13080:	str	r3, [sp, #152]	; 0x98
   13084:	b	12c64 <ftello64@plt+0x1a04>
   13088:	ldr	r3, [sp, #28]
   1308c:	cmp	r3, #0
   13090:	beq	13d90 <ftello64@plt+0x2b30>
   13094:	ldr	r3, [sp, #28]
   13098:	mov	r7, #0
   1309c:	str	r3, [sp, #44]	; 0x2c
   130a0:	mov	r3, #1
   130a4:	str	r3, [sp, #52]	; 0x34
   130a8:	ldr	r3, [pc, #3660]	; 13efc <ftello64@plt+0x2c9c>
   130ac:	str	r3, [sp, #64]	; 0x40
   130b0:	b	12c64 <ftello64@plt+0x1a04>
   130b4:	ldr	r3, [sp, #28]
   130b8:	cmp	r3, #0
   130bc:	mov	r3, #1
   130c0:	streq	r3, [sp, #44]	; 0x2c
   130c4:	bne	12f48 <ftello64@plt+0x1ce8>
   130c8:	cmp	fp, #0
   130cc:	beq	13dc0 <ftello64@plt+0x2b60>
   130d0:	ldr	r3, [sp, #32]
   130d4:	mov	r2, #39	; 0x27
   130d8:	mov	r7, #1
   130dc:	strb	r2, [r3]
   130e0:	mov	r3, #0
   130e4:	str	r3, [sp, #28]
   130e8:	mov	r3, #1
   130ec:	str	r3, [sp, #52]	; 0x34
   130f0:	ldr	r3, [pc, #3580]	; 13ef4 <ftello64@plt+0x2c94>
   130f4:	str	r3, [sp, #64]	; 0x40
   130f8:	mov	r3, #2
   130fc:	str	r3, [sp, #152]	; 0x98
   13100:	b	12c64 <ftello64@plt+0x1a04>
   13104:	ldr	r3, [sp, #24]
   13108:	cmn	r3, #1
   1310c:	beq	13d24 <ftello64@plt+0x2ac4>
   13110:	ldr	r3, [sp, #24]
   13114:	subs	r3, r3, #1
   13118:	movne	r3, #1
   1311c:	cmp	r3, #0
   13120:	bne	1312c <ftello64@plt+0x1ecc>
   13124:	cmp	sl, #0
   13128:	beq	13518 <ftello64@plt+0x22b8>
   1312c:	ldr	r3, [sp, #152]	; 0x98
   13130:	mov	r5, #0
   13134:	sub	r2, r3, #2
   13138:	mov	r8, r5
   1313c:	clz	r2, r2
   13140:	lsr	r2, r2, #5
   13144:	ldr	r3, [sp, #60]	; 0x3c
   13148:	ldr	r1, [sp, #28]
   1314c:	orr	r3, r2, r3
   13150:	eor	r3, r3, #1
   13154:	orr	r3, r1, r3
   13158:	tst	r3, #255	; 0xff
   1315c:	bne	13888 <ftello64@plt+0x2628>
   13160:	cmp	r6, #0
   13164:	bne	132b4 <ftello64@plt+0x2054>
   13168:	ldr	r3, [sp, #40]	; 0x28
   1316c:	eor	r8, r8, #1
   13170:	and	r8, r8, r3
   13174:	add	sl, sl, #1
   13178:	uxtb	r6, r8
   1317c:	cmp	r6, #0
   13180:	beq	131b4 <ftello64@plt+0x1f54>
   13184:	cmp	fp, r7
   13188:	movhi	r2, #39	; 0x27
   1318c:	ldrhi	r3, [sp, #32]
   13190:	strbhi	r2, [r3, r7]
   13194:	add	r3, r7, #1
   13198:	cmp	fp, r3
   1319c:	movhi	r1, #39	; 0x27
   131a0:	ldrhi	r2, [sp, #32]
   131a4:	add	r7, r7, #2
   131a8:	strbhi	r1, [r2, r3]
   131ac:	mov	r3, #0
   131b0:	str	r3, [sp, #40]	; 0x28
   131b4:	cmp	r7, fp
   131b8:	ldrcc	r3, [sp, #32]
   131bc:	strbcc	r4, [r3, r7]
   131c0:	ldr	r3, [sp, #36]	; 0x24
   131c4:	cmp	r5, #0
   131c8:	moveq	r3, #0
   131cc:	str	r3, [sp, #36]	; 0x24
   131d0:	ldr	r3, [sp, #24]
   131d4:	add	r7, r7, #1
   131d8:	cmn	r3, #1
   131dc:	bne	12c80 <ftello64@plt+0x1a20>
   131e0:	ldr	r3, [sp, #56]	; 0x38
   131e4:	ldrb	r5, [r3, sl]
   131e8:	adds	r5, r5, #0
   131ec:	movne	r5, #1
   131f0:	cmp	r5, #0
   131f4:	bne	12c94 <ftello64@plt+0x1a34>
   131f8:	ldr	r3, [sp, #152]	; 0x98
   131fc:	ldr	r1, [sp, #28]
   13200:	sub	r3, r3, #2
   13204:	clz	r3, r3
   13208:	lsr	r3, r3, #5
   1320c:	and	r9, r1, r3
   13210:	cmp	r7, #0
   13214:	movne	r2, #0
   13218:	andeq	r2, r9, #1
   1321c:	cmp	r2, #0
   13220:	bne	13bfc <ftello64@plt+0x299c>
   13224:	eor	r2, r1, #1
   13228:	ands	r3, r3, r2
   1322c:	beq	140b8 <ftello64@plt+0x2e58>
   13230:	ldr	r2, [sp, #68]	; 0x44
   13234:	cmp	r2, #0
   13238:	beq	140a4 <ftello64@plt+0x2e44>
   1323c:	ldr	r3, [sp, #36]	; 0x24
   13240:	cmp	r3, #0
   13244:	bne	1405c <ftello64@plt+0x2dfc>
   13248:	ldr	r2, [sp, #72]	; 0x48
   1324c:	clz	r3, fp
   13250:	cmp	r2, #0
   13254:	lsr	r3, r3, #5
   13258:	moveq	r3, #0
   1325c:	cmp	r3, #0
   13260:	beq	13ffc <ftello64@plt+0x2d9c>
   13264:	str	r3, [sp, #68]	; 0x44
   13268:	ldr	fp, [sp, #72]	; 0x48
   1326c:	b	12c1c <ftello64@plt+0x19bc>
   13270:	ldr	r3, [sp, #152]	; 0x98
   13274:	cmp	r3, #2
   13278:	beq	138cc <ftello64@plt+0x266c>
   1327c:	ldr	r3, [sp, #44]	; 0x2c
   13280:	ldr	r2, [sp, #28]
   13284:	and	r2, r3, r2
   13288:	ands	r2, r9, r2
   1328c:	bne	138d8 <ftello64@plt+0x2678>
   13290:	mov	r4, #92	; 0x5c
   13294:	mov	r3, r4
   13298:	ldr	r1, [sp, #44]	; 0x2c
   1329c:	cmp	r1, #0
   132a0:	moveq	r5, #0
   132a4:	moveq	r8, r1
   132a8:	beq	13144 <ftello64@plt+0x1ee4>
   132ac:	mov	r4, r3
   132b0:	mov	r5, #0
   132b4:	ldr	r3, [sp, #28]
   132b8:	cmp	r3, #0
   132bc:	bne	138c0 <ftello64@plt+0x2660>
   132c0:	ldr	r3, [sp, #40]	; 0x28
   132c4:	eor	r9, r3, #1
   132c8:	and	r9, r9, r2
   132cc:	ands	r9, r9, #255	; 0xff
   132d0:	beq	13314 <ftello64@plt+0x20b4>
   132d4:	cmp	fp, r7
   132d8:	movhi	r2, #39	; 0x27
   132dc:	ldrhi	r3, [sp, #32]
   132e0:	str	r9, [sp, #40]	; 0x28
   132e4:	strbhi	r2, [r3, r7]
   132e8:	add	r3, r7, #1
   132ec:	cmp	fp, r3
   132f0:	movhi	r1, #36	; 0x24
   132f4:	ldrhi	r2, [sp, #32]
   132f8:	strbhi	r1, [r2, r3]
   132fc:	add	r3, r7, #2
   13300:	cmp	fp, r3
   13304:	add	r7, r7, #3
   13308:	ldrhi	r2, [sp, #32]
   1330c:	movhi	r1, #39	; 0x27
   13310:	strbhi	r1, [r2, r3]
   13314:	cmp	fp, r7
   13318:	movhi	r2, #92	; 0x5c
   1331c:	ldrhi	r3, [sp, #32]
   13320:	add	sl, sl, #1
   13324:	strbhi	r2, [r3, r7]
   13328:	add	r7, r7, #1
   1332c:	b	131b4 <ftello64@plt+0x1f54>
   13330:	ldr	r3, [sp, #152]	; 0x98
   13334:	mov	r4, #11
   13338:	sub	r2, r3, #2
   1333c:	mov	r3, #118	; 0x76
   13340:	clz	r2, r2
   13344:	lsr	r2, r2, #5
   13348:	b	13298 <ftello64@plt+0x2038>
   1334c:	mov	r4, #10
   13350:	mov	r3, #110	; 0x6e
   13354:	ldr	r2, [sp, #152]	; 0x98
   13358:	ldr	r1, [sp, #28]
   1335c:	sub	r2, r2, #2
   13360:	clz	r2, r2
   13364:	lsr	r2, r2, #5
   13368:	ands	r1, r1, r2
   1336c:	beq	13298 <ftello64@plt+0x2038>
   13370:	ldr	sl, [sp, #32]
   13374:	mov	r8, fp
   13378:	mov	r2, r1
   1337c:	mov	r3, #2
   13380:	str	r3, [sp, #152]	; 0x98
   13384:	ldr	r9, [sp, #44]	; 0x2c
   13388:	ldr	r3, [sp, #152]	; 0x98
   1338c:	and	r9, r9, r2
   13390:	tst	r9, #255	; 0xff
   13394:	movne	r3, #4
   13398:	str	r3, [sp, #152]	; 0x98
   1339c:	ldr	r3, [sp, #156]	; 0x9c
   133a0:	mov	ip, #0
   133a4:	bic	r3, r3, #2
   133a8:	str	r3, [sp, #4]
   133ac:	ldr	r3, [sp, #168]	; 0xa8
   133b0:	ldr	r2, [sp, #56]	; 0x38
   133b4:	str	r3, [sp, #16]
   133b8:	ldr	r3, [sp, #164]	; 0xa4
   133bc:	mov	r1, r8
   133c0:	str	r3, [sp, #12]
   133c4:	ldr	r3, [sp, #152]	; 0x98
   133c8:	mov	r0, sl
   133cc:	str	r3, [sp]
   133d0:	str	ip, [sp, #8]
   133d4:	ldr	r3, [sp, #24]
   133d8:	bl	12bc0 <ftello64@plt+0x1960>
   133dc:	mov	fp, r0
   133e0:	mov	r0, fp
   133e4:	add	sp, sp, #116	; 0x74
   133e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133ec:	ldr	r3, [sp, #152]	; 0x98
   133f0:	mov	r4, #8
   133f4:	sub	r2, r3, #2
   133f8:	mov	r3, #98	; 0x62
   133fc:	clz	r2, r2
   13400:	lsr	r2, r2, #5
   13404:	b	13298 <ftello64@plt+0x2038>
   13408:	ldr	r3, [sp, #152]	; 0x98
   1340c:	mov	r4, #7
   13410:	sub	r2, r3, #2
   13414:	mov	r3, #97	; 0x61
   13418:	clz	r2, r2
   1341c:	lsr	r2, r2, #5
   13420:	b	13298 <ftello64@plt+0x2038>
   13424:	ldr	r3, [sp, #44]	; 0x2c
   13428:	cmp	r3, #0
   1342c:	beq	13c10 <ftello64@plt+0x29b0>
   13430:	ldr	r3, [sp, #28]
   13434:	cmp	r3, #0
   13438:	bne	13ee8 <ftello64@plt+0x2c88>
   1343c:	ldr	r3, [sp, #152]	; 0x98
   13440:	sub	r2, r3, #2
   13444:	ldr	r3, [sp, #40]	; 0x28
   13448:	clz	r2, r2
   1344c:	eor	r3, r3, #1
   13450:	lsr	r2, r2, #5
   13454:	ands	r3, r2, r3
   13458:	moveq	r1, r7
   1345c:	beq	134a0 <ftello64@plt+0x2240>
   13460:	cmp	fp, r7
   13464:	movhi	r0, #39	; 0x27
   13468:	ldrhi	r1, [sp, #32]
   1346c:	str	r3, [sp, #40]	; 0x28
   13470:	strbhi	r0, [r1, r7]
   13474:	add	r1, r7, #1
   13478:	cmp	fp, r1
   1347c:	movhi	ip, #36	; 0x24
   13480:	ldrhi	r0, [sp, #32]
   13484:	strbhi	ip, [r0, r1]
   13488:	add	r1, r7, #2
   1348c:	cmp	fp, r1
   13490:	movhi	ip, #39	; 0x27
   13494:	ldrhi	r0, [sp, #32]
   13498:	strbhi	ip, [r0, r1]
   1349c:	add	r1, r7, #3
   134a0:	cmp	fp, r1
   134a4:	movhi	r0, #92	; 0x5c
   134a8:	ldrhi	r3, [sp, #32]
   134ac:	add	r7, r1, #1
   134b0:	strbhi	r0, [r3, r1]
   134b4:	cmp	r8, #0
   134b8:	beq	13dfc <ftello64@plt+0x2b9c>
   134bc:	ldr	r0, [sp, #24]
   134c0:	add	r3, sl, #1
   134c4:	cmp	r3, r0
   134c8:	bcs	13d38 <ftello64@plt+0x2ad8>
   134cc:	ldr	r0, [sp, #56]	; 0x38
   134d0:	ldrb	r3, [r0, r3]
   134d4:	sub	r3, r3, #48	; 0x30
   134d8:	cmp	r3, #9
   134dc:	bhi	13d38 <ftello64@plt+0x2ad8>
   134e0:	cmp	fp, r7
   134e4:	movhi	r3, #48	; 0x30
   134e8:	ldrhi	r0, [sp, #32]
   134ec:	ldr	r5, [sp, #28]
   134f0:	mov	r4, #48	; 0x30
   134f4:	strbhi	r3, [r0, r7]
   134f8:	add	r3, r1, #2
   134fc:	cmp	fp, r3
   13500:	movhi	r0, #48	; 0x30
   13504:	ldrhi	ip, [sp, #32]
   13508:	add	r7, r1, #3
   1350c:	strbhi	r0, [ip, r3]
   13510:	b	13144 <ftello64@plt+0x1ee4>
   13514:	mov	r5, #0
   13518:	ldr	r3, [sp, #152]	; 0x98
   1351c:	sub	r2, r3, #2
   13520:	ldr	r3, [sp, #28]
   13524:	clz	r2, r2
   13528:	lsr	r2, r2, #5
   1352c:	ands	r8, r3, r2
   13530:	beq	13144 <ftello64@plt+0x1ee4>
   13534:	mov	r3, r8
   13538:	mov	r2, r3
   1353c:	mov	r3, #2
   13540:	ldr	sl, [sp, #32]
   13544:	mov	r8, fp
   13548:	str	r3, [sp, #152]	; 0x98
   1354c:	b	13384 <ftello64@plt+0x2124>
   13550:	ldr	r3, [sp, #152]	; 0x98
   13554:	cmp	r3, #2
   13558:	beq	13c7c <ftello64@plt+0x2a1c>
   1355c:	cmp	r3, #5
   13560:	beq	13c3c <ftello64@plt+0x29dc>
   13564:	mov	r5, #0
   13568:	sub	r2, r3, #2
   1356c:	mov	r8, r5
   13570:	clz	r2, r2
   13574:	mov	r4, #63	; 0x3f
   13578:	lsr	r2, r2, #5
   1357c:	b	13144 <ftello64@plt+0x1ee4>
   13580:	ldr	r3, [sp, #152]	; 0x98
   13584:	cmp	r3, #2
   13588:	beq	13c9c <ftello64@plt+0x2a3c>
   1358c:	mov	r2, #0
   13590:	str	r5, [sp, #68]	; 0x44
   13594:	mov	r8, r2
   13598:	mov	r4, #39	; 0x27
   1359c:	b	13144 <ftello64@plt+0x1ee4>
   135a0:	mov	r4, #13
   135a4:	mov	r3, #114	; 0x72
   135a8:	b	13354 <ftello64@plt+0x20f4>
   135ac:	ldr	r3, [sp, #152]	; 0x98
   135b0:	mov	r8, #0
   135b4:	sub	r2, r3, #2
   135b8:	clz	r2, r2
   135bc:	lsr	r2, r2, #5
   135c0:	b	13144 <ftello64@plt+0x1ee4>
   135c4:	ldr	r3, [sp, #152]	; 0x98
   135c8:	mov	r4, #12
   135cc:	sub	r2, r3, #2
   135d0:	mov	r3, #102	; 0x66
   135d4:	clz	r2, r2
   135d8:	lsr	r2, r2, #5
   135dc:	b	13298 <ftello64@plt+0x2038>
   135e0:	mov	r5, r6
   135e4:	b	13518 <ftello64@plt+0x22b8>
   135e8:	ldr	r3, [sp, #152]	; 0x98
   135ec:	sub	r2, r3, #2
   135f0:	mov	r3, #116	; 0x74
   135f4:	clz	r2, r2
   135f8:	lsr	r2, r2, #5
   135fc:	b	13298 <ftello64@plt+0x2038>
   13600:	ldr	r8, [sp, #76]	; 0x4c
   13604:	cmp	r8, #1
   13608:	bne	13ab8 <ftello64@plt+0x2858>
   1360c:	bl	1111c <__ctype_b_loc@plt>
   13610:	sxth	r3, r4
   13614:	mov	ip, r8
   13618:	lsl	r3, r3, #1
   1361c:	ldr	r2, [r0]
   13620:	ldrh	r3, [r2, r3]
   13624:	and	r3, r3, #16384	; 0x4000
   13628:	cmp	r3, #0
   1362c:	movne	r5, #1
   13630:	moveq	r5, #0
   13634:	moveq	r3, #1
   13638:	movne	r3, #0
   1363c:	ldr	r2, [sp, #44]	; 0x2c
   13640:	and	r3, r3, r2
   13644:	ands	r8, r3, #255	; 0xff
   13648:	bne	1394c <ftello64@plt+0x26ec>
   1364c:	ldr	r3, [sp, #152]	; 0x98
   13650:	sub	r2, r3, #2
   13654:	clz	r2, r2
   13658:	lsr	r2, r2, #5
   1365c:	b	13144 <ftello64@plt+0x1ee4>
   13660:	ldr	r3, [sp, #56]	; 0x38
   13664:	add	r3, r3, sl
   13668:	str	r3, [sp, #48]	; 0x30
   1366c:	ldr	r3, [sp, #48]	; 0x30
   13670:	mov	r6, #0
   13674:	ldrb	r4, [r3]
   13678:	cmp	r4, #126	; 0x7e
   1367c:	ldrls	pc, [pc, r4, lsl #2]
   13680:	b	13600 <ftello64@plt+0x23a0>
   13684:	andeq	r3, r1, r4, lsr #8
   13688:	andeq	r3, r1, r0, lsl #12
   1368c:	andeq	r3, r1, r0, lsl #12
   13690:	andeq	r3, r1, r0, lsl #12
   13694:	andeq	r3, r1, r0, lsl #12
   13698:	andeq	r3, r1, r0, lsl #12
   1369c:	andeq	r3, r1, r0, lsl #12
   136a0:	andeq	r3, r1, r8, lsl #8
   136a4:	andeq	r3, r1, ip, ror #7
   136a8:	andeq	r3, r1, r0, lsl #17
   136ac:	andeq	r3, r1, ip, asr #6
   136b0:	andeq	r3, r1, r0, lsr r3
   136b4:	andeq	r3, r1, r4, asr #11
   136b8:	andeq	r3, r1, r0, lsr #11
   136bc:	andeq	r3, r1, r0, lsl #12
   136c0:	andeq	r3, r1, r0, lsl #12
   136c4:	andeq	r3, r1, r0, lsl #12
   136c8:	andeq	r3, r1, r0, lsl #12
   136cc:	andeq	r3, r1, r0, lsl #12
   136d0:	andeq	r3, r1, r0, lsl #12
   136d4:	andeq	r3, r1, r0, lsl #12
   136d8:	andeq	r3, r1, r0, lsl #12
   136dc:	andeq	r3, r1, r0, lsl #12
   136e0:	andeq	r3, r1, r0, lsl #12
   136e4:	andeq	r3, r1, r0, lsl #12
   136e8:	andeq	r3, r1, r0, lsl #12
   136ec:	andeq	r3, r1, r0, lsl #12
   136f0:	andeq	r3, r1, r0, lsl #12
   136f4:	andeq	r3, r1, r0, lsl #12
   136f8:	andeq	r3, r1, r0, lsl #12
   136fc:	andeq	r3, r1, r0, lsl #12
   13700:	andeq	r3, r1, r0, lsl #12
   13704:	andeq	r3, r1, r8, lsl r5
   13708:	andeq	r3, r1, r4, lsl r5
   1370c:	andeq	r3, r1, r4, lsl r5
   13710:	andeq	r3, r1, r4, lsr #2
   13714:	andeq	r3, r1, r4, lsl r5
   13718:	andeq	r3, r1, ip, lsr #11
   1371c:	andeq	r3, r1, r4, lsl r5
   13720:	andeq	r3, r1, r0, lsl #11
   13724:	andeq	r3, r1, r4, lsl r5
   13728:	andeq	r3, r1, r4, lsl r5
   1372c:	andeq	r3, r1, r4, lsl r5
   13730:	andeq	r3, r1, ip, lsr #11
   13734:	andeq	r3, r1, ip, lsr #11
   13738:	andeq	r3, r1, ip, lsr #11
   1373c:	andeq	r3, r1, ip, lsr #11
   13740:	andeq	r3, r1, ip, lsr #11
   13744:	andeq	r3, r1, ip, lsr #11
   13748:	andeq	r3, r1, ip, lsr #11
   1374c:	andeq	r3, r1, ip, lsr #11
   13750:	andeq	r3, r1, ip, lsr #11
   13754:	andeq	r3, r1, ip, lsr #11
   13758:	andeq	r3, r1, ip, lsr #11
   1375c:	andeq	r3, r1, ip, lsr #11
   13760:	andeq	r3, r1, ip, lsr #11
   13764:	andeq	r3, r1, ip, lsr #11
   13768:	andeq	r3, r1, ip, lsr #11
   1376c:	andeq	r3, r1, ip, lsr #11
   13770:	andeq	r3, r1, r4, lsl r5
   13774:	andeq	r3, r1, r4, lsl r5
   13778:	andeq	r3, r1, r4, lsl r5
   1377c:	andeq	r3, r1, r4, lsl r5
   13780:	andeq	r3, r1, r0, asr r5
   13784:	andeq	r3, r1, r0, lsl #12
   13788:	andeq	r3, r1, ip, lsr #11
   1378c:	andeq	r3, r1, ip, lsr #11
   13790:	andeq	r3, r1, ip, lsr #11
   13794:	andeq	r3, r1, ip, lsr #11
   13798:	andeq	r3, r1, ip, lsr #11
   1379c:	andeq	r3, r1, ip, lsr #11
   137a0:	andeq	r3, r1, ip, lsr #11
   137a4:	andeq	r3, r1, ip, lsr #11
   137a8:	andeq	r3, r1, ip, lsr #11
   137ac:	andeq	r3, r1, ip, lsr #11
   137b0:	andeq	r3, r1, ip, lsr #11
   137b4:	andeq	r3, r1, ip, lsr #11
   137b8:	andeq	r3, r1, ip, lsr #11
   137bc:	andeq	r3, r1, ip, lsr #11
   137c0:	andeq	r3, r1, ip, lsr #11
   137c4:	andeq	r3, r1, ip, lsr #11
   137c8:	andeq	r3, r1, ip, lsr #11
   137cc:	andeq	r3, r1, ip, lsr #11
   137d0:	andeq	r3, r1, ip, lsr #11
   137d4:	andeq	r3, r1, ip, lsr #11
   137d8:	andeq	r3, r1, ip, lsr #11
   137dc:	andeq	r3, r1, ip, lsr #11
   137e0:	andeq	r3, r1, ip, lsr #11
   137e4:	andeq	r3, r1, ip, lsr #11
   137e8:	andeq	r3, r1, ip, lsr #11
   137ec:	andeq	r3, r1, ip, lsr #11
   137f0:	andeq	r3, r1, r4, lsl r5
   137f4:	andeq	r3, r1, r0, ror r2
   137f8:	andeq	r3, r1, ip, lsr #11
   137fc:	andeq	r3, r1, r4, lsl r5
   13800:	andeq	r3, r1, ip, lsr #11
   13804:	andeq	r3, r1, r4, lsl r5
   13808:	andeq	r3, r1, ip, lsr #11
   1380c:	andeq	r3, r1, ip, lsr #11
   13810:	andeq	r3, r1, ip, lsr #11
   13814:	andeq	r3, r1, ip, lsr #11
   13818:	andeq	r3, r1, ip, lsr #11
   1381c:	andeq	r3, r1, ip, lsr #11
   13820:	andeq	r3, r1, ip, lsr #11
   13824:	andeq	r3, r1, ip, lsr #11
   13828:	andeq	r3, r1, ip, lsr #11
   1382c:	andeq	r3, r1, ip, lsr #11
   13830:	andeq	r3, r1, ip, lsr #11
   13834:	andeq	r3, r1, ip, lsr #11
   13838:	andeq	r3, r1, ip, lsr #11
   1383c:	andeq	r3, r1, ip, lsr #11
   13840:	andeq	r3, r1, ip, lsr #11
   13844:	andeq	r3, r1, ip, lsr #11
   13848:	andeq	r3, r1, ip, lsr #11
   1384c:	andeq	r3, r1, ip, lsr #11
   13850:	andeq	r3, r1, ip, lsr #11
   13854:	andeq	r3, r1, ip, lsr #11
   13858:	andeq	r3, r1, ip, lsr #11
   1385c:	andeq	r3, r1, ip, lsr #11
   13860:	andeq	r3, r1, ip, lsr #11
   13864:	andeq	r3, r1, ip, lsr #11
   13868:	andeq	r3, r1, ip, lsr #11
   1386c:	andeq	r3, r1, ip, lsr #11
   13870:	andeq	r3, r1, r4, lsl #2
   13874:	andeq	r3, r1, r4, lsl r5
   13878:	andeq	r3, r1, r4, lsl #2
   1387c:	andeq	r3, r1, r4, lsr #2
   13880:	mov	r3, #116	; 0x74
   13884:	b	13354 <ftello64@plt+0x20f4>
   13888:	ldr	r3, [sp, #160]	; 0xa0
   1388c:	cmp	r3, #0
   13890:	beq	13160 <ftello64@plt+0x1f00>
   13894:	lsr	r3, r4, #5
   13898:	ldr	r0, [sp, #160]	; 0xa0
   1389c:	uxtb	r3, r3
   138a0:	and	r1, r4, #31
   138a4:	ldr	r0, [r0, r3, lsl #2]
   138a8:	lsr	r3, r0, r1
   138ac:	tst	r3, #1
   138b0:	beq	13160 <ftello64@plt+0x1f00>
   138b4:	ldr	r3, [sp, #28]
   138b8:	cmp	r3, #0
   138bc:	beq	132c0 <ftello64@plt+0x2060>
   138c0:	ldr	sl, [sp, #32]
   138c4:	mov	r8, fp
   138c8:	b	13384 <ftello64@plt+0x2124>
   138cc:	ldr	r3, [sp, #28]
   138d0:	cmp	r3, #0
   138d4:	bne	13e28 <ftello64@plt+0x2bc8>
   138d8:	add	sl, sl, #1
   138dc:	ldr	r6, [sp, #40]	; 0x28
   138e0:	mov	r5, #0
   138e4:	mov	r4, #92	; 0x5c
   138e8:	b	1317c <ftello64@plt+0x1f1c>
   138ec:	cmp	r9, r8
   138f0:	bne	13b60 <ftello64@plt+0x2900>
   138f4:	ldr	r0, [sp, #100]	; 0x64
   138f8:	bl	1105c <iswprint@plt>
   138fc:	add	r5, r5, r4
   13900:	cmp	r0, #0
   13904:	add	r0, sp, #104	; 0x68
   13908:	moveq	r6, #0
   1390c:	bl	10fe4 <mbsinit@plt>
   13910:	cmp	r0, #0
   13914:	beq	13af4 <ftello64@plt+0x2894>
   13918:	mov	r2, r6
   1391c:	mov	ip, r5
   13920:	eor	r5, r2, #1
   13924:	ldr	r4, [sp, #80]	; 0x50
   13928:	ldr	r6, [sp, #84]	; 0x54
   1392c:	ldr	r7, [sp, #88]	; 0x58
   13930:	uxtb	r5, r5
   13934:	cmp	ip, #1
   13938:	bls	13e38 <ftello64@plt+0x2bd8>
   1393c:	ldr	r3, [sp, #44]	; 0x2c
   13940:	and	r8, r3, r5
   13944:	mov	r5, r2
   13948:	uxtb	r8, r8
   1394c:	add	r2, sl, ip
   13950:	ldr	r0, [sp, #48]	; 0x30
   13954:	mov	r1, #0
   13958:	str	r5, [sp, #48]	; 0x30
   1395c:	ldr	r9, [sp, #28]
   13960:	ldr	ip, [sp, #40]	; 0x28
   13964:	ldr	r3, [sp, #32]
   13968:	ldr	r5, [sp, #152]	; 0x98
   1396c:	b	13a28 <ftello64@plt+0x27c8>
   13970:	cmp	r9, #0
   13974:	bne	13d4c <ftello64@plt+0x2aec>
   13978:	eor	r1, ip, #1
   1397c:	cmp	r5, #2
   13980:	movne	r1, #0
   13984:	andeq	r1, r1, #1
   13988:	cmp	r1, #0
   1398c:	beq	139c4 <ftello64@plt+0x2764>
   13990:	cmp	fp, r7
   13994:	movhi	ip, #39	; 0x27
   13998:	strbhi	ip, [r3, r7]
   1399c:	add	ip, r7, #1
   139a0:	cmp	fp, ip
   139a4:	movhi	lr, #36	; 0x24
   139a8:	strbhi	lr, [r3, ip]
   139ac:	add	ip, r7, #2
   139b0:	cmp	fp, ip
   139b4:	movhi	lr, #39	; 0x27
   139b8:	strbhi	lr, [r3, ip]
   139bc:	add	r7, r7, #3
   139c0:	mov	ip, r1
   139c4:	cmp	fp, r7
   139c8:	movhi	r1, #92	; 0x5c
   139cc:	strbhi	r1, [r3, r7]
   139d0:	add	r1, r7, #1
   139d4:	cmp	fp, r1
   139d8:	lsrhi	lr, r4, #6
   139dc:	addhi	lr, lr, #48	; 0x30
   139e0:	strbhi	lr, [r3, r1]
   139e4:	add	lr, r7, #2
   139e8:	cmp	fp, lr
   139ec:	lsrhi	r1, r4, #3
   139f0:	andhi	r1, r1, #7
   139f4:	addhi	r1, r1, #48	; 0x30
   139f8:	add	sl, sl, #1
   139fc:	strbhi	r1, [r3, lr]
   13a00:	and	r4, r4, #7
   13a04:	cmp	r2, sl
   13a08:	add	r4, r4, #48	; 0x30
   13a0c:	add	r7, r7, #3
   13a10:	bls	13d70 <ftello64@plt+0x2b10>
   13a14:	mov	r1, r8
   13a18:	cmp	fp, r7
   13a1c:	strbhi	r4, [r3, r7]
   13a20:	ldrb	r4, [r0, #1]!
   13a24:	add	r7, r7, #1
   13a28:	cmp	r8, #0
   13a2c:	bne	13970 <ftello64@plt+0x2710>
   13a30:	cmp	r6, #0
   13a34:	bne	13a84 <ftello64@plt+0x2824>
   13a38:	eor	r6, r1, #1
   13a3c:	and	r6, r6, ip
   13a40:	add	sl, sl, #1
   13a44:	cmp	r2, sl
   13a48:	uxtb	r6, r6
   13a4c:	bls	13aac <ftello64@plt+0x284c>
   13a50:	cmp	r6, #0
   13a54:	beq	13a18 <ftello64@plt+0x27b8>
   13a58:	cmp	fp, r7
   13a5c:	movhi	ip, #39	; 0x27
   13a60:	strbhi	ip, [r3, r7]
   13a64:	add	ip, r7, #1
   13a68:	cmp	fp, ip
   13a6c:	movhi	lr, #39	; 0x27
   13a70:	strbhi	lr, [r3, ip]
   13a74:	add	r7, r7, #2
   13a78:	mov	r6, r8
   13a7c:	mov	ip, r8
   13a80:	b	13a18 <ftello64@plt+0x27b8>
   13a84:	cmp	fp, r7
   13a88:	eor	r6, r1, #1
   13a8c:	movhi	lr, #92	; 0x5c
   13a90:	and	r6, r6, ip
   13a94:	add	sl, sl, #1
   13a98:	strbhi	lr, [r3, r7]
   13a9c:	cmp	r2, sl
   13aa0:	add	r7, r7, #1
   13aa4:	uxtb	r6, r6
   13aa8:	bhi	13a50 <ftello64@plt+0x27f0>
   13aac:	str	ip, [sp, #40]	; 0x28
   13ab0:	ldr	r5, [sp, #48]	; 0x30
   13ab4:	b	1317c <ftello64@plt+0x1f1c>
   13ab8:	ldr	r3, [sp, #24]
   13abc:	cmn	r3, #1
   13ac0:	mov	r3, #0
   13ac4:	str	r3, [sp, #104]	; 0x68
   13ac8:	str	r3, [sp, #108]	; 0x6c
   13acc:	beq	13dec <ftello64@plt+0x2b8c>
   13ad0:	mov	r2, r5
   13ad4:	mov	r3, #0
   13ad8:	str	r7, [sp, #88]	; 0x58
   13adc:	ldr	r7, [sp, #152]	; 0x98
   13ae0:	str	r5, [sp, #92]	; 0x5c
   13ae4:	str	r6, [sp, #84]	; 0x54
   13ae8:	mov	r5, r3
   13aec:	mov	r6, r2
   13af0:	str	r4, [sp, #80]	; 0x50
   13af4:	ldr	r3, [sp, #56]	; 0x38
   13af8:	add	r9, sl, r5
   13afc:	add	r8, r3, r9
   13b00:	ldr	r3, [sp, #24]
   13b04:	mov	r1, r8
   13b08:	sub	r2, r3, r9
   13b0c:	add	r0, sp, #100	; 0x64
   13b10:	add	r3, sp, #104	; 0x68
   13b14:	bl	17d3c <ftello64@plt+0x6adc>
   13b18:	subs	r4, r0, #0
   13b1c:	beq	13ec4 <ftello64@plt+0x2c64>
   13b20:	cmn	r4, #1
   13b24:	beq	13ea4 <ftello64@plt+0x2c44>
   13b28:	cmn	r4, #2
   13b2c:	beq	13e44 <ftello64@plt+0x2be4>
   13b30:	ldr	r2, [sp, #28]
   13b34:	cmp	r7, #2
   13b38:	movne	r2, #0
   13b3c:	andeq	r2, r2, #1
   13b40:	cmp	r2, #0
   13b44:	beq	138f4 <ftello64@plt+0x2694>
   13b48:	cmp	r4, #1
   13b4c:	beq	138f4 <ftello64@plt+0x2694>
   13b50:	sub	r3, r4, #1
   13b54:	add	r9, r3, r9
   13b58:	ldr	r3, [sp, #56]	; 0x38
   13b5c:	add	r9, r3, r9
   13b60:	ldrb	r3, [r8, #1]!
   13b64:	sub	r3, r3, #91	; 0x5b
   13b68:	cmp	r3, #33	; 0x21
   13b6c:	ldrls	pc, [pc, r3, lsl #2]
   13b70:	b	138ec <ftello64@plt+0x268c>
   13b74:	strdeq	r3, [r1], -ip
   13b78:	strdeq	r3, [r1], -ip
   13b7c:	andeq	r3, r1, ip, ror #17
   13b80:	strdeq	r3, [r1], -ip
   13b84:	andeq	r3, r1, ip, ror #17
   13b88:	strdeq	r3, [r1], -ip
   13b8c:	andeq	r3, r1, ip, ror #17
   13b90:	andeq	r3, r1, ip, ror #17
   13b94:	andeq	r3, r1, ip, ror #17
   13b98:	andeq	r3, r1, ip, ror #17
   13b9c:	andeq	r3, r1, ip, ror #17
   13ba0:	andeq	r3, r1, ip, ror #17
   13ba4:	andeq	r3, r1, ip, ror #17
   13ba8:	andeq	r3, r1, ip, ror #17
   13bac:	andeq	r3, r1, ip, ror #17
   13bb0:	andeq	r3, r1, ip, ror #17
   13bb4:	andeq	r3, r1, ip, ror #17
   13bb8:	andeq	r3, r1, ip, ror #17
   13bbc:	andeq	r3, r1, ip, ror #17
   13bc0:	andeq	r3, r1, ip, ror #17
   13bc4:	andeq	r3, r1, ip, ror #17
   13bc8:	andeq	r3, r1, ip, ror #17
   13bcc:	andeq	r3, r1, ip, ror #17
   13bd0:	andeq	r3, r1, ip, ror #17
   13bd4:	andeq	r3, r1, ip, ror #17
   13bd8:	andeq	r3, r1, ip, ror #17
   13bdc:	andeq	r3, r1, ip, ror #17
   13be0:	andeq	r3, r1, ip, ror #17
   13be4:	andeq	r3, r1, ip, ror #17
   13be8:	andeq	r3, r1, ip, ror #17
   13bec:	andeq	r3, r1, ip, ror #17
   13bf0:	andeq	r3, r1, ip, ror #17
   13bf4:	andeq	r3, r1, ip, ror #17
   13bf8:	strdeq	r3, [r1], -ip
   13bfc:	mov	r3, #2
   13c00:	ldr	sl, [sp, #32]
   13c04:	mov	r8, fp
   13c08:	str	r3, [sp, #152]	; 0x98
   13c0c:	b	13384 <ftello64@plt+0x2124>
   13c10:	ldr	r3, [sp, #156]	; 0x9c
   13c14:	tst	r3, #1
   13c18:	bne	13d44 <ftello64@plt+0x2ae4>
   13c1c:	ldr	r3, [sp, #152]	; 0x98
   13c20:	ldr	r4, [sp, #44]	; 0x2c
   13c24:	sub	r2, r3, #2
   13c28:	mov	r5, #0
   13c2c:	clz	r2, r2
   13c30:	mov	r8, r4
   13c34:	lsr	r2, r2, #5
   13c38:	b	13144 <ftello64@plt+0x1ee4>
   13c3c:	ldr	r3, [sp, #156]	; 0x9c
   13c40:	ands	r9, r3, #4
   13c44:	beq	13d7c <ftello64@plt+0x2b1c>
   13c48:	ldr	r2, [sp, #24]
   13c4c:	add	r3, sl, #2
   13c50:	cmp	r3, r2
   13c54:	bcs	13c68 <ftello64@plt+0x2a08>
   13c58:	ldr	r2, [sp, #48]	; 0x30
   13c5c:	ldrb	r4, [r2, #1]
   13c60:	cmp	r4, #63	; 0x3f
   13c64:	beq	13f04 <ftello64@plt+0x2ca4>
   13c68:	mov	r2, #0
   13c6c:	mov	r8, r2
   13c70:	mov	r5, r2
   13c74:	mov	r4, #63	; 0x3f
   13c78:	b	13144 <ftello64@plt+0x1ee4>
   13c7c:	ldr	r3, [sp, #28]
   13c80:	cmp	r3, #0
   13c84:	bne	13fa8 <ftello64@plt+0x2d48>
   13c88:	mov	r2, r5
   13c8c:	mov	r8, r3
   13c90:	mov	r5, #0
   13c94:	mov	r4, #63	; 0x3f
   13c98:	b	13144 <ftello64@plt+0x1ee4>
   13c9c:	ldr	r3, [sp, #28]
   13ca0:	cmp	r3, #0
   13ca4:	bne	13fa8 <ftello64@plt+0x2d48>
   13ca8:	ldr	r2, [sp, #72]	; 0x48
   13cac:	adds	r3, fp, #0
   13cb0:	movne	r3, #1
   13cb4:	cmp	r2, #0
   13cb8:	movne	r3, #0
   13cbc:	cmp	r3, #0
   13cc0:	strne	fp, [sp, #72]	; 0x48
   13cc4:	movne	fp, #0
   13cc8:	bne	13d04 <ftello64@plt+0x2aa4>
   13ccc:	cmp	fp, r7
   13cd0:	movhi	r2, #39	; 0x27
   13cd4:	ldrhi	r3, [sp, #32]
   13cd8:	strbhi	r2, [r3, r7]
   13cdc:	add	r3, r7, #1
   13ce0:	cmp	fp, r3
   13ce4:	movhi	r1, #92	; 0x5c
   13ce8:	ldrhi	r2, [sp, #32]
   13cec:	strbhi	r1, [r2, r3]
   13cf0:	add	r3, r7, #2
   13cf4:	cmp	fp, r3
   13cf8:	movhi	r1, #39	; 0x27
   13cfc:	ldrhi	r2, [sp, #32]
   13d00:	strbhi	r1, [r2, r3]
   13d04:	ldr	r3, [sp, #28]
   13d08:	add	r7, r7, #3
   13d0c:	mov	r2, r5
   13d10:	mov	r8, r3
   13d14:	str	r5, [sp, #68]	; 0x44
   13d18:	str	r3, [sp, #40]	; 0x28
   13d1c:	mov	r4, #39	; 0x27
   13d20:	b	13144 <ftello64@plt+0x1ee4>
   13d24:	ldr	r3, [sp, #56]	; 0x38
   13d28:	ldrb	r3, [r3, #1]
   13d2c:	adds	r3, r3, #0
   13d30:	movne	r3, #1
   13d34:	b	1311c <ftello64@plt+0x1ebc>
   13d38:	ldr	r5, [sp, #28]
   13d3c:	mov	r4, #48	; 0x30
   13d40:	b	13144 <ftello64@plt+0x1ee4>
   13d44:	add	sl, sl, #1
   13d48:	b	12c74 <ftello64@plt+0x1a14>
   13d4c:	mov	sl, r3
   13d50:	ldr	r3, [sp, #28]
   13d54:	mov	r8, fp
   13d58:	str	r3, [sp, #44]	; 0x2c
   13d5c:	ldr	r3, [sp, #152]	; 0x98
   13d60:	sub	r2, r3, #2
   13d64:	clz	r2, r2
   13d68:	lsr	r2, r2, #5
   13d6c:	b	13384 <ftello64@plt+0x2124>
   13d70:	str	ip, [sp, #40]	; 0x28
   13d74:	ldr	r5, [sp, #48]	; 0x30
   13d78:	b	131b4 <ftello64@plt+0x1f54>
   13d7c:	mov	r2, r9
   13d80:	mov	r8, r9
   13d84:	mov	r5, #0
   13d88:	mov	r4, #63	; 0x3f
   13d8c:	b	13144 <ftello64@plt+0x1ee4>
   13d90:	cmp	fp, #0
   13d94:	beq	13e0c <ftello64@plt+0x2bac>
   13d98:	ldr	r1, [sp, #32]
   13d9c:	mov	r3, #34	; 0x22
   13da0:	mov	r2, #1
   13da4:	strb	r3, [r1]
   13da8:	ldr	r3, [pc, #332]	; 13efc <ftello64@plt+0x2c9c>
   13dac:	str	r2, [sp, #52]	; 0x34
   13db0:	mov	r7, r2
   13db4:	str	r2, [sp, #44]	; 0x2c
   13db8:	str	r3, [sp, #64]	; 0x40
   13dbc:	b	12c64 <ftello64@plt+0x1a04>
   13dc0:	ldr	r3, [pc, #300]	; 13ef4 <ftello64@plt+0x2c94>
   13dc4:	str	r3, [sp, #64]	; 0x40
   13dc8:	mov	r3, #0
   13dcc:	str	r3, [sp, #28]
   13dd0:	mov	r3, #1
   13dd4:	str	r3, [sp, #52]	; 0x34
   13dd8:	mov	r7, r3
   13ddc:	mov	r3, #2
   13de0:	str	r3, [sp, #152]	; 0x98
   13de4:	b	12c64 <ftello64@plt+0x1a04>
   13de8:	bl	1123c <abort@plt>
   13dec:	ldr	r0, [sp, #56]	; 0x38
   13df0:	bl	11134 <strlen@plt>
   13df4:	str	r0, [sp, #24]
   13df8:	b	13ad0 <ftello64@plt+0x2870>
   13dfc:	mov	r5, r8
   13e00:	mov	r4, #48	; 0x30
   13e04:	ldr	r8, [sp, #44]	; 0x2c
   13e08:	b	13144 <ftello64@plt+0x1ee4>
   13e0c:	mov	r3, #1
   13e10:	str	r3, [sp, #52]	; 0x34
   13e14:	mov	r7, r3
   13e18:	str	r3, [sp, #44]	; 0x2c
   13e1c:	ldr	r3, [pc, #216]	; 13efc <ftello64@plt+0x2c9c>
   13e20:	str	r3, [sp, #64]	; 0x40
   13e24:	b	12c64 <ftello64@plt+0x1a04>
   13e28:	ldr	sl, [sp, #32]
   13e2c:	mov	r8, fp
   13e30:	mov	r2, r3
   13e34:	b	13384 <ftello64@plt+0x2124>
   13e38:	mov	r3, r5
   13e3c:	mov	r5, r2
   13e40:	b	1363c <ftello64@plt+0x23dc>
   13e44:	ldr	r1, [sp, #24]
   13e48:	mov	r2, r5
   13e4c:	cmp	r1, r9
   13e50:	mov	ip, r5
   13e54:	ldr	r4, [sp, #80]	; 0x50
   13e58:	ldr	r5, [sp, #92]	; 0x5c
   13e5c:	ldr	r6, [sp, #84]	; 0x54
   13e60:	ldr	r7, [sp, #88]	; 0x58
   13e64:	bls	13e98 <ftello64@plt+0x2c38>
   13e68:	ldrb	r3, [r8]
   13e6c:	cmp	r3, #0
   13e70:	bne	13e84 <ftello64@plt+0x2c24>
   13e74:	b	13e9c <ftello64@plt+0x2c3c>
   13e78:	ldrb	r3, [r8, #1]!
   13e7c:	cmp	r3, #0
   13e80:	beq	13f9c <ftello64@plt+0x2d3c>
   13e84:	add	r2, r2, #1
   13e88:	add	r3, sl, r2
   13e8c:	cmp	r1, r3
   13e90:	bhi	13e78 <ftello64@plt+0x2c18>
   13e94:	mov	ip, r2
   13e98:	mov	r3, #0
   13e9c:	mov	r2, r3
   13ea0:	b	13934 <ftello64@plt+0x26d4>
   13ea4:	mov	r3, #0
   13ea8:	mov	ip, r5
   13eac:	ldr	r4, [sp, #80]	; 0x50
   13eb0:	ldr	r5, [sp, #92]	; 0x5c
   13eb4:	ldr	r6, [sp, #84]	; 0x54
   13eb8:	ldr	r7, [sp, #88]	; 0x58
   13ebc:	mov	r2, r3
   13ec0:	b	13934 <ftello64@plt+0x26d4>
   13ec4:	mov	r3, r6
   13ec8:	mov	ip, r5
   13ecc:	eor	r5, r3, #1
   13ed0:	mov	r2, r6
   13ed4:	ldr	r4, [sp, #80]	; 0x50
   13ed8:	ldr	r6, [sp, #84]	; 0x54
   13edc:	ldr	r7, [sp, #88]	; 0x58
   13ee0:	uxtb	r5, r5
   13ee4:	b	13934 <ftello64@plt+0x26d4>
   13ee8:	ldr	sl, [sp, #32]
   13eec:	mov	r8, fp
   13ef0:	b	13d58 <ftello64@plt+0x2af8>
   13ef4:	andeq	r8, r1, r0, lsr #30
   13ef8:	andeq	r8, r1, r4, lsr #30
   13efc:	andeq	r8, r1, ip, lsl pc
   13f00:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   13f04:	ldr	r2, [sp, #56]	; 0x38
   13f08:	ldrb	r1, [r2, r3]
   13f0c:	sub	r2, r1, #33	; 0x21
   13f10:	uxtb	r2, r2
   13f14:	cmp	r2, #29
   13f18:	bhi	13fb8 <ftello64@plt+0x2d58>
   13f1c:	ldr	r0, [pc, #-36]	; 13f00 <ftello64@plt+0x2ca0>
   13f20:	mov	ip, #1
   13f24:	ands	r2, r0, ip, lsl r2
   13f28:	beq	13fc8 <ftello64@plt+0x2d68>
   13f2c:	ldr	r2, [sp, #28]
   13f30:	cmp	r2, #0
   13f34:	bne	140c8 <ftello64@plt+0x2e68>
   13f38:	cmp	fp, r7
   13f3c:	ldr	r8, [sp, #28]
   13f40:	ldrhi	r2, [sp, #32]
   13f44:	mov	sl, r3
   13f48:	mov	r5, r8
   13f4c:	strbhi	r4, [r2, r7]
   13f50:	add	r2, r7, #1
   13f54:	cmp	fp, r2
   13f58:	movhi	r0, #34	; 0x22
   13f5c:	ldrhi	ip, [sp, #32]
   13f60:	mov	r4, r1
   13f64:	strbhi	r0, [ip, r2]
   13f68:	add	r2, r7, #2
   13f6c:	cmp	fp, r2
   13f70:	movhi	r0, #34	; 0x22
   13f74:	ldrhi	ip, [sp, #32]
   13f78:	strbhi	r0, [ip, r2]
   13f7c:	add	r2, r7, #3
   13f80:	cmp	fp, r2
   13f84:	movhi	r0, #63	; 0x3f
   13f88:	ldrhi	ip, [sp, #32]
   13f8c:	add	r7, r7, #4
   13f90:	strbhi	r0, [ip, r2]
   13f94:	mov	r2, r8
   13f98:	b	13144 <ftello64@plt+0x1ee4>
   13f9c:	mov	ip, r2
   13fa0:	mov	r2, r3
   13fa4:	b	13934 <ftello64@plt+0x26d4>
   13fa8:	ldr	sl, [sp, #32]
   13fac:	mov	r8, fp
   13fb0:	ldr	r2, [sp, #28]
   13fb4:	b	13384 <ftello64@plt+0x2124>
   13fb8:	mov	r2, #0
   13fbc:	mov	r8, r2
   13fc0:	mov	r5, r2
   13fc4:	b	13144 <ftello64@plt+0x1ee4>
   13fc8:	mov	r8, r2
   13fcc:	mov	r5, #0
   13fd0:	b	13144 <ftello64@plt+0x1ee4>
   13fd4:	ldr	r1, [sp, #152]	; 0x98
   13fd8:	bl	12aa0 <ftello64@plt+0x1840>
   13fdc:	str	r0, [sp, #168]	; 0xa8
   13fe0:	b	13000 <ftello64@plt+0x1da0>
   13fe4:	ldr	r1, [sp, #152]	; 0x98
   13fe8:	bl	12aa0 <ftello64@plt+0x1840>
   13fec:	str	r0, [sp, #164]	; 0xa4
   13ff0:	b	12fe0 <ftello64@plt+0x1d80>
   13ff4:	ldr	r7, [sp, #28]
   13ff8:	b	13040 <ftello64@plt+0x1de0>
   13ffc:	ldr	sl, [sp, #32]
   14000:	ldr	r2, [sp, #68]	; 0x44
   14004:	mov	r8, fp
   14008:	mov	fp, r7
   1400c:	ldr	r3, [sp, #64]	; 0x40
   14010:	cmp	r3, #0
   14014:	moveq	r2, #0
   14018:	andne	r2, r2, #1
   1401c:	cmp	r2, #0
   14020:	beq	1404c <ftello64@plt+0x2dec>
   14024:	mov	r2, r3
   14028:	ldrb	r3, [r3]
   1402c:	cmp	r3, #0
   14030:	beq	1404c <ftello64@plt+0x2dec>
   14034:	cmp	r8, fp
   14038:	strbhi	r3, [sl, fp]
   1403c:	ldrb	r3, [r2, #1]!
   14040:	add	fp, fp, #1
   14044:	cmp	r3, #0
   14048:	bne	14034 <ftello64@plt+0x2dd4>
   1404c:	cmp	r8, fp
   14050:	movhi	r3, #0
   14054:	strbhi	r3, [sl, fp]
   14058:	b	133e0 <ftello64@plt+0x2180>
   1405c:	ldr	r3, [sp, #168]	; 0xa8
   14060:	ldr	sl, [sp, #32]
   14064:	str	r3, [sp, #16]
   14068:	ldr	r3, [sp, #164]	; 0xa4
   1406c:	mov	ip, #5
   14070:	str	r3, [sp, #12]
   14074:	ldr	r3, [sp, #160]	; 0xa0
   14078:	ldr	r2, [sp, #56]	; 0x38
   1407c:	str	r3, [sp, #8]
   14080:	ldr	r3, [sp, #156]	; 0x9c
   14084:	ldr	r1, [sp, #72]	; 0x48
   14088:	str	r3, [sp, #4]
   1408c:	mov	r0, sl
   14090:	ldr	r3, [sp, #24]
   14094:	str	ip, [sp]
   14098:	bl	12bc0 <ftello64@plt+0x1960>
   1409c:	mov	fp, r0
   140a0:	b	133e0 <ftello64@plt+0x2180>
   140a4:	mov	r8, fp
   140a8:	ldr	sl, [sp, #32]
   140ac:	mov	fp, r7
   140b0:	mov	r2, r3
   140b4:	b	1400c <ftello64@plt+0x2dac>
   140b8:	mov	r8, fp
   140bc:	ldr	sl, [sp, #32]
   140c0:	mov	fp, r7
   140c4:	b	1400c <ftello64@plt+0x2dac>
   140c8:	ldr	sl, [sp, #32]
   140cc:	mov	r8, fp
   140d0:	b	1339c <ftello64@plt+0x213c>
   140d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140d8:	sub	sp, sp, #52	; 0x34
   140dc:	mov	r4, r0
   140e0:	mov	r5, r3
   140e4:	mov	sl, r1
   140e8:	mov	fp, r2
   140ec:	bl	1114c <__errno_location@plt>
   140f0:	ldr	r7, [pc, #412]	; 14294 <ftello64@plt+0x3034>
   140f4:	cmn	r4, #-2147483647	; 0x80000001
   140f8:	ldr	r6, [r7]
   140fc:	mov	r8, r0
   14100:	movne	r0, #0
   14104:	moveq	r0, #1
   14108:	ldr	r3, [r8]
   1410c:	orrs	r0, r0, r4, lsr #31
   14110:	str	r3, [sp, #24]
   14114:	bne	14290 <ftello64@plt+0x3030>
   14118:	ldr	r2, [r7, #4]
   1411c:	cmp	r4, r2
   14120:	blt	14180 <ftello64@plt+0x2f20>
   14124:	add	r9, r7, #8
   14128:	cmp	r6, r9
   1412c:	str	r2, [sp, #44]	; 0x2c
   14130:	beq	14260 <ftello64@plt+0x3000>
   14134:	mov	r3, #8
   14138:	sub	r2, r4, r2
   1413c:	mov	r0, r6
   14140:	str	r3, [sp]
   14144:	add	r2, r2, #1
   14148:	mvn	r3, #-2147483648	; 0x80000000
   1414c:	add	r1, sp, #44	; 0x2c
   14150:	bl	15f8c <ftello64@plt+0x4d2c>
   14154:	mov	r6, r0
   14158:	str	r0, [r7]
   1415c:	ldr	r0, [r7, #4]
   14160:	ldr	r2, [sp, #44]	; 0x2c
   14164:	mov	r1, #0
   14168:	sub	r2, r2, r0
   1416c:	add	r0, r6, r0, lsl #3
   14170:	lsl	r2, r2, #3
   14174:	bl	11170 <memset@plt>
   14178:	ldr	r3, [sp, #44]	; 0x2c
   1417c:	str	r3, [r7, #4]
   14180:	add	r3, r6, r4, lsl #3
   14184:	ldr	r1, [r5, #4]
   14188:	ldr	r7, [r3, #4]
   1418c:	ldr	r9, [r6, r4, lsl #3]
   14190:	ldr	r2, [r5, #40]	; 0x28
   14194:	ldr	ip, [r5, #44]	; 0x2c
   14198:	add	r0, r5, #8
   1419c:	str	r3, [sp, #28]
   141a0:	ldr	r3, [r5]
   141a4:	orr	r1, r1, #1
   141a8:	mov	lr, r0
   141ac:	str	r1, [sp, #32]
   141b0:	str	r0, [sp, #36]	; 0x24
   141b4:	str	r1, [sp, #4]
   141b8:	str	r2, [sp, #12]
   141bc:	str	r3, [sp]
   141c0:	mov	r0, r7
   141c4:	mov	r1, r9
   141c8:	str	ip, [sp, #16]
   141cc:	str	lr, [sp, #8]
   141d0:	mov	r3, fp
   141d4:	mov	r2, sl
   141d8:	bl	12bc0 <ftello64@plt+0x1960>
   141dc:	cmp	r9, r0
   141e0:	bhi	1424c <ftello64@plt+0x2fec>
   141e4:	ldr	r3, [pc, #172]	; 14298 <ftello64@plt+0x3038>
   141e8:	add	r9, r0, #1
   141ec:	cmp	r7, r3
   141f0:	str	r9, [r6, r4, lsl #3]
   141f4:	beq	14200 <ftello64@plt+0x2fa0>
   141f8:	mov	r0, r7
   141fc:	bl	16cf8 <ftello64@plt+0x5a98>
   14200:	mov	r0, r9
   14204:	bl	15e28 <ftello64@plt+0x4bc8>
   14208:	ldr	lr, [sp, #28]
   1420c:	ldr	ip, [r5, #44]	; 0x2c
   14210:	ldr	r4, [r5, #40]	; 0x28
   14214:	mov	r3, fp
   14218:	mov	r2, sl
   1421c:	mov	r1, r9
   14220:	str	r0, [lr, #4]
   14224:	ldr	lr, [r5]
   14228:	ldr	r5, [sp, #36]	; 0x24
   1422c:	str	ip, [sp, #16]
   14230:	str	r5, [sp, #8]
   14234:	ldr	r5, [sp, #32]
   14238:	str	r4, [sp, #12]
   1423c:	str	r5, [sp, #4]
   14240:	str	lr, [sp]
   14244:	mov	r7, r0
   14248:	bl	12bc0 <ftello64@plt+0x1960>
   1424c:	ldr	r3, [sp, #24]
   14250:	mov	r0, r7
   14254:	str	r3, [r8]
   14258:	add	sp, sp, #52	; 0x34
   1425c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14260:	mov	r3, #8
   14264:	sub	r2, r4, r2
   14268:	str	r3, [sp]
   1426c:	add	r1, sp, #44	; 0x2c
   14270:	add	r2, r2, #1
   14274:	mvn	r3, #-2147483648	; 0x80000000
   14278:	bl	15f8c <ftello64@plt+0x4d2c>
   1427c:	mov	r6, r0
   14280:	ldm	r9, {r0, r1}
   14284:	str	r6, [r7]
   14288:	stm	r6, {r0, r1}
   1428c:	b	1415c <ftello64@plt+0x2efc>
   14290:	bl	1123c <abort@plt>
   14294:	andeq	sl, r2, r8, lsr #2
   14298:	muleq	r2, ip, r1
   1429c:	push	{r4, r5, r6, lr}
   142a0:	mov	r5, r0
   142a4:	bl	1114c <__errno_location@plt>
   142a8:	cmp	r5, #0
   142ac:	mov	r1, #48	; 0x30
   142b0:	mov	r4, r0
   142b4:	ldr	r0, [pc, #16]	; 142cc <ftello64@plt+0x306c>
   142b8:	ldr	r6, [r4]
   142bc:	movne	r0, r5
   142c0:	bl	16288 <ftello64@plt+0x5028>
   142c4:	str	r6, [r4]
   142c8:	pop	{r4, r5, r6, pc}
   142cc:	muleq	r2, ip, r2
   142d0:	ldr	r3, [pc, #12]	; 142e4 <ftello64@plt+0x3084>
   142d4:	cmp	r0, #0
   142d8:	moveq	r0, r3
   142dc:	ldr	r0, [r0]
   142e0:	bx	lr
   142e4:	muleq	r2, ip, r2
   142e8:	ldr	r3, [pc, #12]	; 142fc <ftello64@plt+0x309c>
   142ec:	cmp	r0, #0
   142f0:	moveq	r0, r3
   142f4:	str	r1, [r0]
   142f8:	bx	lr
   142fc:	muleq	r2, ip, r2
   14300:	ldr	r3, [pc, #52]	; 1433c <ftello64@plt+0x30dc>
   14304:	cmp	r0, #0
   14308:	moveq	r0, r3
   1430c:	add	r3, r0, #8
   14310:	push	{lr}		; (str lr, [sp, #-4]!)
   14314:	lsr	lr, r1, #5
   14318:	and	r1, r1, #31
   1431c:	ldr	ip, [r3, lr, lsl #2]
   14320:	lsr	r0, ip, r1
   14324:	eor	r2, r2, r0
   14328:	and	r2, r2, #1
   1432c:	and	r0, r0, #1
   14330:	eor	r1, ip, r2, lsl r1
   14334:	str	r1, [r3, lr, lsl #2]
   14338:	pop	{pc}		; (ldr pc, [sp], #4)
   1433c:	muleq	r2, ip, r2
   14340:	ldr	r3, [pc, #16]	; 14358 <ftello64@plt+0x30f8>
   14344:	cmp	r0, #0
   14348:	movne	r3, r0
   1434c:	ldr	r0, [r3, #4]
   14350:	str	r1, [r3, #4]
   14354:	bx	lr
   14358:	muleq	r2, ip, r2
   1435c:	ldr	r3, [pc, #44]	; 14390 <ftello64@plt+0x3130>
   14360:	cmp	r0, #0
   14364:	moveq	r0, r3
   14368:	mov	ip, #10
   1436c:	cmp	r2, #0
   14370:	cmpne	r1, #0
   14374:	str	ip, [r0]
   14378:	beq	14388 <ftello64@plt+0x3128>
   1437c:	str	r1, [r0, #40]	; 0x28
   14380:	str	r2, [r0, #44]	; 0x2c
   14384:	bx	lr
   14388:	push	{r4, lr}
   1438c:	bl	1123c <abort@plt>
   14390:	muleq	r2, ip, r2
   14394:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14398:	sub	sp, sp, #24
   1439c:	ldr	ip, [pc, #108]	; 14410 <ftello64@plt+0x31b0>
   143a0:	ldr	r4, [sp, #56]	; 0x38
   143a4:	mov	r9, r2
   143a8:	cmp	r4, #0
   143ac:	moveq	r4, ip
   143b0:	mov	sl, r3
   143b4:	mov	r7, r0
   143b8:	mov	r8, r1
   143bc:	bl	1114c <__errno_location@plt>
   143c0:	ldr	r3, [r4, #44]	; 0x2c
   143c4:	mov	r1, r8
   143c8:	ldr	r6, [r0]
   143cc:	str	r3, [sp, #16]
   143d0:	ldr	r2, [r4, #40]	; 0x28
   143d4:	add	r3, r4, #8
   143d8:	str	r3, [sp, #8]
   143dc:	str	r2, [sp, #12]
   143e0:	ldr	r2, [r4, #4]
   143e4:	mov	r5, r0
   143e8:	str	r2, [sp, #4]
   143ec:	ldr	ip, [r4]
   143f0:	mov	r3, sl
   143f4:	mov	r2, r9
   143f8:	mov	r0, r7
   143fc:	str	ip, [sp]
   14400:	bl	12bc0 <ftello64@plt+0x1960>
   14404:	str	r6, [r5]
   14408:	add	sp, sp, #24
   1440c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14410:	muleq	r2, ip, r2
   14414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14418:	cmp	r3, #0
   1441c:	sub	sp, sp, #44	; 0x2c
   14420:	ldr	r4, [pc, #192]	; 144e8 <ftello64@plt+0x3288>
   14424:	mov	r6, r2
   14428:	movne	r4, r3
   1442c:	mov	r9, r1
   14430:	mov	r8, r0
   14434:	bl	1114c <__errno_location@plt>
   14438:	ldr	r3, [r4, #44]	; 0x2c
   1443c:	ldr	r5, [r4, #4]
   14440:	add	sl, r4, #8
   14444:	cmp	r6, #0
   14448:	orreq	r5, r5, #1
   1444c:	mov	r1, #0
   14450:	ldr	r2, [r0]
   14454:	str	r3, [sp, #16]
   14458:	ldr	r3, [r4, #40]	; 0x28
   1445c:	stmib	sp, {r5, sl}
   14460:	str	r3, [sp, #12]
   14464:	ldr	r3, [r4]
   14468:	mov	r7, r0
   1446c:	str	r2, [sp, #28]
   14470:	str	r3, [sp]
   14474:	mov	r2, r8
   14478:	mov	r3, r9
   1447c:	mov	r0, r1
   14480:	bl	12bc0 <ftello64@plt+0x1960>
   14484:	add	r1, r0, #1
   14488:	mov	fp, r0
   1448c:	mov	r0, r1
   14490:	str	r1, [sp, #36]	; 0x24
   14494:	bl	15e28 <ftello64@plt+0x4bc8>
   14498:	ldr	r3, [r4, #44]	; 0x2c
   1449c:	mov	r2, r8
   144a0:	str	r3, [sp, #16]
   144a4:	ldr	r3, [r4, #40]	; 0x28
   144a8:	str	r5, [sp, #4]
   144ac:	str	r3, [sp, #12]
   144b0:	str	sl, [sp, #8]
   144b4:	ldr	ip, [r4]
   144b8:	ldr	r1, [sp, #36]	; 0x24
   144bc:	mov	r3, r9
   144c0:	str	ip, [sp]
   144c4:	str	r0, [sp, #32]
   144c8:	bl	12bc0 <ftello64@plt+0x1960>
   144cc:	ldr	r2, [sp, #28]
   144d0:	cmp	r6, #0
   144d4:	str	r2, [r7]
   144d8:	ldr	r0, [sp, #32]
   144dc:	strne	fp, [r6]
   144e0:	add	sp, sp, #44	; 0x2c
   144e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144e8:	muleq	r2, ip, r2
   144ec:	mov	r3, r2
   144f0:	mov	r2, #0
   144f4:	b	14414 <ftello64@plt+0x31b4>
   144f8:	push	{r4, r5, r6, r7, r8, lr}
   144fc:	ldr	r6, [pc, #116]	; 14578 <ftello64@plt+0x3318>
   14500:	ldr	r3, [r6, #4]
   14504:	ldr	r7, [r6]
   14508:	cmp	r3, #1
   1450c:	movgt	r5, r7
   14510:	movgt	r4, #1
   14514:	ble	14534 <ftello64@plt+0x32d4>
   14518:	ldr	r0, [r5, #12]
   1451c:	bl	16cf8 <ftello64@plt+0x5a98>
   14520:	ldr	r3, [r6, #4]
   14524:	add	r4, r4, #1
   14528:	cmp	r3, r4
   1452c:	add	r5, r5, #8
   14530:	bgt	14518 <ftello64@plt+0x32b8>
   14534:	ldr	r0, [r7, #4]
   14538:	ldr	r4, [pc, #60]	; 1457c <ftello64@plt+0x331c>
   1453c:	cmp	r0, r4
   14540:	beq	14554 <ftello64@plt+0x32f4>
   14544:	bl	16cf8 <ftello64@plt+0x5a98>
   14548:	mov	r3, #256	; 0x100
   1454c:	str	r4, [r6, #12]
   14550:	str	r3, [r6, #8]
   14554:	ldr	r4, [pc, #36]	; 14580 <ftello64@plt+0x3320>
   14558:	cmp	r7, r4
   1455c:	beq	1456c <ftello64@plt+0x330c>
   14560:	mov	r0, r7
   14564:	bl	16cf8 <ftello64@plt+0x5a98>
   14568:	str	r4, [r6]
   1456c:	mov	r3, #1
   14570:	str	r3, [r6, #4]
   14574:	pop	{r4, r5, r6, r7, r8, pc}
   14578:	andeq	sl, r2, r8, lsr #2
   1457c:	muleq	r2, ip, r1
   14580:	andeq	sl, r2, r0, lsr r1
   14584:	ldr	r3, [pc, #4]	; 14590 <ftello64@plt+0x3330>
   14588:	mvn	r2, #0
   1458c:	b	140d4 <ftello64@plt+0x2e74>
   14590:	muleq	r2, ip, r2
   14594:	ldr	r3, [pc]	; 1459c <ftello64@plt+0x333c>
   14598:	b	140d4 <ftello64@plt+0x2e74>
   1459c:	muleq	r2, ip, r2
   145a0:	mov	r1, r0
   145a4:	ldr	r3, [pc, #8]	; 145b4 <ftello64@plt+0x3354>
   145a8:	mvn	r2, #0
   145ac:	mov	r0, #0
   145b0:	b	140d4 <ftello64@plt+0x2e74>
   145b4:	muleq	r2, ip, r2
   145b8:	mov	r2, r1
   145bc:	ldr	r3, [pc, #8]	; 145cc <ftello64@plt+0x336c>
   145c0:	mov	r1, r0
   145c4:	mov	r0, #0
   145c8:	b	140d4 <ftello64@plt+0x2e74>
   145cc:	muleq	r2, ip, r2
   145d0:	push	{r4, r5, lr}
   145d4:	sub	sp, sp, #52	; 0x34
   145d8:	mov	r5, r2
   145dc:	mov	r4, r0
   145e0:	mov	r0, sp
   145e4:	bl	12a70 <ftello64@plt+0x1810>
   145e8:	mov	r3, sp
   145ec:	mov	r1, r5
   145f0:	mov	r0, r4
   145f4:	mvn	r2, #0
   145f8:	bl	140d4 <ftello64@plt+0x2e74>
   145fc:	add	sp, sp, #52	; 0x34
   14600:	pop	{r4, r5, pc}
   14604:	push	{r4, r5, r6, lr}
   14608:	sub	sp, sp, #48	; 0x30
   1460c:	mov	r5, r2
   14610:	mov	r6, r3
   14614:	mov	r4, r0
   14618:	mov	r0, sp
   1461c:	bl	12a70 <ftello64@plt+0x1810>
   14620:	mov	r3, sp
   14624:	mov	r2, r6
   14628:	mov	r1, r5
   1462c:	mov	r0, r4
   14630:	bl	140d4 <ftello64@plt+0x2e74>
   14634:	add	sp, sp, #48	; 0x30
   14638:	pop	{r4, r5, r6, pc}
   1463c:	mov	r2, r1
   14640:	mov	r1, r0
   14644:	mov	r0, #0
   14648:	b	145d0 <ftello64@plt+0x3370>
   1464c:	mov	r3, r2
   14650:	mov	r2, r1
   14654:	mov	r1, r0
   14658:	mov	r0, #0
   1465c:	b	14604 <ftello64@plt+0x33a4>
   14660:	push	{r4, r5, r6, r7, r8, lr}
   14664:	mov	r7, r0
   14668:	ldr	lr, [pc, #100]	; 146d4 <ftello64@plt+0x3474>
   1466c:	mov	r8, r1
   14670:	mov	r4, r2
   14674:	ldm	lr!, {r0, r1, r2, r3}
   14678:	sub	sp, sp, #48	; 0x30
   1467c:	mov	ip, sp
   14680:	lsr	r5, r4, #5
   14684:	stmia	ip!, {r0, r1, r2, r3}
   14688:	add	r6, sp, #8
   1468c:	ldm	lr!, {r0, r1, r2, r3}
   14690:	and	r4, r4, #31
   14694:	stmia	ip!, {r0, r1, r2, r3}
   14698:	ldm	lr, {r0, r1, r2, r3}
   1469c:	stm	ip, {r0, r1, r2, r3}
   146a0:	mov	r2, r8
   146a4:	ldr	lr, [r6, r5, lsl #2]
   146a8:	mov	r1, r7
   146ac:	mov	r3, sp
   146b0:	lsr	ip, lr, r4
   146b4:	eor	ip, ip, #1
   146b8:	and	ip, ip, #1
   146bc:	mov	r0, #0
   146c0:	eor	r4, lr, ip, lsl r4
   146c4:	str	r4, [r6, r5, lsl #2]
   146c8:	bl	140d4 <ftello64@plt+0x2e74>
   146cc:	add	sp, sp, #48	; 0x30
   146d0:	pop	{r4, r5, r6, r7, r8, pc}
   146d4:	muleq	r2, ip, r2
   146d8:	mov	r2, r1
   146dc:	mvn	r1, #0
   146e0:	b	14660 <ftello64@plt+0x3400>
   146e4:	mov	r2, #58	; 0x3a
   146e8:	mvn	r1, #0
   146ec:	b	14660 <ftello64@plt+0x3400>
   146f0:	mov	r2, #58	; 0x3a
   146f4:	b	14660 <ftello64@plt+0x3400>
   146f8:	push	{r4, r5, r6, r7, lr}
   146fc:	sub	sp, sp, #100	; 0x64
   14700:	mov	r6, r0
   14704:	mov	r0, sp
   14708:	mov	r7, r2
   1470c:	bl	12a70 <ftello64@plt+0x1810>
   14710:	mov	ip, sp
   14714:	add	lr, sp, #48	; 0x30
   14718:	ldm	ip!, {r0, r1, r2, r3}
   1471c:	stmia	lr!, {r0, r1, r2, r3}
   14720:	ldm	ip!, {r0, r1, r2, r3}
   14724:	ldr	r5, [sp, #60]	; 0x3c
   14728:	stmia	lr!, {r0, r1, r2, r3}
   1472c:	mvn	r4, r5
   14730:	ldm	ip, {r0, r1, r2, r3}
   14734:	and	ip, r4, #67108864	; 0x4000000
   14738:	eor	ip, ip, r5
   1473c:	str	ip, [sp, #60]	; 0x3c
   14740:	stm	lr, {r0, r1, r2, r3}
   14744:	mov	r1, r7
   14748:	mov	r0, r6
   1474c:	add	r3, sp, #48	; 0x30
   14750:	mvn	r2, #0
   14754:	bl	140d4 <ftello64@plt+0x2e74>
   14758:	add	sp, sp, #100	; 0x64
   1475c:	pop	{r4, r5, r6, r7, pc}
   14760:	push	{r4, r5, r6, r7, r8, lr}
   14764:	mov	r5, r1
   14768:	ldr	lr, [pc, #100]	; 147d4 <ftello64@plt+0x3574>
   1476c:	mov	r4, r2
   14770:	mov	r7, r0
   14774:	mov	r8, r3
   14778:	ldm	lr!, {r0, r1, r2, r3}
   1477c:	sub	sp, sp, #48	; 0x30
   14780:	mov	ip, sp
   14784:	mov	r6, #10
   14788:	stmia	ip!, {r0, r1, r2, r3}
   1478c:	cmp	r4, #0
   14790:	cmpne	r5, #0
   14794:	ldm	lr!, {r0, r1, r2, r3}
   14798:	str	r6, [sp]
   1479c:	stmia	ip!, {r0, r1, r2, r3}
   147a0:	ldm	lr, {r0, r1, r2, r3}
   147a4:	stm	ip, {r0, r1, r2, r3}
   147a8:	beq	147d0 <ftello64@plt+0x3570>
   147ac:	mov	r3, sp
   147b0:	mov	r1, r8
   147b4:	mov	r0, r7
   147b8:	ldr	r2, [sp, #72]	; 0x48
   147bc:	str	r5, [sp, #40]	; 0x28
   147c0:	str	r4, [sp, #44]	; 0x2c
   147c4:	bl	140d4 <ftello64@plt+0x2e74>
   147c8:	add	sp, sp, #48	; 0x30
   147cc:	pop	{r4, r5, r6, r7, r8, pc}
   147d0:	bl	1123c <abort@plt>
   147d4:	muleq	r2, ip, r2
   147d8:	push	{lr}		; (str lr, [sp, #-4]!)
   147dc:	sub	sp, sp, #12
   147e0:	mvn	ip, #0
   147e4:	str	ip, [sp]
   147e8:	bl	14760 <ftello64@plt+0x3500>
   147ec:	add	sp, sp, #12
   147f0:	pop	{pc}		; (ldr pc, [sp], #4)
   147f4:	push	{lr}		; (str lr, [sp, #-4]!)
   147f8:	sub	sp, sp, #12
   147fc:	mvn	ip, #0
   14800:	mov	r3, r2
   14804:	str	ip, [sp]
   14808:	mov	r2, r1
   1480c:	mov	r1, r0
   14810:	mov	r0, #0
   14814:	bl	14760 <ftello64@plt+0x3500>
   14818:	add	sp, sp, #12
   1481c:	pop	{pc}		; (ldr pc, [sp], #4)
   14820:	push	{lr}		; (str lr, [sp, #-4]!)
   14824:	sub	sp, sp, #12
   14828:	str	r3, [sp]
   1482c:	mov	r3, r2
   14830:	mov	r2, r1
   14834:	mov	r1, r0
   14838:	mov	r0, #0
   1483c:	bl	14760 <ftello64@plt+0x3500>
   14840:	add	sp, sp, #12
   14844:	pop	{pc}		; (ldr pc, [sp], #4)
   14848:	ldr	r3, [pc]	; 14850 <ftello64@plt+0x35f0>
   1484c:	b	140d4 <ftello64@plt+0x2e74>
   14850:	andeq	sl, r2, r8, lsr r1
   14854:	mov	r2, r1
   14858:	ldr	r3, [pc, #8]	; 14868 <ftello64@plt+0x3608>
   1485c:	mov	r1, r0
   14860:	mov	r0, #0
   14864:	b	140d4 <ftello64@plt+0x2e74>
   14868:	andeq	sl, r2, r8, lsr r1
   1486c:	ldr	r3, [pc, #4]	; 14878 <ftello64@plt+0x3618>
   14870:	mvn	r2, #0
   14874:	b	140d4 <ftello64@plt+0x2e74>
   14878:	andeq	sl, r2, r8, lsr r1
   1487c:	mov	r1, r0
   14880:	ldr	r3, [pc, #8]	; 14890 <ftello64@plt+0x3630>
   14884:	mvn	r2, #0
   14888:	mov	r0, #0
   1488c:	b	140d4 <ftello64@plt+0x2e74>
   14890:	andeq	sl, r2, r8, lsr r1
   14894:	push	{r4, r5, r6, lr}
   14898:	mov	r6, r0
   1489c:	mov	r0, #24
   148a0:	bl	15e00 <ftello64@plt+0x4ba0>
   148a4:	mov	r4, #0
   148a8:	mov	r5, #0
   148ac:	str	r6, [r0]
   148b0:	strd	r4, [r0, #16]
   148b4:	strd	r4, [r0, #8]
   148b8:	pop	{r4, r5, r6, pc}
   148bc:	push	{r4, lr}
   148c0:	bl	14ec4 <ftello64@plt+0x3c64>
   148c4:	subs	r4, r0, #0
   148c8:	beq	148ec <ftello64@plt+0x368c>
   148cc:	mov	r0, #24
   148d0:	bl	15e00 <ftello64@plt+0x4ba0>
   148d4:	mov	r2, #0
   148d8:	mov	r3, #0
   148dc:	str	r4, [r0]
   148e0:	strd	r2, [r0, #16]
   148e4:	strd	r2, [r0, #8]
   148e8:	pop	{r4, pc}
   148ec:	mov	r0, r4
   148f0:	pop	{r4, pc}
   148f4:	ldr	r0, [r0]
   148f8:	bx	lr
   148fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14900:	sub	sp, sp, #60	; 0x3c
   14904:	ldrd	r4, [r0, #8]
   14908:	strd	r2, [sp]
   1490c:	ldrd	r2, [sp]
   14910:	ldrd	r6, [r0, #16]
   14914:	ldr	r1, [r0]
   14918:	adds	r2, r2, #1
   1491c:	adc	r3, r3, #0
   14920:	str	r0, [sp, #44]	; 0x2c
   14924:	str	r1, [sp, #40]	; 0x28
   14928:	strd	r2, [sp, #16]
   1492c:	ldrd	r2, [sp]
   14930:	cmp	r7, r3
   14934:	cmpeq	r6, r2
   14938:	bcs	149d0 <ftello64@plt+0x3770>
   1493c:	mov	r2, #0
   14940:	mov	ip, r2
   14944:	ldrd	r2, [sp]
   14948:	mov	r0, r6
   1494c:	mov	r1, r7
   14950:	lsl	r9, r1, #8
   14954:	lsl	r8, r0, #8
   14958:	orr	r9, r9, r0, lsr #24
   1495c:	adds	r0, r8, #255	; 0xff
   14960:	adc	r1, r9, #0
   14964:	cmp	r3, r1
   14968:	cmpeq	r2, r0
   1496c:	add	ip, ip, #1
   14970:	bhi	14950 <ftello64@plt+0x36f0>
   14974:	mov	r2, ip
   14978:	add	r1, sp, #48	; 0x30
   1497c:	ldr	r0, [sp, #40]	; 0x28
   14980:	bl	15010 <ftello64@plt+0x3db0>
   14984:	add	r3, sp, #48	; 0x30
   14988:	ldrd	r0, [sp]
   1498c:	mov	ip, r3
   14990:	lsl	fp, r5, #8
   14994:	orr	fp, fp, r4, lsr #24
   14998:	lsl	sl, r4, #8
   1499c:	ldrb	r4, [ip], #1
   149a0:	lsl	r3, r7, #8
   149a4:	lsl	r2, r6, #8
   149a8:	orr	r3, r3, r6, lsr #24
   149ac:	adds	r6, r2, #255	; 0xff
   149b0:	adc	r7, r3, #0
   149b4:	mov	r5, #0
   149b8:	adds	r4, r4, sl
   149bc:	adc	r5, r5, fp
   149c0:	cmp	r1, r7
   149c4:	cmpeq	r0, r6
   149c8:	bhi	14990 <ftello64@plt+0x3730>
   149cc:	strd	r2, [sp, #24]
   149d0:	ldrd	r2, [sp]
   149d4:	cmp	r7, r3
   149d8:	cmpeq	r6, r2
   149dc:	beq	14a44 <ftello64@plt+0x37e4>
   149e0:	ldrd	r2, [sp]
   149e4:	subs	r2, r6, r2
   149e8:	sbc	r3, r7, r3
   149ec:	mov	r0, r2
   149f0:	strd	r2, [sp, #32]
   149f4:	mov	r1, r3
   149f8:	ldrd	r2, [sp, #16]
   149fc:	bl	184fc <ftello64@plt+0x729c>
   14a00:	mov	r0, r4
   14a04:	mov	r1, r5
   14a08:	strd	r2, [sp, #8]
   14a0c:	ldrd	r2, [sp, #16]
   14a10:	bl	184fc <ftello64@plt+0x729c>
   14a14:	ldrd	r0, [sp, #8]
   14a18:	subs	r0, r6, r0
   14a1c:	sbc	r1, r7, r1
   14a20:	cmp	r5, r1
   14a24:	cmpeq	r4, r0
   14a28:	bls	14a68 <ftello64@plt+0x3808>
   14a2c:	ldrd	r6, [sp, #8]
   14a30:	mov	r4, r2
   14a34:	mov	r5, r3
   14a38:	subs	r6, r6, #1
   14a3c:	sbc	r7, r7, #0
   14a40:	b	1492c <ftello64@plt+0x36cc>
   14a44:	ldr	r1, [sp, #44]	; 0x2c
   14a48:	mov	r2, #0
   14a4c:	mov	r3, #0
   14a50:	mov	r0, r4
   14a54:	strd	r2, [r1, #16]
   14a58:	strd	r2, [r1, #8]
   14a5c:	mov	r1, r5
   14a60:	add	sp, sp, #60	; 0x3c
   14a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a68:	mov	r0, r4
   14a6c:	mov	r1, r5
   14a70:	ldrd	r4, [sp, #16]
   14a74:	mov	r8, r2
   14a78:	mov	r7, r3
   14a7c:	mov	r2, r4
   14a80:	mov	r3, r5
   14a84:	bl	184fc <ftello64@plt+0x729c>
   14a88:	ldr	r6, [sp, #44]	; 0x2c
   14a8c:	mov	r2, r4
   14a90:	mov	r3, r5
   14a94:	mov	r4, r8
   14a98:	mov	r5, r7
   14a9c:	strd	r0, [r6, #8]
   14aa0:	ldrd	r0, [sp, #32]
   14aa4:	bl	184fc <ftello64@plt+0x729c>
   14aa8:	strd	r0, [r6, #16]
   14aac:	mov	r0, r4
   14ab0:	mov	r1, r5
   14ab4:	add	sp, sp, #60	; 0x3c
   14ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14abc:	push	{r4, lr}
   14ac0:	mvn	r2, #0
   14ac4:	mov	r4, r0
   14ac8:	mov	r1, #24
   14acc:	bl	111dc <__explicit_bzero_chk@plt>
   14ad0:	mov	r0, r4
   14ad4:	pop	{r4, lr}
   14ad8:	b	16cf8 <ftello64@plt+0x5a98>
   14adc:	push	{r4, r5, r6, r7, r8, lr}
   14ae0:	mov	r4, r0
   14ae4:	ldr	r0, [r0]
   14ae8:	bl	15168 <ftello64@plt+0x3f08>
   14aec:	mov	r6, r0
   14af0:	bl	1114c <__errno_location@plt>
   14af4:	mvn	r2, #0
   14af8:	mov	r1, #24
   14afc:	ldr	r7, [r0]
   14b00:	mov	r5, r0
   14b04:	mov	r0, r4
   14b08:	bl	111dc <__explicit_bzero_chk@plt>
   14b0c:	mov	r0, r4
   14b10:	bl	16cf8 <ftello64@plt+0x5a98>
   14b14:	str	r7, [r5]
   14b18:	mov	r0, r6
   14b1c:	pop	{r4, r5, r6, r7, r8, pc}
   14b20:	push	{r4, lr}
   14b24:	ldr	r0, [r0]
   14b28:	bl	1829c <ftello64@plt+0x703c>
   14b2c:	mov	r0, r1
   14b30:	pop	{r4, pc}
   14b34:	ldr	r0, [r0]
   14b38:	ldr	r3, [r1]
   14b3c:	sub	r0, r0, r3
   14b40:	clz	r0, r0
   14b44:	lsr	r0, r0, #5
   14b48:	bx	lr
   14b4c:	cmp	r1, #0
   14b50:	beq	14b84 <ftello64@plt+0x3924>
   14b54:	clz	r2, r1
   14b58:	rsb	r2, r2, #32
   14b5c:	push	{r4, r5}
   14b60:	asr	r5, r2, #31
   14b64:	umull	r2, r3, r2, r0
   14b68:	mla	r3, r0, r5, r3
   14b6c:	adds	r2, r2, #7
   14b70:	adc	r3, r3, #0
   14b74:	lsr	r0, r2, #3
   14b78:	orr	r0, r0, r3, lsl #29
   14b7c:	pop	{r4, r5}
   14b80:	bx	lr
   14b84:	mov	r0, r1
   14b88:	bx	lr
   14b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b90:	subs	sl, r1, #0
   14b94:	sub	sp, sp, #44	; 0x2c
   14b98:	beq	14d4c <ftello64@plt+0x3aec>
   14b9c:	cmp	sl, #1
   14ba0:	mov	r8, r2
   14ba4:	mov	r9, r0
   14ba8:	bne	14bdc <ftello64@plt+0x397c>
   14bac:	mov	r0, #4
   14bb0:	bl	15e00 <ftello64@plt+0x4ba0>
   14bb4:	subs	r2, r8, #1
   14bb8:	mov	r3, #0
   14bbc:	sbc	r3, r3, #0
   14bc0:	mov	r7, r0
   14bc4:	mov	r0, r9
   14bc8:	bl	148fc <ftello64@plt+0x369c>
   14bcc:	str	r0, [r7]
   14bd0:	mov	r0, r7
   14bd4:	add	sp, sp, #44	; 0x2c
   14bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bdc:	cmp	r2, #131072	; 0x20000
   14be0:	bcs	14d5c <ftello64@plt+0x3afc>
   14be4:	mov	r1, #4
   14be8:	mov	r0, r2
   14bec:	bl	15ee8 <ftello64@plt+0x4c88>
   14bf0:	cmp	r8, #0
   14bf4:	mov	r7, r0
   14bf8:	beq	14c14 <ftello64@plt+0x39b4>
   14bfc:	sub	r2, r7, #4
   14c00:	mov	r3, #0
   14c04:	str	r3, [r2, #4]!
   14c08:	add	r3, r3, #1
   14c0c:	cmp	r8, r3
   14c10:	bne	14c04 <ftello64@plt+0x39a4>
   14c14:	cmp	sl, #0
   14c18:	beq	14d2c <ftello64@plt+0x3acc>
   14c1c:	mov	r3, #0
   14c20:	str	r3, [sp, #12]
   14c24:	str	r3, [sp, #16]
   14c28:	mov	r4, #0
   14c2c:	mov	r5, r7
   14c30:	b	14c54 <ftello64@plt+0x39f4>
   14c34:	ldr	r3, [r5]
   14c38:	ldr	r2, [r7, r6, lsl #2]
   14c3c:	add	r4, r4, #1
   14c40:	cmp	sl, r4
   14c44:	str	r2, [r5]
   14c48:	str	r3, [r7, r6, lsl #2]
   14c4c:	add	r5, r5, #4
   14c50:	bls	14d20 <ftello64@plt+0x3ac0>
   14c54:	sub	r2, r8, r4
   14c58:	subs	r2, r2, #1
   14c5c:	mov	r3, #0
   14c60:	sbc	r3, r3, #0
   14c64:	mov	r0, r9
   14c68:	bl	148fc <ftello64@plt+0x369c>
   14c6c:	ldr	r3, [sp, #12]
   14c70:	cmp	r3, #0
   14c74:	add	r6, r4, r0
   14c78:	beq	14c34 <ftello64@plt+0x39d4>
   14c7c:	mov	r3, #0
   14c80:	add	r1, sp, #32
   14c84:	ldr	r0, [sp, #16]
   14c88:	str	r3, [sp, #36]	; 0x24
   14c8c:	str	r4, [sp, #32]
   14c90:	bl	17bfc <ftello64@plt+0x699c>
   14c94:	mov	r3, #0
   14c98:	add	r1, sp, #24
   14c9c:	str	r6, [sp, #24]
   14ca0:	str	r3, [sp, #28]
   14ca4:	mov	fp, r0
   14ca8:	ldr	r0, [sp, #16]
   14cac:	bl	17bfc <ftello64@plt+0x699c>
   14cb0:	cmp	fp, #0
   14cb4:	mov	r2, r0
   14cb8:	beq	14df4 <ftello64@plt+0x3b94>
   14cbc:	cmp	r2, #0
   14cc0:	beq	14ddc <ftello64@plt+0x3b7c>
   14cc4:	ldr	r6, [r2, #4]
   14cc8:	ldr	r0, [fp, #4]
   14ccc:	str	r6, [fp, #4]
   14cd0:	ldr	r6, [sp, #16]
   14cd4:	str	r0, [r2, #4]
   14cd8:	mov	r1, fp
   14cdc:	mov	r0, r6
   14ce0:	str	r2, [sp, #20]
   14ce4:	bl	17bc4 <ftello64@plt+0x6964>
   14ce8:	cmp	r0, #0
   14cec:	beq	14e14 <ftello64@plt+0x3bb4>
   14cf0:	ldr	r2, [sp, #20]
   14cf4:	mov	r0, r6
   14cf8:	mov	r1, r2
   14cfc:	bl	17bc4 <ftello64@plt+0x6964>
   14d00:	cmp	r0, #0
   14d04:	beq	14e14 <ftello64@plt+0x3bb4>
   14d08:	ldr	r3, [fp, #4]
   14d0c:	add	r4, r4, #1
   14d10:	cmp	sl, r4
   14d14:	str	r3, [r5]
   14d18:	add	r5, r5, #4
   14d1c:	bhi	14c54 <ftello64@plt+0x39f4>
   14d20:	ldr	r3, [sp, #12]
   14d24:	cmp	r3, #0
   14d28:	bne	14dc8 <ftello64@plt+0x3b68>
   14d2c:	mov	r1, sl
   14d30:	mov	r0, r7
   14d34:	mov	r2, #4
   14d38:	bl	15e8c <ftello64@plt+0x4c2c>
   14d3c:	mov	r7, r0
   14d40:	mov	r0, r7
   14d44:	add	sp, sp, #44	; 0x2c
   14d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d4c:	mov	r7, sl
   14d50:	mov	r0, r7
   14d54:	add	sp, sp, #44	; 0x2c
   14d58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d5c:	mov	r0, r2
   14d60:	bl	180b0 <ftello64@plt+0x6e50>
   14d64:	cmp	r0, #31
   14d68:	bhi	14d80 <ftello64@plt+0x3b20>
   14d6c:	mov	r1, #4
   14d70:	mov	r0, r8
   14d74:	bl	15ee8 <ftello64@plt+0x4c88>
   14d78:	mov	r7, r0
   14d7c:	b	14bfc <ftello64@plt+0x399c>
   14d80:	ldr	r2, [pc, #144]	; 14e18 <ftello64@plt+0x3bb8>
   14d84:	ldr	r3, [pc, #144]	; 14e1c <ftello64@plt+0x3bbc>
   14d88:	str	r2, [sp]
   14d8c:	mov	r1, #0
   14d90:	ldr	r2, [pc, #136]	; 14e20 <ftello64@plt+0x3bc0>
   14d94:	lsl	r0, sl, #1
   14d98:	bl	175d0 <ftello64@plt+0x6370>
   14d9c:	subs	r3, r0, #0
   14da0:	str	r3, [sp, #16]
   14da4:	beq	14e14 <ftello64@plt+0x3bb4>
   14da8:	mov	r1, #4
   14dac:	mov	r0, sl
   14db0:	bl	15ee8 <ftello64@plt+0x4c88>
   14db4:	cmp	sl, #0
   14db8:	movne	r3, #1
   14dbc:	mov	r7, r0
   14dc0:	strne	r3, [sp, #12]
   14dc4:	bne	14c28 <ftello64@plt+0x39c8>
   14dc8:	ldr	r0, [sp, #16]
   14dcc:	bl	177cc <ftello64@plt+0x656c>
   14dd0:	mov	r0, r7
   14dd4:	add	sp, sp, #44	; 0x2c
   14dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ddc:	mov	r0, #8
   14de0:	bl	15e00 <ftello64@plt+0x4ba0>
   14de4:	mov	r2, r0
   14de8:	str	r6, [r0, #4]
   14dec:	str	r6, [r0]
   14df0:	b	14cc8 <ftello64@plt+0x3a68>
   14df4:	str	r0, [sp, #20]
   14df8:	mov	r0, #8
   14dfc:	bl	15e00 <ftello64@plt+0x4ba0>
   14e00:	ldr	r2, [sp, #20]
   14e04:	mov	fp, r0
   14e08:	str	r4, [r0, #4]
   14e0c:	str	r4, [r0]
   14e10:	b	14cbc <ftello64@plt+0x3a5c>
   14e14:	bl	16348 <ftello64@plt+0x50e8>
   14e18:	strdeq	r6, [r1], -r8
   14e1c:	andeq	r4, r1, r4, lsr fp
   14e20:	andeq	r4, r1, r0, lsr #22
   14e24:	subs	r5, r0, #0
   14e28:	push	{r7, lr}
   14e2c:	beq	14e7c <ftello64@plt+0x3c1c>
   14e30:	ldr	r3, [pc, #72]	; 14e80 <ftello64@plt+0x3c20>
   14e34:	ldr	r6, [r3]
   14e38:	bl	1114c <__errno_location@plt>
   14e3c:	mov	r2, #5
   14e40:	ldr	r4, [r0]
   14e44:	cmp	r4, #0
   14e48:	moveq	r0, r4
   14e4c:	ldreq	r1, [pc, #48]	; 14e84 <ftello64@plt+0x3c24>
   14e50:	ldrne	r1, [pc, #48]	; 14e88 <ftello64@plt+0x3c28>
   14e54:	movne	r0, #0
   14e58:	bl	11020 <dcgettext@plt>
   14e5c:	mov	r7, r0
   14e60:	mov	r0, r5
   14e64:	bl	1487c <ftello64@plt+0x361c>
   14e68:	mov	r2, r7
   14e6c:	mov	r1, r4
   14e70:	mov	r3, r0
   14e74:	mov	r0, r6
   14e78:	bl	110bc <error@plt>
   14e7c:	bl	1123c <abort@plt>
   14e80:	andeq	sl, r2, r4, lsr #2
   14e84:	andeq	r8, r1, ip, lsl #31
   14e88:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14e8c:	push	{r4, r5, r6, lr}
   14e90:	mvn	r2, #0
   14e94:	ldr	r5, [r0]
   14e98:	mov	r4, r0
   14e9c:	ldr	r1, [pc, #28]	; 14ec0 <ftello64@plt+0x3c60>
   14ea0:	bl	111dc <__explicit_bzero_chk@plt>
   14ea4:	mov	r0, r4
   14ea8:	bl	16cf8 <ftello64@plt+0x5a98>
   14eac:	subs	r0, r5, #0
   14eb0:	beq	14ebc <ftello64@plt+0x3c5c>
   14eb4:	pop	{r4, r5, r6, lr}
   14eb8:	b	12528 <ftello64@plt+0x12c8>
   14ebc:	pop	{r4, r5, r6, pc}
   14ec0:	andeq	r0, r0, ip, lsl r8
   14ec4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14ec8:	subs	r5, r1, #0
   14ecc:	beq	14f2c <ftello64@plt+0x3ccc>
   14ed0:	cmp	r0, #0
   14ed4:	mov	r4, r0
   14ed8:	beq	14f4c <ftello64@plt+0x3cec>
   14edc:	ldr	r1, [pc, #272]	; 14ff4 <ftello64@plt+0x3d94>
   14ee0:	bl	16c60 <ftello64@plt+0x5a00>
   14ee4:	subs	r6, r0, #0
   14ee8:	beq	14fec <ftello64@plt+0x3d8c>
   14eec:	ldr	r0, [pc, #260]	; 14ff8 <ftello64@plt+0x3d98>
   14ef0:	bl	15e00 <ftello64@plt+0x4ba0>
   14ef4:	ldr	r2, [pc, #256]	; 14ffc <ftello64@plt+0x3d9c>
   14ef8:	cmp	r5, #2048	; 0x800
   14efc:	movcc	r3, r5
   14f00:	movcs	r3, #2048	; 0x800
   14f04:	mov	r7, r0
   14f08:	str	r6, [r0]
   14f0c:	str	r4, [r0, #8]
   14f10:	add	r1, r7, #12
   14f14:	str	r2, [r7, #4]
   14f18:	mov	r0, r6
   14f1c:	mov	r2, #0
   14f20:	bl	11164 <setvbuf@plt>
   14f24:	mov	r0, r7
   14f28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f2c:	ldr	r0, [pc, #196]	; 14ff8 <ftello64@plt+0x3d98>
   14f30:	bl	15e00 <ftello64@plt+0x4ba0>
   14f34:	ldr	r3, [pc, #192]	; 14ffc <ftello64@plt+0x3d9c>
   14f38:	mov	r7, r0
   14f3c:	str	r5, [r0]
   14f40:	stmib	r0, {r3, r5}
   14f44:	mov	r0, r7
   14f48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f4c:	ldr	r0, [pc, #164]	; 14ff8 <ftello64@plt+0x3d98>
   14f50:	bl	15e00 <ftello64@plt+0x4ba0>
   14f54:	ldr	r3, [pc, #160]	; 14ffc <ftello64@plt+0x3d9c>
   14f58:	add	r8, r0, #16
   14f5c:	cmp	r5, #1024	; 0x400
   14f60:	addls	r5, r8, r5
   14f64:	addhi	r5, r8, #1024	; 0x400
   14f68:	cmp	r8, r5
   14f6c:	mov	r7, r0
   14f70:	str	r4, [r0]
   14f74:	str	r4, [r0, #8]
   14f78:	str	r4, [r0, #12]
   14f7c:	str	r3, [r0, #4]
   14f80:	bcs	14fdc <ftello64@plt+0x3d7c>
   14f84:	mov	r6, r4
   14f88:	mov	r4, r8
   14f8c:	b	14f98 <ftello64@plt+0x3d38>
   14f90:	cmp	r5, r4
   14f94:	bls	14fdc <ftello64@plt+0x3d7c>
   14f98:	sub	r1, r5, r4
   14f9c:	mov	r0, r4
   14fa0:	mov	r2, r6
   14fa4:	bl	11224 <getrandom@plt>
   14fa8:	cmp	r0, #0
   14fac:	addge	r4, r4, r0
   14fb0:	bge	14f90 <ftello64@plt+0x3d30>
   14fb4:	bl	1114c <__errno_location@plt>
   14fb8:	ldr	sl, [r0]
   14fbc:	mov	r9, r0
   14fc0:	cmp	sl, #4
   14fc4:	beq	14f90 <ftello64@plt+0x3d30>
   14fc8:	mov	r0, r7
   14fcc:	bl	14e8c <ftello64@plt+0x3c2c>
   14fd0:	mov	r7, #0
   14fd4:	str	sl, [r9]
   14fd8:	b	14f24 <ftello64@plt+0x3cc4>
   14fdc:	mov	r0, r8
   14fe0:	bl	15390 <ftello64@plt+0x4130>
   14fe4:	mov	r0, r7
   14fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14fec:	mov	r7, r6
   14ff0:	b	14f24 <ftello64@plt+0x3cc4>
   14ff4:	andeq	r8, r1, ip, lsr #31
   14ff8:	andeq	r0, r0, ip, lsl r8
   14ffc:	andeq	r4, r1, r4, lsr #28
   15000:	str	r1, [r0, #4]
   15004:	bx	lr
   15008:	str	r1, [r0, #8]
   1500c:	bx	lr
   15010:	ldr	r3, [r0]
   15014:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15018:	sub	sp, sp, #8
   1501c:	cmp	r3, #0
   15020:	mov	r6, r0
   15024:	mov	r5, r1
   15028:	mov	r4, r2
   1502c:	str	r3, [sp, #4]
   15030:	beq	15094 <ftello64@plt+0x3e34>
   15034:	bl	1114c <__errno_location@plt>
   15038:	mov	r8, #1
   1503c:	ldr	r3, [sp, #4]
   15040:	mov	r7, r0
   15044:	b	1506c <ftello64@plt+0x3e0c>
   15048:	ldr	r3, [r6]
   1504c:	ldr	r1, [r6, #4]
   15050:	ldr	r0, [r6, #8]
   15054:	ldr	r3, [r3]
   15058:	ands	r3, r3, #32
   1505c:	movne	r3, r2
   15060:	str	r3, [r7]
   15064:	blx	r1
   15068:	ldr	r3, [r6]
   1506c:	mov	r2, r4
   15070:	mov	r0, r5
   15074:	mov	r1, r8
   15078:	bl	11218 <fread_unlocked@plt>
   1507c:	ldr	r2, [r7]
   15080:	subs	r4, r4, r0
   15084:	add	r5, r5, r0
   15088:	bne	15048 <ftello64@plt+0x3de8>
   1508c:	add	sp, sp, #8
   15090:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15094:	ldr	r7, [r0, #12]
   15098:	add	r9, r0, #12
   1509c:	cmp	r2, r7
   150a0:	add	r9, r9, #1040	; 0x410
   150a4:	addhi	r8, r0, #16
   150a8:	movhi	sl, #1024	; 0x400
   150ac:	bls	1515c <ftello64@plt+0x3efc>
   150b0:	rsb	r1, r7, #1024	; 0x400
   150b4:	mov	r0, r5
   150b8:	add	r1, r9, r1
   150bc:	mov	r2, r7
   150c0:	add	r5, r5, r7
   150c4:	bl	10fcc <memcpy@plt>
   150c8:	tst	r5, #3
   150cc:	sub	r4, r4, r7
   150d0:	bne	15140 <ftello64@plt+0x3ee0>
   150d4:	ldr	r7, [pc, #136]	; 15164 <ftello64@plt+0x3f04>
   150d8:	cmp	r4, r7
   150dc:	bhi	150ec <ftello64@plt+0x3e8c>
   150e0:	b	15110 <ftello64@plt+0x3eb0>
   150e4:	cmp	r4, r7
   150e8:	bls	15110 <ftello64@plt+0x3eb0>
   150ec:	mov	r1, r5
   150f0:	mov	r0, r8
   150f4:	bl	1516c <ftello64@plt+0x3f0c>
   150f8:	subs	r4, r4, #1024	; 0x400
   150fc:	add	r5, r5, #1024	; 0x400
   15100:	bne	150e4 <ftello64@plt+0x3e84>
   15104:	str	r4, [r6, #12]
   15108:	add	sp, sp, #8
   1510c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15110:	mov	r0, r8
   15114:	mov	r1, r9
   15118:	bl	1516c <ftello64@plt+0x3f0c>
   1511c:	mov	r1, #0
   15120:	mov	r7, #1024	; 0x400
   15124:	mov	r2, r4
   15128:	add	r1, r9, r1
   1512c:	mov	r0, r5
   15130:	sub	r4, r7, r4
   15134:	bl	10fcc <memcpy@plt>
   15138:	str	r4, [r6, #12]
   1513c:	b	1508c <ftello64@plt+0x3e2c>
   15140:	mov	r1, r9
   15144:	mov	r0, r8
   15148:	bl	1516c <ftello64@plt+0x3f0c>
   1514c:	cmp	r4, #1024	; 0x400
   15150:	mov	r7, sl
   15154:	bhi	150b0 <ftello64@plt+0x3e50>
   15158:	b	1511c <ftello64@plt+0x3ebc>
   1515c:	rsb	r1, r7, #1024	; 0x400
   15160:	b	15124 <ftello64@plt+0x3ec4>
   15164:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   15168:	b	14e8c <ftello64@plt+0x3c2c>
   1516c:	ldr	r2, [r0, #1032]	; 0x408
   15170:	push	{r4, r5, r6, r7, r8, lr}
   15174:	add	r2, r2, #1
   15178:	ldr	r5, [r0, #1028]	; 0x404
   1517c:	ldr	r3, [r0, #1024]	; 0x400
   15180:	add	r1, r1, #16
   15184:	add	r5, r5, r2
   15188:	add	r4, r0, #512	; 0x200
   1518c:	add	ip, r0, #16
   15190:	str	r2, [r0, #1032]	; 0x408
   15194:	ldr	lr, [ip, #-16]
   15198:	ldr	r6, [ip, #496]	; 0x1f0
   1519c:	and	r2, lr, #1020	; 0x3fc
   151a0:	eor	r3, r3, r3, lsl #13
   151a4:	ldr	r2, [r0, r2]
   151a8:	add	r3, r3, r6
   151ac:	add	r2, r3, r2
   151b0:	add	r5, r2, r5
   151b4:	str	r5, [ip, #-16]
   151b8:	lsr	r5, r5, #8
   151bc:	and	r5, r5, #1020	; 0x3fc
   151c0:	eor	r3, r3, r3, lsr #6
   151c4:	ldr	r6, [r0, r5]
   151c8:	cmp	r4, ip
   151cc:	add	r6, lr, r6
   151d0:	str	r6, [r1, #-16]
   151d4:	ldr	r5, [ip, #-12]
   151d8:	ldr	r7, [ip, #500]	; 0x1f4
   151dc:	and	lr, r5, #1020	; 0x3fc
   151e0:	add	r3, r3, r7
   151e4:	ldr	r7, [r0, lr]
   151e8:	eor	lr, r3, r3, lsl #2
   151ec:	add	r3, r3, r7
   151f0:	add	r3, r3, r6
   151f4:	str	r3, [ip, #-12]
   151f8:	lsr	r3, r3, #8
   151fc:	and	r3, r3, #1020	; 0x3fc
   15200:	mov	r2, ip
   15204:	ldr	r3, [r0, r3]
   15208:	add	ip, ip, #16
   1520c:	add	r5, r5, r3
   15210:	str	r5, [r1, #-12]
   15214:	ldr	r7, [ip, #-24]	; 0xffffffe8
   15218:	ldr	r8, [ip, #488]	; 0x1e8
   1521c:	and	r3, r7, #1020	; 0x3fc
   15220:	add	lr, lr, r8
   15224:	ldr	r8, [r0, r3]
   15228:	eor	r3, lr, lr, lsr #16
   1522c:	add	lr, lr, r8
   15230:	add	lr, lr, r5
   15234:	str	lr, [ip, #-24]	; 0xffffffe8
   15238:	lsr	lr, lr, #8
   1523c:	and	lr, lr, #1020	; 0x3fc
   15240:	add	r1, r1, #16
   15244:	ldr	lr, [r0, lr]
   15248:	add	r7, r7, lr
   1524c:	str	r7, [r1, #-24]	; 0xffffffe8
   15250:	ldr	r5, [ip, #-20]	; 0xffffffec
   15254:	ldr	r8, [ip, #492]	; 0x1ec
   15258:	and	lr, r5, #1020	; 0x3fc
   1525c:	add	r3, r3, r8
   15260:	ldr	lr, [r0, lr]
   15264:	add	lr, r3, lr
   15268:	add	lr, lr, r7
   1526c:	str	lr, [ip, #-20]	; 0xffffffec
   15270:	lsr	lr, lr, #8
   15274:	and	lr, lr, #1020	; 0x3fc
   15278:	ldr	lr, [r0, lr]
   1527c:	add	r5, r5, lr
   15280:	str	r5, [r1, #-20]	; 0xffffffec
   15284:	bhi	15194 <ftello64@plt+0x3f34>
   15288:	mov	ip, r1
   1528c:	add	r2, r2, #16
   15290:	add	lr, r0, #1024	; 0x400
   15294:	ldr	r4, [r2, #-16]
   15298:	ldr	r6, [r2, #-528]	; 0xfffffdf0
   1529c:	and	r1, r4, #1020	; 0x3fc
   152a0:	eor	r3, r3, r3, lsl #13
   152a4:	ldr	r1, [r0, r1]
   152a8:	add	r3, r3, r6
   152ac:	add	r1, r3, r1
   152b0:	add	r5, r1, r5
   152b4:	str	r5, [r2, #-16]
   152b8:	lsr	r5, r5, #8
   152bc:	and	r5, r5, #1020	; 0x3fc
   152c0:	eor	r3, r3, r3, lsr #6
   152c4:	ldr	r1, [r0, r5]
   152c8:	cmp	r2, lr
   152cc:	add	r4, r4, r1
   152d0:	str	r4, [ip, #-16]
   152d4:	ldr	r5, [r2, #-12]
   152d8:	ldr	r7, [r2, #-524]	; 0xfffffdf4
   152dc:	and	r1, r5, #1020	; 0x3fc
   152e0:	add	r3, r3, r7
   152e4:	ldr	r7, [r0, r1]
   152e8:	eor	r1, r3, r3, lsl #2
   152ec:	add	r3, r3, r7
   152f0:	add	r3, r3, r4
   152f4:	str	r3, [r2, #-12]
   152f8:	lsr	r3, r3, #8
   152fc:	and	r3, r3, #1020	; 0x3fc
   15300:	add	r2, r2, #16
   15304:	ldr	r3, [r0, r3]
   15308:	add	ip, ip, #16
   1530c:	add	r5, r5, r3
   15310:	str	r5, [ip, #-28]	; 0xffffffe4
   15314:	ldr	r4, [r2, #-24]	; 0xffffffe8
   15318:	ldr	r6, [r2, #-536]	; 0xfffffde8
   1531c:	and	r3, r4, #1020	; 0x3fc
   15320:	add	r1, r1, r6
   15324:	ldr	r6, [r0, r3]
   15328:	eor	r3, r1, r1, lsr #16
   1532c:	add	r1, r1, r6
   15330:	add	r1, r1, r5
   15334:	str	r1, [r2, #-24]	; 0xffffffe8
   15338:	lsr	r1, r1, #8
   1533c:	and	r1, r1, #1020	; 0x3fc
   15340:	ldr	r1, [r0, r1]
   15344:	add	r4, r4, r1
   15348:	str	r4, [ip, #-24]	; 0xffffffe8
   1534c:	ldr	r5, [r2, #-20]	; 0xffffffec
   15350:	ldr	r6, [r2, #-532]	; 0xfffffdec
   15354:	and	r1, r5, #1020	; 0x3fc
   15358:	add	r3, r3, r6
   1535c:	ldr	r1, [r0, r1]
   15360:	add	r1, r3, r1
   15364:	add	r1, r1, r4
   15368:	str	r1, [r2, #-20]	; 0xffffffec
   1536c:	lsr	r1, r1, #8
   15370:	and	r1, r1, #1020	; 0x3fc
   15374:	ldr	r1, [r0, r1]
   15378:	add	r5, r5, r1
   1537c:	str	r5, [ip, #-20]	; 0xffffffec
   15380:	bcc	15294 <ftello64@plt+0x4034>
   15384:	str	r3, [r0, #1024]	; 0x400
   15388:	str	r5, [r0, #1028]	; 0x404
   1538c:	pop	{r4, r5, r6, r7, r8, pc}
   15390:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15394:	mov	r2, r0
   15398:	ldr	r8, [pc, #452]	; 15564 <ftello64@plt+0x4304>
   1539c:	ldr	r7, [pc, #452]	; 15568 <ftello64@plt+0x4308>
   153a0:	ldr	r6, [pc, #452]	; 1556c <ftello64@plt+0x430c>
   153a4:	ldr	r4, [pc, #452]	; 15570 <ftello64@plt+0x4310>
   153a8:	ldr	lr, [pc, #452]	; 15574 <ftello64@plt+0x4314>
   153ac:	ldr	ip, [pc, #452]	; 15578 <ftello64@plt+0x4318>
   153b0:	ldr	r1, [pc, #452]	; 1557c <ftello64@plt+0x431c>
   153b4:	ldr	r9, [pc, #452]	; 15580 <ftello64@plt+0x4320>
   153b8:	add	fp, r0, #1024	; 0x400
   153bc:	mov	r3, r0
   153c0:	ldm	r3, {r5, sl}
   153c4:	add	r3, r3, #32
   153c8:	add	r1, r1, sl
   153cc:	add	r9, r9, r5
   153d0:	ldr	sl, [r3, #-24]	; 0xffffffe8
   153d4:	ldr	r5, [r3, #-20]	; 0xffffffec
   153d8:	eor	r9, r9, r1, lsl #11
   153dc:	add	ip, ip, sl
   153e0:	add	r5, r9, r5
   153e4:	ldr	sl, [r3, #-16]
   153e8:	add	lr, r5, lr
   153ec:	add	r1, r1, ip
   153f0:	ldr	r5, [r3, #-12]
   153f4:	eor	r1, r1, ip, lsr #2
   153f8:	add	ip, ip, lr
   153fc:	add	sl, r1, sl
   15400:	eor	ip, ip, lr, lsl #8
   15404:	add	r4, sl, r4
   15408:	add	r5, ip, r5
   1540c:	add	r6, r5, r6
   15410:	add	lr, lr, r4
   15414:	ldr	r5, [r3, #-8]
   15418:	eor	lr, lr, r4, lsr #16
   1541c:	ldr	sl, [r3, #-4]
   15420:	add	r4, r4, r6
   15424:	add	r5, lr, r5
   15428:	eor	r4, r4, r6, lsl #10
   1542c:	add	r7, r5, r7
   15430:	add	r6, r6, r7
   15434:	add	sl, r4, sl
   15438:	add	r8, sl, r8
   1543c:	eor	r6, r6, r7, lsr #4
   15440:	add	r9, r9, r6
   15444:	add	r7, r7, r8
   15448:	eor	r7, r7, r8, lsl #8
   1544c:	add	r8, r8, r9
   15450:	eor	r8, r8, r9, lsr #9
   15454:	add	r1, r1, r7
   15458:	add	r9, r9, r1
   1545c:	add	ip, ip, r8
   15460:	str	r4, [r3, #-16]
   15464:	str	lr, [r3, #-20]	; 0xffffffec
   15468:	str	r1, [r3, #-28]	; 0xffffffe4
   1546c:	str	r9, [r3, #-32]	; 0xffffffe0
   15470:	str	ip, [r3, #-24]	; 0xffffffe8
   15474:	str	r7, [r3, #-8]
   15478:	str	r8, [r3, #-4]
   1547c:	str	r6, [r3, #-12]
   15480:	cmp	fp, r3
   15484:	bne	153c0 <ftello64@plt+0x4160>
   15488:	ldm	r2, {r5, sl}
   1548c:	add	r2, r2, #32
   15490:	add	r1, r1, sl
   15494:	ldr	sl, [r2, #-24]	; 0xffffffe8
   15498:	add	r9, r9, r5
   1549c:	ldr	r5, [r2, #-20]	; 0xffffffec
   154a0:	add	ip, ip, sl
   154a4:	eor	r9, r9, r1, lsl #11
   154a8:	ldr	sl, [r2, #-16]
   154ac:	add	r5, r9, r5
   154b0:	add	r1, r1, ip
   154b4:	add	lr, r5, lr
   154b8:	eor	r1, r1, ip, lsr #2
   154bc:	ldr	r5, [r2, #-12]
   154c0:	add	sl, r1, sl
   154c4:	add	ip, ip, lr
   154c8:	add	r4, sl, r4
   154cc:	eor	ip, ip, lr, lsl #8
   154d0:	ldr	sl, [r2, #-8]
   154d4:	add	r5, ip, r5
   154d8:	add	lr, lr, r4
   154dc:	add	r6, r5, r6
   154e0:	eor	lr, lr, r4, lsr #16
   154e4:	ldr	r5, [r2, #-4]
   154e8:	add	r4, r4, r6
   154ec:	add	sl, lr, sl
   154f0:	eor	r4, r4, r6, lsl #10
   154f4:	add	r7, sl, r7
   154f8:	add	r6, r6, r7
   154fc:	add	r5, r4, r5
   15500:	add	r8, r5, r8
   15504:	eor	r6, r6, r7, lsr #4
   15508:	add	r9, r9, r6
   1550c:	add	r7, r7, r8
   15510:	eor	r7, r7, r8, lsl #8
   15514:	add	r8, r8, r9
   15518:	eor	r8, r8, r9, lsr #9
   1551c:	add	r1, r1, r7
   15520:	add	r9, r9, r1
   15524:	add	ip, ip, r8
   15528:	str	r4, [r2, #-16]
   1552c:	str	lr, [r2, #-20]	; 0xffffffec
   15530:	str	r1, [r2, #-28]	; 0xffffffe4
   15534:	str	r9, [r2, #-32]	; 0xffffffe0
   15538:	str	ip, [r2, #-24]	; 0xffffffe8
   1553c:	str	r7, [r2, #-8]
   15540:	str	r8, [r2, #-4]
   15544:	str	r6, [r2, #-12]
   15548:	cmp	r3, r2
   1554c:	bne	15488 <ftello64@plt+0x4228>
   15550:	mov	r3, #0
   15554:	str	r3, [r0, #1032]	; 0x408
   15558:	str	r3, [r0, #1028]	; 0x404
   1555c:	str	r3, [r0, #1024]	; 0x400
   15560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15564:	rsbcc	r9, r0, r9, lsl r1
   15568:	strbtgt	lr, [pc], #2587	; 15570 <ftello64@plt+0x4310>
   1556c:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   15570:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   15574:	svceq	0x00421ad8
   15578:	tstgt	r6, #1200	; 0x4b0
   1557c:	ldrbls	r0, [r9, #89]	; 0x59
   15580:	cmnne	r7, #360	; 0x168
   15584:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15588:	sub	sp, sp, #124	; 0x7c
   1558c:	mov	r9, r0
   15590:	str	r1, [sp, #8]
   15594:	str	r2, [sp, #12]
   15598:	bl	11188 <fileno@plt>
   1559c:	add	r2, sp, #16
   155a0:	mov	r1, r0
   155a4:	mov	r0, #3
   155a8:	bl	11068 <__fxstat64@plt>
   155ac:	cmp	r0, #0
   155b0:	blt	155c4 <ftello64@plt+0x4364>
   155b4:	ldr	r3, [sp, #32]
   155b8:	and	r3, r3, #61440	; 0xf000
   155bc:	cmp	r3, #32768	; 0x8000
   155c0:	beq	157a0 <ftello64@plt+0x4540>
   155c4:	mov	r4, #8192	; 0x2000
   155c8:	mov	r0, r4
   155cc:	bl	16b5c <ftello64@plt+0x58fc>
   155d0:	subs	r6, r0, #0
   155d4:	beq	156ac <ftello64@plt+0x444c>
   155d8:	ldr	r3, [sp, #8]
   155dc:	mov	r5, #0
   155e0:	and	r3, r3, #2
   155e4:	mov	sl, #1
   155e8:	mvn	r8, #-2147483648	; 0x80000000
   155ec:	str	r3, [sp, #4]
   155f0:	b	1562c <ftello64@plt+0x43cc>
   155f4:	bl	16b5c <ftello64@plt+0x58fc>
   155f8:	mov	r2, r4
   155fc:	mov	r1, r6
   15600:	subs	r7, r0, #0
   15604:	beq	15780 <ftello64@plt+0x4520>
   15608:	bl	10fcc <memcpy@plt>
   1560c:	mov	r0, r6
   15610:	mvn	r2, #0
   15614:	mov	r1, r4
   15618:	bl	111dc <__explicit_bzero_chk@plt>
   1561c:	mov	r0, r6
   15620:	bl	16cf8 <ftello64@plt+0x5a98>
   15624:	mov	r4, fp
   15628:	mov	r6, r7
   1562c:	sub	r7, r4, r5
   15630:	mov	r2, r7
   15634:	mov	r1, sl
   15638:	add	r0, r6, r5
   1563c:	mov	r3, r9
   15640:	bl	11098 <fread@plt>
   15644:	lsr	r2, r4, #1
   15648:	sub	r1, r8, r2
   1564c:	mov	fp, r8
   15650:	cmp	r7, r0
   15654:	add	r5, r5, r0
   15658:	bne	156b8 <ftello64@plt+0x4458>
   1565c:	cmn	r4, #-2147483647	; 0x80000001
   15660:	beq	15744 <ftello64@plt+0x44e4>
   15664:	ldr	r3, [sp, #4]
   15668:	cmp	r4, r1
   1566c:	addcc	fp, r4, r2
   15670:	cmp	r3, #0
   15674:	mov	r0, fp
   15678:	mov	r1, fp
   1567c:	bne	155f4 <ftello64@plt+0x4394>
   15680:	mov	r0, r6
   15684:	bl	16b88 <ftello64@plt+0x5928>
   15688:	subs	r7, r0, #0
   1568c:	bne	15624 <ftello64@plt+0x43c4>
   15690:	bl	1114c <__errno_location@plt>
   15694:	ldr	r8, [r0]
   15698:	mov	r7, r0
   1569c:	mov	r0, r6
   156a0:	mov	r6, #0
   156a4:	bl	16cf8 <ftello64@plt+0x5a98>
   156a8:	str	r8, [r7]
   156ac:	mov	r0, r6
   156b0:	add	sp, sp, #124	; 0x7c
   156b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156b8:	bl	1114c <__errno_location@plt>
   156bc:	mov	r7, r0
   156c0:	mov	r0, r9
   156c4:	ldr	r8, [r7]
   156c8:	bl	10fb4 <ferror@plt>
   156cc:	cmp	r0, #0
   156d0:	bne	15750 <ftello64@plt+0x44f0>
   156d4:	sub	r3, r4, #1
   156d8:	cmp	r5, r3
   156dc:	bcs	15778 <ftello64@plt+0x4518>
   156e0:	ldr	r3, [sp, #8]
   156e4:	tst	r3, #2
   156e8:	beq	157f8 <ftello64@plt+0x4598>
   156ec:	add	r0, r5, #1
   156f0:	bl	16b5c <ftello64@plt+0x58fc>
   156f4:	subs	r8, r0, #0
   156f8:	beq	15820 <ftello64@plt+0x45c0>
   156fc:	mov	r1, r6
   15700:	mov	r2, r5
   15704:	bl	10fcc <memcpy@plt>
   15708:	mov	r0, r6
   1570c:	mov	r1, r4
   15710:	mvn	r2, #0
   15714:	bl	111dc <__explicit_bzero_chk@plt>
   15718:	mov	r0, r6
   1571c:	bl	16cf8 <ftello64@plt+0x5a98>
   15720:	add	r7, r8, r5
   15724:	mov	r6, r8
   15728:	mov	r3, #0
   1572c:	strb	r3, [r7]
   15730:	ldr	r3, [sp, #12]
   15734:	mov	r0, r6
   15738:	str	r5, [r3]
   1573c:	add	sp, sp, #124	; 0x7c
   15740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15744:	bl	1114c <__errno_location@plt>
   15748:	mov	r8, #12
   1574c:	mov	r7, r0
   15750:	ldr	r3, [sp, #8]
   15754:	tst	r3, #2
   15758:	bne	15818 <ftello64@plt+0x45b8>
   1575c:	mov	r0, r6
   15760:	bl	16cf8 <ftello64@plt+0x5a98>
   15764:	mov	r6, #0
   15768:	mov	r0, r6
   1576c:	str	r8, [r7]
   15770:	add	sp, sp, #124	; 0x7c
   15774:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15778:	add	r7, r6, r5
   1577c:	b	15728 <ftello64@plt+0x44c8>
   15780:	bl	1114c <__errno_location@plt>
   15784:	ldr	r8, [r0]
   15788:	mov	r7, r0
   1578c:	mov	r1, fp
   15790:	mvn	r2, #0
   15794:	mov	r0, r6
   15798:	bl	111dc <__explicit_bzero_chk@plt>
   1579c:	b	1575c <ftello64@plt+0x44fc>
   157a0:	mov	r0, r9
   157a4:	bl	11260 <ftello64@plt>
   157a8:	cmp	r0, #0
   157ac:	sbcs	r3, r1, #0
   157b0:	blt	155c4 <ftello64@plt+0x4364>
   157b4:	ldrd	r2, [sp, #64]	; 0x40
   157b8:	cmp	r0, r2
   157bc:	sbcs	ip, r1, r3
   157c0:	bge	155c4 <ftello64@plt+0x4364>
   157c4:	subs	r2, r2, r0
   157c8:	mvn	r0, #-2147483647	; 0x80000001
   157cc:	sbc	r3, r3, r1
   157d0:	mov	r1, #0
   157d4:	cmp	r0, r2
   157d8:	sbcs	r1, r1, r3
   157dc:	addge	r4, r2, #1
   157e0:	bge	155c8 <ftello64@plt+0x4368>
   157e4:	bl	1114c <__errno_location@plt>
   157e8:	mov	r3, #12
   157ec:	mov	r6, #0
   157f0:	str	r3, [r0]
   157f4:	b	156ac <ftello64@plt+0x444c>
   157f8:	add	r1, r5, #1
   157fc:	mov	r0, r6
   15800:	bl	16b88 <ftello64@plt+0x5928>
   15804:	cmp	r0, #0
   15808:	beq	15778 <ftello64@plt+0x4518>
   1580c:	add	r7, r0, r5
   15810:	mov	r6, r0
   15814:	b	15728 <ftello64@plt+0x44c8>
   15818:	mov	fp, r4
   1581c:	b	1578c <ftello64@plt+0x452c>
   15820:	add	r7, r6, r5
   15824:	sub	r1, r4, r5
   15828:	mov	r0, r7
   1582c:	mvn	r2, #0
   15830:	bl	111dc <__explicit_bzero_chk@plt>
   15834:	b	15728 <ftello64@plt+0x44c8>
   15838:	push	{r4, r5, r6, r7, r8, lr}
   1583c:	mov	r4, r1
   15840:	ldr	r3, [pc, #144]	; 158d8 <ftello64@plt+0x4678>
   15844:	tst	r4, #1
   15848:	ldr	r1, [pc, #140]	; 158dc <ftello64@plt+0x467c>
   1584c:	moveq	r1, r3
   15850:	mov	r6, r2
   15854:	bl	11200 <fopen64@plt>
   15858:	subs	r5, r0, #0
   1585c:	beq	158a4 <ftello64@plt+0x4644>
   15860:	ands	r7, r4, #2
   15864:	bne	158b0 <ftello64@plt+0x4650>
   15868:	mov	r1, r4
   1586c:	mov	r2, r6
   15870:	mov	r0, r5
   15874:	bl	15584 <ftello64@plt+0x4324>
   15878:	mov	r4, r0
   1587c:	mov	r0, r5
   15880:	bl	12528 <ftello64@plt+0x12c8>
   15884:	cmp	r0, #0
   15888:	beq	158a8 <ftello64@plt+0x4648>
   1588c:	cmp	r4, #0
   15890:	beq	158a4 <ftello64@plt+0x4644>
   15894:	cmp	r7, #0
   15898:	bne	158c4 <ftello64@plt+0x4664>
   1589c:	mov	r0, r4
   158a0:	bl	16cf8 <ftello64@plt+0x5a98>
   158a4:	mov	r4, #0
   158a8:	mov	r0, r4
   158ac:	pop	{r4, r5, r6, r7, r8, pc}
   158b0:	mov	r3, #0
   158b4:	mov	r1, r3
   158b8:	mov	r2, #2
   158bc:	bl	11164 <setvbuf@plt>
   158c0:	b	15868 <ftello64@plt+0x4608>
   158c4:	ldr	r1, [r6]
   158c8:	mvn	r2, #0
   158cc:	mov	r0, r4
   158d0:	bl	111dc <__explicit_bzero_chk@plt>
   158d4:	b	1589c <ftello64@plt+0x463c>
   158d8:			; <UNDEFINED> instruction: 0x00018fb4
   158dc:			; <UNDEFINED> instruction: 0x00018fb0
   158e0:	push	{r4, r5, r6, lr}
   158e4:	sub	sp, sp, #32
   158e8:	cmp	r1, #0
   158ec:	mov	r4, r0
   158f0:	ldr	r5, [sp, #48]	; 0x30
   158f4:	ldr	r6, [sp, #52]	; 0x34
   158f8:	beq	15c10 <ftello64@plt+0x49b0>
   158fc:	stm	sp, {r2, r3}
   15900:	mov	r3, r1
   15904:	ldr	r2, [pc, #808]	; 15c34 <ftello64@plt+0x49d4>
   15908:	mov	r1, #1
   1590c:	bl	11194 <__fprintf_chk@plt>
   15910:	mov	r2, #5
   15914:	ldr	r1, [pc, #796]	; 15c38 <ftello64@plt+0x49d8>
   15918:	mov	r0, #0
   1591c:	bl	11020 <dcgettext@plt>
   15920:	ldr	r3, [pc, #788]	; 15c3c <ftello64@plt+0x49dc>
   15924:	ldr	r2, [pc, #788]	; 15c40 <ftello64@plt+0x49e0>
   15928:	str	r3, [sp]
   1592c:	mov	r1, #1
   15930:	mov	r3, r0
   15934:	mov	r0, r4
   15938:	bl	11194 <__fprintf_chk@plt>
   1593c:	mov	r1, r4
   15940:	mov	r0, #10
   15944:	bl	11014 <fputc_unlocked@plt>
   15948:	mov	r2, #5
   1594c:	ldr	r1, [pc, #752]	; 15c44 <ftello64@plt+0x49e4>
   15950:	mov	r0, #0
   15954:	bl	11020 <dcgettext@plt>
   15958:	mov	r1, #1
   1595c:	ldr	r3, [pc, #740]	; 15c48 <ftello64@plt+0x49e8>
   15960:	mov	r2, r0
   15964:	mov	r0, r4
   15968:	bl	11194 <__fprintf_chk@plt>
   1596c:	mov	r1, r4
   15970:	mov	r0, #10
   15974:	bl	11014 <fputc_unlocked@plt>
   15978:	cmp	r6, #9
   1597c:	ldrls	pc, [pc, r6, lsl #2]
   15980:	b	15c28 <ftello64@plt+0x49c8>
   15984:	andeq	r5, r1, r8, lsl #20
   15988:	andeq	r5, r1, r0, lsl sl
   1598c:	andeq	r5, r1, ip, lsr sl
   15990:	andeq	r5, r1, r0, ror sl
   15994:	andeq	r5, r1, ip, lsr #21
   15998:	andeq	r5, r1, r8, ror #21
   1599c:	andeq	r5, r1, r4, lsr #22
   159a0:	andeq	r5, r1, r8, ror #22
   159a4:			; <UNDEFINED> instruction: 0x00015bb8
   159a8:	andeq	r5, r1, ip, lsr #19
   159ac:	ldr	r1, [pc, #664]	; 15c4c <ftello64@plt+0x49ec>
   159b0:	mov	r2, #5
   159b4:	mov	r0, #0
   159b8:	bl	11020 <dcgettext@plt>
   159bc:	ldr	ip, [r5, #32]
   159c0:	ldr	r1, [r5, #28]
   159c4:	ldr	r2, [r5, #24]
   159c8:	ldr	r3, [r5]
   159cc:	ldr	r6, [r5, #20]
   159d0:	str	ip, [sp, #28]
   159d4:	ldr	lr, [r5, #16]
   159d8:	str	r1, [sp, #24]
   159dc:	ldr	ip, [r5, #12]
   159e0:	str	r2, [sp, #20]
   159e4:	ldr	r1, [r5, #8]
   159e8:	ldr	r2, [r5, #4]
   159ec:	str	r6, [sp, #16]
   159f0:	stmib	sp, {r1, ip, lr}
   159f4:	mov	r1, #1
   159f8:	str	r2, [sp]
   159fc:	mov	r2, r0
   15a00:	mov	r0, r4
   15a04:	bl	11194 <__fprintf_chk@plt>
   15a08:	add	sp, sp, #32
   15a0c:	pop	{r4, r5, r6, pc}
   15a10:	mov	r2, #5
   15a14:	ldr	r1, [pc, #564]	; 15c50 <ftello64@plt+0x49f0>
   15a18:	mov	r0, #0
   15a1c:	bl	11020 <dcgettext@plt>
   15a20:	ldr	r3, [r5]
   15a24:	mov	r1, #1
   15a28:	mov	r2, r0
   15a2c:	mov	r0, r4
   15a30:	add	sp, sp, #32
   15a34:	pop	{r4, r5, r6, lr}
   15a38:	b	11194 <__fprintf_chk@plt>
   15a3c:	mov	r2, #5
   15a40:	ldr	r1, [pc, #524]	; 15c54 <ftello64@plt+0x49f4>
   15a44:	mov	r0, #0
   15a48:	bl	11020 <dcgettext@plt>
   15a4c:	ldr	r2, [r5, #4]
   15a50:	ldr	r3, [r5]
   15a54:	mov	r1, #1
   15a58:	str	r2, [sp, #48]	; 0x30
   15a5c:	mov	r2, r0
   15a60:	mov	r0, r4
   15a64:	add	sp, sp, #32
   15a68:	pop	{r4, r5, r6, lr}
   15a6c:	b	11194 <__fprintf_chk@plt>
   15a70:	mov	r2, #5
   15a74:	ldr	r1, [pc, #476]	; 15c58 <ftello64@plt+0x49f8>
   15a78:	mov	r0, #0
   15a7c:	bl	11020 <dcgettext@plt>
   15a80:	ldr	r1, [r5, #8]
   15a84:	ldr	r2, [r5, #4]
   15a88:	ldr	r3, [r5]
   15a8c:	str	r1, [sp, #52]	; 0x34
   15a90:	str	r2, [sp, #48]	; 0x30
   15a94:	mov	r1, #1
   15a98:	mov	r2, r0
   15a9c:	mov	r0, r4
   15aa0:	add	sp, sp, #32
   15aa4:	pop	{r4, r5, r6, lr}
   15aa8:	b	11194 <__fprintf_chk@plt>
   15aac:	mov	r2, #5
   15ab0:	ldr	r1, [pc, #420]	; 15c5c <ftello64@plt+0x49fc>
   15ab4:	mov	r0, #0
   15ab8:	bl	11020 <dcgettext@plt>
   15abc:	ldr	r1, [r5, #8]
   15ac0:	ldr	ip, [r5, #12]
   15ac4:	ldr	r2, [r5, #4]
   15ac8:	ldr	r3, [r5]
   15acc:	stmib	sp, {r1, ip}
   15ad0:	str	r2, [sp]
   15ad4:	mov	r1, #1
   15ad8:	mov	r2, r0
   15adc:	mov	r0, r4
   15ae0:	bl	11194 <__fprintf_chk@plt>
   15ae4:	b	15a08 <ftello64@plt+0x47a8>
   15ae8:	mov	r2, #5
   15aec:	ldr	r1, [pc, #364]	; 15c60 <ftello64@plt+0x4a00>
   15af0:	mov	r0, #0
   15af4:	bl	11020 <dcgettext@plt>
   15af8:	add	r1, r5, #8
   15afc:	ldr	r2, [r5, #4]
   15b00:	ldm	r1, {r1, ip, lr}
   15b04:	ldr	r3, [r5]
   15b08:	str	r2, [sp]
   15b0c:	stmib	sp, {r1, ip, lr}
   15b10:	mov	r1, #1
   15b14:	mov	r2, r0
   15b18:	mov	r0, r4
   15b1c:	bl	11194 <__fprintf_chk@plt>
   15b20:	b	15a08 <ftello64@plt+0x47a8>
   15b24:	mov	r2, #5
   15b28:	ldr	r1, [pc, #308]	; 15c64 <ftello64@plt+0x4a04>
   15b2c:	mov	r0, #0
   15b30:	bl	11020 <dcgettext@plt>
   15b34:	add	r1, r5, #8
   15b38:	ldr	r2, [r5, #4]
   15b3c:	ldm	r1, {r1, ip, lr}
   15b40:	ldr	r6, [r5, #20]
   15b44:	ldr	r3, [r5]
   15b48:	stmib	sp, {r1, ip, lr}
   15b4c:	mov	r1, #1
   15b50:	str	r2, [sp]
   15b54:	str	r6, [sp, #16]
   15b58:	mov	r2, r0
   15b5c:	mov	r0, r4
   15b60:	bl	11194 <__fprintf_chk@plt>
   15b64:	b	15a08 <ftello64@plt+0x47a8>
   15b68:	mov	r2, #5
   15b6c:	ldr	r1, [pc, #244]	; 15c68 <ftello64@plt+0x4a08>
   15b70:	mov	r0, #0
   15b74:	bl	11020 <dcgettext@plt>
   15b78:	ldr	r2, [r5, #24]
   15b7c:	ldr	r3, [r5]
   15b80:	ldr	r6, [r5, #20]
   15b84:	ldr	lr, [r5, #16]
   15b88:	ldr	ip, [r5, #12]
   15b8c:	str	r2, [sp, #20]
   15b90:	ldr	r1, [r5, #8]
   15b94:	ldr	r2, [r5, #4]
   15b98:	str	r6, [sp, #16]
   15b9c:	stmib	sp, {r1, ip, lr}
   15ba0:	mov	r1, #1
   15ba4:	str	r2, [sp]
   15ba8:	mov	r2, r0
   15bac:	mov	r0, r4
   15bb0:	bl	11194 <__fprintf_chk@plt>
   15bb4:	b	15a08 <ftello64@plt+0x47a8>
   15bb8:	mov	r2, #5
   15bbc:	ldr	r1, [pc, #168]	; 15c6c <ftello64@plt+0x4a0c>
   15bc0:	mov	r0, #0
   15bc4:	bl	11020 <dcgettext@plt>
   15bc8:	ldr	r1, [r5, #28]
   15bcc:	ldr	r2, [r5, #24]
   15bd0:	ldr	r3, [r5]
   15bd4:	ldr	r6, [r5, #20]
   15bd8:	ldr	lr, [r5, #16]
   15bdc:	str	r1, [sp, #24]
   15be0:	ldr	ip, [r5, #12]
   15be4:	str	r2, [sp, #20]
   15be8:	ldr	r1, [r5, #8]
   15bec:	ldr	r2, [r5, #4]
   15bf0:	str	r6, [sp, #16]
   15bf4:	stmib	sp, {r1, ip, lr}
   15bf8:	mov	r1, #1
   15bfc:	str	r2, [sp]
   15c00:	mov	r2, r0
   15c04:	mov	r0, r4
   15c08:	bl	11194 <__fprintf_chk@plt>
   15c0c:	b	15a08 <ftello64@plt+0x47a8>
   15c10:	str	r3, [sp]
   15c14:	mov	r1, #1
   15c18:	mov	r3, r2
   15c1c:	ldr	r2, [pc, #76]	; 15c70 <ftello64@plt+0x4a10>
   15c20:	bl	11194 <__fprintf_chk@plt>
   15c24:	b	15910 <ftello64@plt+0x46b0>
   15c28:	mov	r2, #5
   15c2c:	ldr	r1, [pc, #64]	; 15c74 <ftello64@plt+0x4a14>
   15c30:	b	159b4 <ftello64@plt+0x4754>
   15c34:			; <UNDEFINED> instruction: 0x00018fb8
   15c38:	andeq	r8, r1, ip, asr #31
   15c3c:	andeq	r0, r0, r6, ror #15
   15c40:	andeq	r9, r1, r4, lsr #5
   15c44:	ldrdeq	r8, [r1], -r0
   15c48:	andeq	r9, r1, ip, ror r0
   15c4c:	andeq	r9, r1, ip, lsr #3
   15c50:	andeq	r9, r1, r0, lsr #1
   15c54:	strheq	r9, [r1], -r0
   15c58:	andeq	r9, r1, r8, asr #1
   15c5c:	andeq	r9, r1, r4, ror #1
   15c60:	andeq	r9, r1, r4, lsl #2
   15c64:	andeq	r9, r1, r8, lsr #2
   15c68:	andeq	r9, r1, r0, asr r1
   15c6c:	andeq	r9, r1, ip, ror r1
   15c70:	andeq	r8, r1, r4, asr #31
   15c74:	andeq	r9, r1, r0, ror #3
   15c78:	push	{r4, r5, lr}
   15c7c:	sub	sp, sp, #12
   15c80:	ldr	r5, [sp, #24]
   15c84:	ldr	ip, [r5]
   15c88:	cmp	ip, #0
   15c8c:	beq	15ca8 <ftello64@plt+0x4a48>
   15c90:	mov	lr, r5
   15c94:	mov	ip, #0
   15c98:	ldr	r4, [lr, #4]!
   15c9c:	add	ip, ip, #1
   15ca0:	cmp	r4, #0
   15ca4:	bne	15c98 <ftello64@plt+0x4a38>
   15ca8:	stm	sp, {r5, ip}
   15cac:	bl	158e0 <ftello64@plt+0x4680>
   15cb0:	add	sp, sp, #12
   15cb4:	pop	{r4, r5, pc}
   15cb8:	push	{r4, r5, lr}
   15cbc:	sub	sp, sp, #52	; 0x34
   15cc0:	add	r5, sp, #4
   15cc4:	ldr	r4, [sp, #64]	; 0x40
   15cc8:	mov	ip, #0
   15ccc:	sub	r4, r4, #4
   15cd0:	ldr	lr, [r4, #4]!
   15cd4:	cmp	lr, #0
   15cd8:	str	lr, [r5, #4]!
   15cdc:	beq	15cec <ftello64@plt+0x4a8c>
   15ce0:	add	ip, ip, #1
   15ce4:	cmp	ip, #10
   15ce8:	bne	15cd0 <ftello64@plt+0x4a70>
   15cec:	add	lr, sp, #8
   15cf0:	str	ip, [sp, #4]
   15cf4:	str	lr, [sp]
   15cf8:	bl	158e0 <ftello64@plt+0x4680>
   15cfc:	add	sp, sp, #52	; 0x34
   15d00:	pop	{r4, r5, pc}
   15d04:	push	{r3}		; (str r3, [sp, #-4]!)
   15d08:	push	{r4, lr}
   15d0c:	sub	sp, sp, #60	; 0x3c
   15d10:	add	lr, sp, #56	; 0x38
   15d14:	add	r3, sp, #72	; 0x48
   15d18:	str	r3, [lr, #-44]!	; 0xffffffd4
   15d1c:	add	r4, sp, #68	; 0x44
   15d20:	mov	r3, #0
   15d24:	ldr	ip, [r4, #4]!
   15d28:	cmp	ip, #0
   15d2c:	str	ip, [lr, #4]!
   15d30:	beq	15d40 <ftello64@plt+0x4ae0>
   15d34:	add	r3, r3, #1
   15d38:	cmp	r3, #10
   15d3c:	bne	15d24 <ftello64@plt+0x4ac4>
   15d40:	add	ip, sp, #16
   15d44:	str	r3, [sp, #4]
   15d48:	str	ip, [sp]
   15d4c:	ldr	r3, [sp, #68]	; 0x44
   15d50:	bl	158e0 <ftello64@plt+0x4680>
   15d54:	add	sp, sp, #60	; 0x3c
   15d58:	pop	{r4, lr}
   15d5c:	add	sp, sp, #4
   15d60:	bx	lr
   15d64:	ldr	r3, [pc, #116]	; 15de0 <ftello64@plt+0x4b80>
   15d68:	push	{r4, lr}
   15d6c:	mov	r0, #10
   15d70:	ldr	r1, [r3]
   15d74:	bl	11014 <fputc_unlocked@plt>
   15d78:	mov	r2, #5
   15d7c:	ldr	r1, [pc, #96]	; 15de4 <ftello64@plt+0x4b84>
   15d80:	mov	r0, #0
   15d84:	bl	11020 <dcgettext@plt>
   15d88:	ldr	r2, [pc, #88]	; 15de8 <ftello64@plt+0x4b88>
   15d8c:	mov	r1, r0
   15d90:	mov	r0, #1
   15d94:	bl	1117c <__printf_chk@plt>
   15d98:	mov	r2, #5
   15d9c:	ldr	r1, [pc, #72]	; 15dec <ftello64@plt+0x4b8c>
   15da0:	mov	r0, #0
   15da4:	bl	11020 <dcgettext@plt>
   15da8:	ldr	r3, [pc, #64]	; 15df0 <ftello64@plt+0x4b90>
   15dac:	ldr	r2, [pc, #64]	; 15df4 <ftello64@plt+0x4b94>
   15db0:	mov	r1, r0
   15db4:	mov	r0, #1
   15db8:	bl	1117c <__printf_chk@plt>
   15dbc:	mov	r2, #5
   15dc0:	ldr	r1, [pc, #48]	; 15df8 <ftello64@plt+0x4b98>
   15dc4:	mov	r0, #0
   15dc8:	bl	11020 <dcgettext@plt>
   15dcc:	ldr	r2, [pc, #40]	; 15dfc <ftello64@plt+0x4b9c>
   15dd0:	pop	{r4, lr}
   15dd4:	mov	r1, r0
   15dd8:	mov	r0, #1
   15ddc:	b	1117c <__printf_chk@plt>
   15de0:	andeq	sl, r2, r4, lsl #3
   15de4:	andeq	r9, r1, ip, lsl r2
   15de8:	andeq	r9, r1, r0, lsr r2
   15dec:	andeq	r9, r1, r8, asr #4
   15df0:	andeq	r8, r1, r8, ror #22
   15df4:	muleq	r1, r0, fp
   15df8:	andeq	r9, r1, ip, asr r2
   15dfc:	andeq	r9, r1, r4, lsl #5
   15e00:	push	{r4, lr}
   15e04:	bl	16b5c <ftello64@plt+0x58fc>
   15e08:	cmp	r0, #0
   15e0c:	popne	{r4, pc}
   15e10:	bl	16348 <ftello64@plt+0x50e8>
   15e14:	push	{r4, lr}
   15e18:	bl	16b5c <ftello64@plt+0x58fc>
   15e1c:	cmp	r0, #0
   15e20:	popne	{r4, pc}
   15e24:	bl	16348 <ftello64@plt+0x50e8>
   15e28:	push	{r4, lr}
   15e2c:	bl	16b5c <ftello64@plt+0x58fc>
   15e30:	cmp	r0, #0
   15e34:	popne	{r4, pc}
   15e38:	bl	16348 <ftello64@plt+0x50e8>
   15e3c:	push	{r4, r5, r6, lr}
   15e40:	mov	r5, r0
   15e44:	mov	r4, r1
   15e48:	bl	16b88 <ftello64@plt+0x5928>
   15e4c:	cmp	r0, #0
   15e50:	popne	{r4, r5, r6, pc}
   15e54:	adds	r4, r4, #0
   15e58:	movne	r4, #1
   15e5c:	cmp	r5, #0
   15e60:	orreq	r4, r4, #1
   15e64:	cmp	r4, #0
   15e68:	popeq	{r4, r5, r6, pc}
   15e6c:	bl	16348 <ftello64@plt+0x50e8>
   15e70:	push	{r4, lr}
   15e74:	cmp	r1, #0
   15e78:	orreq	r1, r1, #1
   15e7c:	bl	16b88 <ftello64@plt+0x5928>
   15e80:	cmp	r0, #0
   15e84:	popne	{r4, pc}
   15e88:	bl	16348 <ftello64@plt+0x50e8>
   15e8c:	push	{r4, r5, r6, lr}
   15e90:	mov	r6, r0
   15e94:	mov	r5, r1
   15e98:	mov	r4, r2
   15e9c:	bl	17d90 <ftello64@plt+0x6b30>
   15ea0:	cmp	r0, #0
   15ea4:	popne	{r4, r5, r6, pc}
   15ea8:	cmp	r6, #0
   15eac:	beq	15ebc <ftello64@plt+0x4c5c>
   15eb0:	cmp	r5, #0
   15eb4:	cmpne	r4, #0
   15eb8:	popeq	{r4, r5, r6, pc}
   15ebc:	bl	16348 <ftello64@plt+0x50e8>
   15ec0:	b	15e8c <ftello64@plt+0x4c2c>
   15ec4:	cmp	r2, #0
   15ec8:	cmpne	r1, #0
   15ecc:	moveq	r2, #1
   15ed0:	moveq	r1, r2
   15ed4:	push	{r4, lr}
   15ed8:	bl	17d90 <ftello64@plt+0x6b30>
   15edc:	cmp	r0, #0
   15ee0:	popne	{r4, pc}
   15ee4:	bl	16348 <ftello64@plt+0x50e8>
   15ee8:	mov	r2, r1
   15eec:	mov	r1, r0
   15ef0:	mov	r0, #0
   15ef4:	b	15e8c <ftello64@plt+0x4c2c>
   15ef8:	mov	r2, r1
   15efc:	mov	r1, r0
   15f00:	mov	r0, #0
   15f04:	b	15ec4 <ftello64@plt+0x4c64>
   15f08:	push	{r4, r5, r6, lr}
   15f0c:	subs	r6, r0, #0
   15f10:	sub	sp, sp, #8
   15f14:	mov	r5, r1
   15f18:	ldr	r4, [r1]
   15f1c:	beq	15f58 <ftello64@plt+0x4cf8>
   15f20:	lsr	r1, r4, #1
   15f24:	add	r3, r1, #1
   15f28:	mvn	r3, r3
   15f2c:	cmp	r4, r3
   15f30:	bhi	15f54 <ftello64@plt+0x4cf4>
   15f34:	add	r4, r4, #1
   15f38:	add	r4, r4, r1
   15f3c:	mov	r0, r6
   15f40:	mov	r1, r4
   15f44:	bl	15e8c <ftello64@plt+0x4c2c>
   15f48:	str	r4, [r5]
   15f4c:	add	sp, sp, #8
   15f50:	pop	{r4, r5, r6, pc}
   15f54:	bl	16348 <ftello64@plt+0x50e8>
   15f58:	cmp	r4, #0
   15f5c:	bne	15f3c <ftello64@plt+0x4cdc>
   15f60:	mov	r1, r2
   15f64:	mov	r0, #64	; 0x40
   15f68:	str	r2, [sp, #4]
   15f6c:	bl	180b0 <ftello64@plt+0x6e50>
   15f70:	ldr	r2, [sp, #4]
   15f74:	cmp	r0, #0
   15f78:	movne	r4, r0
   15f7c:	addeq	r4, r0, #1
   15f80:	b	15f3c <ftello64@plt+0x4cdc>
   15f84:	mov	r2, #1
   15f88:	b	15f08 <ftello64@plt+0x4ca8>
   15f8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f90:	sub	sp, sp, #12
   15f94:	ldr	r6, [r1]
   15f98:	mov	sl, r1
   15f9c:	mov	r9, r0
   15fa0:	asrs	r4, r6, #1
   15fa4:	mov	r5, r2
   15fa8:	mov	fp, r3
   15fac:	ldr	r7, [sp, #48]	; 0x30
   15fb0:	bmi	1611c <ftello64@plt+0x4ebc>
   15fb4:	mvn	r3, #-2147483648	; 0x80000000
   15fb8:	sub	r3, r3, r4
   15fbc:	cmp	r6, r3
   15fc0:	movle	r3, #0
   15fc4:	movgt	r3, #1
   15fc8:	mvn	r8, fp
   15fcc:	cmp	r3, #0
   15fd0:	addeq	r4, r4, r6
   15fd4:	mvnne	r4, #-2147483648	; 0x80000000
   15fd8:	lsr	r8, r8, #31
   15fdc:	cmp	fp, r4
   15fe0:	movge	r3, #0
   15fe4:	andlt	r3, r8, #1
   15fe8:	cmp	r3, #0
   15fec:	beq	160d4 <ftello64@plt+0x4e74>
   15ff0:	cmp	r7, #0
   15ff4:	blt	161a4 <ftello64@plt+0x4f44>
   15ff8:	bne	1619c <ftello64@plt+0x4f3c>
   15ffc:	mov	r2, #64	; 0x40
   16000:	mov	r1, r7
   16004:	mov	r0, r2
   16008:	str	r2, [sp, #4]
   1600c:	bl	182bc <ftello64@plt+0x705c>
   16010:	ldr	r2, [sp, #4]
   16014:	mov	r1, r7
   16018:	mov	r4, r0
   1601c:	mov	r0, r2
   16020:	bl	184dc <ftello64@plt+0x727c>
   16024:	ldr	r2, [sp, #4]
   16028:	sub	r1, r2, r1
   1602c:	cmp	r9, #0
   16030:	sub	r3, r4, r6
   16034:	streq	r9, [sl]
   16038:	cmp	r3, r5
   1603c:	bge	160c0 <ftello64@plt+0x4e60>
   16040:	cmp	r5, #0
   16044:	blt	16130 <ftello64@plt+0x4ed0>
   16048:	cmp	r6, #0
   1604c:	blt	1606c <ftello64@plt+0x4e0c>
   16050:	mvn	r3, #-2147483648	; 0x80000000
   16054:	sub	r3, r3, r5
   16058:	cmp	r6, r3
   1605c:	movle	r3, #0
   16060:	movgt	r3, #1
   16064:	cmp	r3, #0
   16068:	bne	1622c <ftello64@plt+0x4fcc>
   1606c:	add	r5, r6, r5
   16070:	cmp	fp, r5
   16074:	movge	r8, #0
   16078:	andlt	r8, r8, #1
   1607c:	cmp	r8, #0
   16080:	mov	r4, r5
   16084:	bne	1622c <ftello64@plt+0x4fcc>
   16088:	cmp	r7, #0
   1608c:	blt	16144 <ftello64@plt+0x4ee4>
   16090:	beq	160bc <ftello64@plt+0x4e5c>
   16094:	cmp	r5, #0
   16098:	blt	161ec <ftello64@plt+0x4f8c>
   1609c:	mov	r1, r7
   160a0:	mvn	r0, #-2147483648	; 0x80000000
   160a4:	bl	182bc <ftello64@plt+0x705c>
   160a8:	cmp	r5, r0
   160ac:	movle	r0, #0
   160b0:	movgt	r0, #1
   160b4:	cmp	r0, #0
   160b8:	bne	1622c <ftello64@plt+0x4fcc>
   160bc:	mul	r1, r5, r7
   160c0:	mov	r0, r9
   160c4:	bl	15e3c <ftello64@plt+0x4bdc>
   160c8:	str	r4, [sl]
   160cc:	add	sp, sp, #12
   160d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160d4:	cmp	r7, #0
   160d8:	blt	16170 <ftello64@plt+0x4f10>
   160dc:	beq	15ffc <ftello64@plt+0x4d9c>
   160e0:	cmp	r4, #0
   160e4:	blt	161ac <ftello64@plt+0x4f4c>
   160e8:	mov	r1, r7
   160ec:	mvn	r0, #-2147483648	; 0x80000000
   160f0:	bl	182bc <ftello64@plt+0x705c>
   160f4:	cmp	r0, r4
   160f8:	movge	r0, #0
   160fc:	movlt	r0, #1
   16100:	cmp	r0, #0
   16104:	mvnne	r2, #-2147483648	; 0x80000000
   16108:	bne	16000 <ftello64@plt+0x4da0>
   1610c:	mul	r1, r7, r4
   16110:	cmp	r1, #63	; 0x3f
   16114:	bgt	1602c <ftello64@plt+0x4dcc>
   16118:	b	15ffc <ftello64@plt+0x4d9c>
   1611c:	rsb	r3, r4, #-2147483648	; 0x80000000
   16120:	cmp	r6, r3
   16124:	movge	r3, #0
   16128:	movlt	r3, #1
   1612c:	b	15fc8 <ftello64@plt+0x4d68>
   16130:	rsb	r3, r5, #-2147483648	; 0x80000000
   16134:	cmp	r6, r3
   16138:	movge	r3, #0
   1613c:	movlt	r3, #1
   16140:	b	16064 <ftello64@plt+0x4e04>
   16144:	cmp	r5, #0
   16148:	blt	161d0 <ftello64@plt+0x4f70>
   1614c:	cmn	r7, #1
   16150:	beq	160bc <ftello64@plt+0x4e5c>
   16154:	mov	r1, r7
   16158:	mov	r0, #-2147483648	; 0x80000000
   1615c:	bl	182bc <ftello64@plt+0x705c>
   16160:	cmp	r5, r0
   16164:	movle	r0, #0
   16168:	movgt	r0, #1
   1616c:	b	160b4 <ftello64@plt+0x4e54>
   16170:	cmp	r4, #0
   16174:	blt	16210 <ftello64@plt+0x4fb0>
   16178:	cmn	r7, #1
   1617c:	beq	1610c <ftello64@plt+0x4eac>
   16180:	mov	r1, r7
   16184:	mov	r0, #-2147483648	; 0x80000000
   16188:	bl	182bc <ftello64@plt+0x705c>
   1618c:	cmp	r0, r4
   16190:	movge	r0, #0
   16194:	movlt	r0, #1
   16198:	b	16100 <ftello64@plt+0x4ea0>
   1619c:	mov	r4, fp
   161a0:	b	160e8 <ftello64@plt+0x4e88>
   161a4:	mov	r4, fp
   161a8:	b	16178 <ftello64@plt+0x4f18>
   161ac:	cmn	r4, #1
   161b0:	beq	1610c <ftello64@plt+0x4eac>
   161b4:	mov	r1, r4
   161b8:	mov	r0, #-2147483648	; 0x80000000
   161bc:	bl	182bc <ftello64@plt+0x705c>
   161c0:	cmp	r7, r0
   161c4:	movle	r0, #0
   161c8:	movgt	r0, #1
   161cc:	b	16100 <ftello64@plt+0x4ea0>
   161d0:	mov	r1, r7
   161d4:	mvn	r0, #-2147483648	; 0x80000000
   161d8:	bl	182bc <ftello64@plt+0x705c>
   161dc:	cmp	r5, r0
   161e0:	movge	r0, #0
   161e4:	movlt	r0, #1
   161e8:	b	160b4 <ftello64@plt+0x4e54>
   161ec:	cmn	r5, #1
   161f0:	beq	160bc <ftello64@plt+0x4e5c>
   161f4:	mov	r1, r5
   161f8:	mov	r0, #-2147483648	; 0x80000000
   161fc:	bl	182bc <ftello64@plt+0x705c>
   16200:	cmp	r7, r0
   16204:	movle	r0, #0
   16208:	movgt	r0, #1
   1620c:	b	160b4 <ftello64@plt+0x4e54>
   16210:	mov	r1, r7
   16214:	mvn	r0, #-2147483648	; 0x80000000
   16218:	bl	182bc <ftello64@plt+0x705c>
   1621c:	cmp	r0, r4
   16220:	movle	r0, #0
   16224:	movgt	r0, #1
   16228:	b	16100 <ftello64@plt+0x4ea0>
   1622c:	bl	16348 <ftello64@plt+0x50e8>
   16230:	push	{r4, lr}
   16234:	mov	r1, #1
   16238:	bl	16b14 <ftello64@plt+0x58b4>
   1623c:	cmp	r0, #0
   16240:	popne	{r4, pc}
   16244:	bl	16348 <ftello64@plt+0x50e8>
   16248:	push	{r4, lr}
   1624c:	mov	r1, #1
   16250:	bl	16b14 <ftello64@plt+0x58b4>
   16254:	cmp	r0, #0
   16258:	popne	{r4, pc}
   1625c:	bl	16348 <ftello64@plt+0x50e8>
   16260:	push	{r4, lr}
   16264:	bl	16b14 <ftello64@plt+0x58b4>
   16268:	cmp	r0, #0
   1626c:	popne	{r4, pc}
   16270:	bl	16348 <ftello64@plt+0x50e8>
   16274:	push	{r4, lr}
   16278:	bl	16b14 <ftello64@plt+0x58b4>
   1627c:	cmp	r0, #0
   16280:	popne	{r4, pc}
   16284:	bl	16348 <ftello64@plt+0x50e8>
   16288:	push	{r4, r5, r6, lr}
   1628c:	mov	r6, r0
   16290:	mov	r0, r1
   16294:	mov	r4, r1
   16298:	bl	16b5c <ftello64@plt+0x58fc>
   1629c:	subs	r5, r0, #0
   162a0:	beq	162b8 <ftello64@plt+0x5058>
   162a4:	mov	r2, r4
   162a8:	mov	r1, r6
   162ac:	bl	10fcc <memcpy@plt>
   162b0:	mov	r0, r5
   162b4:	pop	{r4, r5, r6, pc}
   162b8:	bl	16348 <ftello64@plt+0x50e8>
   162bc:	push	{r4, r5, r6, lr}
   162c0:	mov	r6, r0
   162c4:	mov	r0, r1
   162c8:	mov	r4, r1
   162cc:	bl	16b5c <ftello64@plt+0x58fc>
   162d0:	subs	r5, r0, #0
   162d4:	beq	162ec <ftello64@plt+0x508c>
   162d8:	mov	r2, r4
   162dc:	mov	r1, r6
   162e0:	bl	10fcc <memcpy@plt>
   162e4:	mov	r0, r5
   162e8:	pop	{r4, r5, r6, pc}
   162ec:	bl	16348 <ftello64@plt+0x50e8>
   162f0:	push	{r4, r5, r6, lr}
   162f4:	mov	r6, r0
   162f8:	add	r0, r1, #1
   162fc:	mov	r4, r1
   16300:	bl	16b5c <ftello64@plt+0x58fc>
   16304:	subs	r5, r0, #0
   16308:	beq	16328 <ftello64@plt+0x50c8>
   1630c:	mov	r3, #0
   16310:	mov	r1, r6
   16314:	strb	r3, [r5, r4]
   16318:	mov	r2, r4
   1631c:	bl	10fcc <memcpy@plt>
   16320:	mov	r0, r5
   16324:	pop	{r4, r5, r6, pc}
   16328:	bl	16348 <ftello64@plt+0x50e8>
   1632c:	push	{r4, lr}
   16330:	mov	r4, r0
   16334:	bl	11134 <strlen@plt>
   16338:	add	r1, r0, #1
   1633c:	mov	r0, r4
   16340:	pop	{r4, lr}
   16344:	b	16288 <ftello64@plt+0x5028>
   16348:	ldr	r3, [pc, #44]	; 1637c <ftello64@plt+0x511c>
   1634c:	push	{r4, lr}
   16350:	mov	r2, #5
   16354:	ldr	r1, [pc, #36]	; 16380 <ftello64@plt+0x5120>
   16358:	mov	r0, #0
   1635c:	ldr	r4, [r3]
   16360:	bl	11020 <dcgettext@plt>
   16364:	ldr	r2, [pc, #24]	; 16384 <ftello64@plt+0x5124>
   16368:	mov	r1, #0
   1636c:	mov	r3, r0
   16370:	mov	r0, r4
   16374:	bl	110bc <error@plt>
   16378:	bl	1123c <abort@plt>
   1637c:	andeq	sl, r2, r4, lsr #2
   16380:	ldrdeq	r9, [r1], -r4
   16384:	muleq	r1, r8, ip
   16388:	push	{r4, r5, r6, r7, lr}
   1638c:	sub	sp, sp, #20
   16390:	mov	r6, r2
   16394:	ldr	ip, [sp, #48]	; 0x30
   16398:	mov	r2, r1
   1639c:	mov	r7, r3
   163a0:	str	ip, [sp]
   163a4:	add	r3, sp, #8
   163a8:	mov	r1, #0
   163ac:	mov	r5, r0
   163b0:	ldr	r4, [sp, #56]	; 0x38
   163b4:	bl	1656c <ftello64@plt+0x530c>
   163b8:	cmp	r0, #0
   163bc:	bne	16440 <ftello64@plt+0x51e0>
   163c0:	ldrd	r0, [sp, #8]
   163c4:	cmp	r1, r7
   163c8:	cmpeq	r0, r6
   163cc:	ldrd	r6, [sp, #40]	; 0x28
   163d0:	movcc	r3, #1
   163d4:	movcs	r3, #0
   163d8:	cmp	r1, r7
   163dc:	cmpeq	r0, r6
   163e0:	orrhi	r3, r3, #1
   163e4:	cmp	r3, #0
   163e8:	beq	16438 <ftello64@plt+0x51d8>
   163ec:	mov	r3, #0
   163f0:	mvn	r2, #-1073741824	; 0xc0000000
   163f4:	cmp	r1, r3
   163f8:	cmpeq	r0, r2
   163fc:	bhi	1646c <ftello64@plt+0x520c>
   16400:	bl	1114c <__errno_location@plt>
   16404:	mov	r3, #34	; 0x22
   16408:	mov	r6, r3
   1640c:	str	r3, [r0]
   16410:	cmp	r4, #0
   16414:	moveq	r4, #1
   16418:	mov	r0, r5
   1641c:	bl	1487c <ftello64@plt+0x361c>
   16420:	mov	r1, r6
   16424:	ldr	r3, [sp, #52]	; 0x34
   16428:	ldr	r2, [pc, #144]	; 164c0 <ftello64@plt+0x5260>
   1642c:	str	r0, [sp]
   16430:	mov	r0, r4
   16434:	bl	110bc <error@plt>
   16438:	add	sp, sp, #20
   1643c:	pop	{r4, r5, r6, r7, pc}
   16440:	cmp	r0, #1
   16444:	beq	16480 <ftello64@plt+0x5220>
   16448:	cmp	r0, #3
   1644c:	beq	164b0 <ftello64@plt+0x5250>
   16450:	cmp	r4, #0
   16454:	beq	164a0 <ftello64@plt+0x5240>
   16458:	bl	1114c <__errno_location@plt>
   1645c:	ldr	r6, [r0]
   16460:	cmp	r6, #22
   16464:	moveq	r6, #0
   16468:	b	16418 <ftello64@plt+0x51b8>
   1646c:	bl	1114c <__errno_location@plt>
   16470:	mov	r3, #75	; 0x4b
   16474:	mov	r6, r3
   16478:	str	r3, [r0]
   1647c:	b	16410 <ftello64@plt+0x51b0>
   16480:	bl	1114c <__errno_location@plt>
   16484:	mov	r3, #75	; 0x4b
   16488:	mov	r6, r3
   1648c:	str	r3, [r0]
   16490:	cmp	r4, #0
   16494:	moveq	r4, #1
   16498:	bne	16460 <ftello64@plt+0x5200>
   1649c:	b	16418 <ftello64@plt+0x51b8>
   164a0:	bl	1114c <__errno_location@plt>
   164a4:	mov	r4, #1
   164a8:	ldr	r6, [r0]
   164ac:	b	16460 <ftello64@plt+0x5200>
   164b0:	bl	1114c <__errno_location@plt>
   164b4:	mov	r6, #0
   164b8:	str	r6, [r0]
   164bc:	b	16490 <ftello64@plt+0x5230>
   164c0:	muleq	r1, r4, ip
   164c4:	push	{r4, r5}
   164c8:	mov	r1, #10
   164cc:	pop	{r4, r5}
   164d0:	b	16388 <ftello64@plt+0x5128>
   164d4:	push	{r4, r5, r6, r7, r8, lr}
   164d8:	subs	r5, r1, #0
   164dc:	mov	r4, r0
   164e0:	blt	16554 <ftello64@plt+0x52f4>
   164e4:	moveq	r6, #0
   164e8:	moveq	r7, #0
   164ec:	bne	16514 <ftello64@plt+0x52b4>
   164f0:	ldr	r2, [r4]
   164f4:	ldr	r1, [r4, #4]
   164f8:	mov	r0, #0
   164fc:	mul	ip, r2, r7
   16500:	umull	r2, r3, r2, r5
   16504:	mla	r5, r5, r1, ip
   16508:	add	r3, r5, r3
   1650c:	strd	r2, [r4]
   16510:	pop	{r4, r5, r6, r7, r8, pc}
   16514:	asr	r7, r5, #31
   16518:	mov	r2, r5
   1651c:	mov	r3, r7
   16520:	mvn	r0, #0
   16524:	mvn	r1, #0
   16528:	bl	184fc <ftello64@plt+0x729c>
   1652c:	ldrd	r2, [r4]
   16530:	mov	r6, r5
   16534:	cmp	r1, r3
   16538:	cmpeq	r0, r2
   1653c:	bcs	164f0 <ftello64@plt+0x5290>
   16540:	mvn	r2, #0
   16544:	mvn	r3, #0
   16548:	mov	r0, #1
   1654c:	strd	r2, [r4]
   16550:	pop	{r4, r5, r6, r7, r8, pc}
   16554:	ldrd	r2, [r0]
   16558:	orrs	r3, r2, r3
   1655c:	moveq	r6, r5
   16560:	asreq	r7, r6, #31
   16564:	bne	16540 <ftello64@plt+0x52e0>
   16568:	b	164f0 <ftello64@plt+0x5290>
   1656c:	cmp	r2, #36	; 0x24
   16570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16574:	sub	sp, sp, #20
   16578:	bhi	16aec <ftello64@plt+0x588c>
   1657c:	cmp	r1, #0
   16580:	mov	r8, r2
   16584:	mov	r7, r0
   16588:	mov	r5, r1
   1658c:	mov	r6, r3
   16590:	addeq	r5, sp, #4
   16594:	bl	1114c <__errno_location@plt>
   16598:	mov	r3, #0
   1659c:	str	r3, [r0]
   165a0:	mov	r9, r0
   165a4:	bl	1111c <__ctype_b_loc@plt>
   165a8:	ldrb	r3, [r7]
   165ac:	mov	r2, r7
   165b0:	ldr	r0, [r0]
   165b4:	b	165bc <ftello64@plt+0x535c>
   165b8:	ldrb	r3, [r2, #1]!
   165bc:	lsl	r1, r3, #1
   165c0:	ldrh	r4, [r0, r1]
   165c4:	ands	r4, r4, #8192	; 0x2000
   165c8:	bne	165b8 <ftello64@plt+0x5358>
   165cc:	cmp	r3, #45	; 0x2d
   165d0:	bne	165e4 <ftello64@plt+0x5384>
   165d4:	mov	r4, #4
   165d8:	mov	r0, r4
   165dc:	add	sp, sp, #20
   165e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165e4:	mov	r2, r8
   165e8:	mov	r3, r4
   165ec:	mov	r1, r5
   165f0:	mov	r0, r7
   165f4:	bl	10fd8 <__strtoull_internal@plt>
   165f8:	ldr	r8, [r5]
   165fc:	cmp	r7, r8
   16600:	mov	r2, r0
   16604:	str	r0, [sp, #8]
   16608:	str	r1, [sp, #12]
   1660c:	beq	16658 <ftello64@plt+0x53f8>
   16610:	ldr	r4, [r9]
   16614:	cmp	r4, #0
   16618:	bne	16648 <ftello64@plt+0x53e8>
   1661c:	ldr	r3, [sp, #56]	; 0x38
   16620:	cmp	r3, #0
   16624:	beq	16634 <ftello64@plt+0x53d4>
   16628:	ldrb	r9, [r8]
   1662c:	cmp	r9, #0
   16630:	bne	16690 <ftello64@plt+0x5430>
   16634:	mov	r0, r4
   16638:	str	r2, [r6]
   1663c:	str	r1, [r6, #4]
   16640:	add	sp, sp, #20
   16644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16648:	cmp	r4, #34	; 0x22
   1664c:	bne	165d4 <ftello64@plt+0x5374>
   16650:	mov	r4, #1
   16654:	b	1661c <ftello64@plt+0x53bc>
   16658:	ldr	r3, [sp, #56]	; 0x38
   1665c:	cmp	r3, #0
   16660:	beq	165d4 <ftello64@plt+0x5374>
   16664:	ldrb	r1, [r8]
   16668:	cmp	r1, #0
   1666c:	beq	165d4 <ftello64@plt+0x5374>
   16670:	mov	r0, r3
   16674:	bl	11140 <strchr@plt>
   16678:	cmp	r0, #0
   1667c:	beq	165d4 <ftello64@plt+0x5374>
   16680:	ldrb	r9, [r8]
   16684:	mov	r2, #1
   16688:	mov	r3, #0
   1668c:	strd	r2, [sp, #8]
   16690:	mov	r1, r9
   16694:	ldr	r0, [sp, #56]	; 0x38
   16698:	bl	11140 <strchr@plt>
   1669c:	cmp	r0, #0
   166a0:	beq	16aa8 <ftello64@plt+0x5848>
   166a4:	sub	r3, r9, #69	; 0x45
   166a8:	cmp	r3, #47	; 0x2f
   166ac:	ldrls	pc, [pc, r3, lsl #2]
   166b0:	b	16774 <ftello64@plt+0x5514>
   166b4:	andeq	r6, r1, r4, ror #16
   166b8:	andeq	r6, r1, r4, ror r7
   166bc:	andeq	r6, r1, r4, ror #16
   166c0:	andeq	r6, r1, r4, ror r7
   166c4:	andeq	r6, r1, r4, ror r7
   166c8:	andeq	r6, r1, r4, ror r7
   166cc:	andeq	r6, r1, r4, ror #16
   166d0:	andeq	r6, r1, r4, ror r7
   166d4:	andeq	r6, r1, r4, ror #16
   166d8:	andeq	r6, r1, r4, ror r7
   166dc:	andeq	r6, r1, r4, ror r7
   166e0:	andeq	r6, r1, r4, ror #16
   166e4:	andeq	r6, r1, r4, ror r7
   166e8:	andeq	r6, r1, r4, ror r7
   166ec:	andeq	r6, r1, r4, ror r7
   166f0:	andeq	r6, r1, r4, ror #16
   166f4:	andeq	r6, r1, r4, ror r7
   166f8:	andeq	r6, r1, r4, ror r7
   166fc:	andeq	r6, r1, r4, ror r7
   16700:	andeq	r6, r1, r4, ror r7
   16704:	andeq	r6, r1, r4, ror #16
   16708:	andeq	r6, r1, r4, ror #16
   1670c:	andeq	r6, r1, r4, ror r7
   16710:	andeq	r6, r1, r4, ror r7
   16714:	andeq	r6, r1, r4, ror r7
   16718:	andeq	r6, r1, r4, ror r7
   1671c:	andeq	r6, r1, r4, ror r7
   16720:	andeq	r6, r1, r4, ror r7
   16724:	andeq	r6, r1, r4, ror r7
   16728:	andeq	r6, r1, r4, ror r7
   1672c:	andeq	r6, r1, r4, ror r7
   16730:	andeq	r6, r1, r4, ror r7
   16734:	andeq	r6, r1, r4, ror r7
   16738:	andeq	r6, r1, r4, ror r7
   1673c:	andeq	r6, r1, r4, ror #16
   16740:	andeq	r6, r1, r4, ror r7
   16744:	andeq	r6, r1, r4, ror r7
   16748:	andeq	r6, r1, r4, ror r7
   1674c:	andeq	r6, r1, r4, ror #16
   16750:	andeq	r6, r1, r4, ror r7
   16754:	andeq	r6, r1, r4, ror #16
   16758:	andeq	r6, r1, r4, ror r7
   1675c:	andeq	r6, r1, r4, ror r7
   16760:	andeq	r6, r1, r4, ror r7
   16764:	andeq	r6, r1, r4, ror r7
   16768:	andeq	r6, r1, r4, ror r7
   1676c:	andeq	r6, r1, r4, ror r7
   16770:	andeq	r6, r1, r4, ror #16
   16774:	mov	r7, #1
   16778:	mov	sl, #1024	; 0x400
   1677c:	sub	r9, r9, #66	; 0x42
   16780:	cmp	r9, #53	; 0x35
   16784:	ldrls	pc, [pc, r9, lsl #2]
   16788:	b	16aa8 <ftello64@plt+0x5848>
   1678c:	strdeq	r6, [r1], -r4
   16790:	andeq	r6, r1, r8, lsr #21
   16794:	andeq	r6, r1, r8, lsr #21
   16798:	andeq	r6, r1, ip, asr #19
   1679c:	andeq	r6, r1, r8, lsr #21
   167a0:	andeq	r6, r1, r4, lsr #19
   167a4:	andeq	r6, r1, r8, lsr #21
   167a8:	andeq	r6, r1, r8, lsr #21
   167ac:	andeq	r6, r1, r8, lsr #21
   167b0:	andeq	r6, r1, r4, lsl #19
   167b4:	andeq	r6, r1, r8, lsr #21
   167b8:	andeq	r6, r1, r0, asr sl
   167bc:	andeq	r6, r1, r8, lsr #21
   167c0:	andeq	r6, r1, r8, lsr #21
   167c4:	andeq	r6, r1, r8, lsr #20
   167c8:	andeq	r6, r1, r8, lsr #21
   167cc:	andeq	r6, r1, r8, lsr #21
   167d0:	andeq	r6, r1, r8, lsr #21
   167d4:	andeq	r6, r1, r0, lsl #21
   167d8:	andeq	r6, r1, r8, lsr #21
   167dc:	andeq	r6, r1, r8, lsr #21
   167e0:	andeq	r6, r1, r8, lsr #21
   167e4:	andeq	r6, r1, r8, lsr #21
   167e8:	andeq	r6, r1, ip, asr r9
   167ec:	andeq	r6, r1, r8, lsr #18
   167f0:	andeq	r6, r1, r8, lsr #21
   167f4:	andeq	r6, r1, r8, lsr #21
   167f8:	andeq	r6, r1, r8, lsr #21
   167fc:	andeq	r6, r1, r8, lsr #21
   16800:	andeq	r6, r1, r8, lsr #21
   16804:	andeq	r6, r1, r8, lsr #21
   16808:	andeq	r6, r1, r8, lsr #21
   1680c:	strdeq	r6, [r1], -r4
   16810:	andeq	r6, r1, r4, ror #17
   16814:	andeq	r6, r1, r8, lsr #21
   16818:	andeq	r6, r1, r8, lsr #21
   1681c:	andeq	r6, r1, r8, lsr #21
   16820:	andeq	r6, r1, r4, lsr #19
   16824:	andeq	r6, r1, r8, lsr #21
   16828:	andeq	r6, r1, r8, lsr #21
   1682c:	andeq	r6, r1, r8, lsr #21
   16830:	andeq	r6, r1, r4, lsl #19
   16834:	andeq	r6, r1, r8, lsr #21
   16838:	andeq	r6, r1, r0, asr sl
   1683c:	andeq	r6, r1, r8, lsr #21
   16840:	andeq	r6, r1, r8, lsr #21
   16844:	andeq	r6, r1, r8, lsr #21
   16848:	andeq	r6, r1, r8, lsr #21
   1684c:	andeq	r6, r1, r8, lsr #21
   16850:	andeq	r6, r1, r8, lsr #21
   16854:	andeq	r6, r1, r0, lsl #21
   16858:	andeq	r6, r1, r8, lsr #21
   1685c:	andeq	r6, r1, r8, lsr #21
   16860:	andeq	r6, r1, r0, lsr #17
   16864:	mov	r1, #48	; 0x30
   16868:	ldr	r0, [sp, #56]	; 0x38
   1686c:	bl	11140 <strchr@plt>
   16870:	cmp	r0, #0
   16874:	beq	16774 <ftello64@plt+0x5514>
   16878:	ldrb	r3, [r8, #1]
   1687c:	cmp	r3, #68	; 0x44
   16880:	beq	16894 <ftello64@plt+0x5634>
   16884:	cmp	r3, #105	; 0x69
   16888:	beq	16ab8 <ftello64@plt+0x5858>
   1688c:	cmp	r3, #66	; 0x42
   16890:	bne	16774 <ftello64@plt+0x5514>
   16894:	mov	r7, #2
   16898:	mov	sl, #1000	; 0x3e8
   1689c:	b	1677c <ftello64@plt+0x551c>
   168a0:	ldrd	r2, [sp, #8]
   168a4:	cmp	r2, #0
   168a8:	sbcs	r1, r3, #0
   168ac:	blt	16ad0 <ftello64@plt+0x5870>
   168b0:	adds	r2, r2, r2
   168b4:	adc	r3, r3, r3
   168b8:	mov	r1, r3
   168bc:	mov	r9, #0
   168c0:	str	r2, [sp, #8]
   168c4:	str	r3, [sp, #12]
   168c8:	add	r3, r8, r7
   168cc:	str	r3, [r5]
   168d0:	ldrb	r3, [r8, r7]
   168d4:	orr	r4, r4, r9
   168d8:	cmp	r3, #0
   168dc:	orrne	r4, r4, #2
   168e0:	b	16634 <ftello64@plt+0x53d4>
   168e4:	ldr	r2, [sp, #8]
   168e8:	ldr	r1, [sp, #12]
   168ec:	mov	r9, #0
   168f0:	b	168c8 <ftello64@plt+0x5668>
   168f4:	ldrd	r2, [sp, #8]
   168f8:	ldr	r1, [pc, #512]	; 16b00 <ftello64@plt+0x58a0>
   168fc:	mvn	r0, #0
   16900:	cmp	r3, r1
   16904:	cmpeq	r2, r0
   16908:	bhi	16ad0 <ftello64@plt+0x5870>
   1690c:	lsl	r1, r3, #9
   16910:	orr	r1, r1, r2, lsr #23
   16914:	lsl	r2, r2, #9
   16918:	str	r1, [sp, #12]
   1691c:	str	r2, [sp, #8]
   16920:	mov	r9, #0
   16924:	b	168c8 <ftello64@plt+0x5668>
   16928:	mov	fp, #7
   1692c:	mov	r9, #0
   16930:	add	r8, sp, #8
   16934:	mov	r1, sl
   16938:	mov	r0, r8
   1693c:	bl	164d4 <ftello64@plt+0x5274>
   16940:	subs	fp, fp, #1
   16944:	orr	r9, r9, r0
   16948:	bne	16934 <ftello64@plt+0x56d4>
   1694c:	ldr	r8, [r5]
   16950:	ldr	r2, [sp, #8]
   16954:	ldr	r1, [sp, #12]
   16958:	b	168c8 <ftello64@plt+0x5668>
   1695c:	mov	fp, #8
   16960:	mov	r9, #0
   16964:	add	r8, sp, fp
   16968:	mov	r1, sl
   1696c:	mov	r0, r8
   16970:	bl	164d4 <ftello64@plt+0x5274>
   16974:	subs	fp, fp, #1
   16978:	orr	r9, r9, r0
   1697c:	bne	16968 <ftello64@plt+0x5708>
   16980:	b	1694c <ftello64@plt+0x56ec>
   16984:	mov	r1, sl
   16988:	add	r0, sp, #8
   1698c:	bl	164d4 <ftello64@plt+0x5274>
   16990:	ldr	r8, [r5]
   16994:	ldr	r2, [sp, #8]
   16998:	ldr	r1, [sp, #12]
   1699c:	mov	r9, r0
   169a0:	b	168c8 <ftello64@plt+0x5668>
   169a4:	mov	fp, #3
   169a8:	mov	r9, #0
   169ac:	add	r8, sp, #8
   169b0:	mov	r1, sl
   169b4:	mov	r0, r8
   169b8:	bl	164d4 <ftello64@plt+0x5274>
   169bc:	subs	fp, fp, #1
   169c0:	orr	r9, r9, r0
   169c4:	bne	169b0 <ftello64@plt+0x5750>
   169c8:	b	1694c <ftello64@plt+0x56ec>
   169cc:	mov	fp, #6
   169d0:	mov	r9, #0
   169d4:	add	r8, sp, #8
   169d8:	mov	r1, sl
   169dc:	mov	r0, r8
   169e0:	bl	164d4 <ftello64@plt+0x5274>
   169e4:	subs	fp, fp, #1
   169e8:	orr	r9, r9, r0
   169ec:	bne	169d8 <ftello64@plt+0x5778>
   169f0:	b	1694c <ftello64@plt+0x56ec>
   169f4:	ldrd	r0, [sp, #8]
   169f8:	ldr	r3, [pc, #260]	; 16b04 <ftello64@plt+0x58a4>
   169fc:	mvn	r2, #0
   16a00:	cmp	r1, r3
   16a04:	cmpeq	r0, r2
   16a08:	bhi	16ad0 <ftello64@plt+0x5870>
   16a0c:	lsl	r1, r1, #10
   16a10:	orr	r1, r1, r0, lsr #22
   16a14:	lsl	r2, r0, #10
   16a18:	str	r1, [sp, #12]
   16a1c:	str	r2, [sp, #8]
   16a20:	mov	r9, #0
   16a24:	b	168c8 <ftello64@plt+0x5668>
   16a28:	mov	fp, #5
   16a2c:	mov	r9, #0
   16a30:	add	r8, sp, #8
   16a34:	mov	r1, sl
   16a38:	mov	r0, r8
   16a3c:	bl	164d4 <ftello64@plt+0x5274>
   16a40:	subs	fp, fp, #1
   16a44:	orr	r9, r9, r0
   16a48:	bne	16a34 <ftello64@plt+0x57d4>
   16a4c:	b	1694c <ftello64@plt+0x56ec>
   16a50:	mov	r1, sl
   16a54:	add	r0, sp, #8
   16a58:	bl	164d4 <ftello64@plt+0x5274>
   16a5c:	mov	r1, sl
   16a60:	mov	r9, r0
   16a64:	add	r0, sp, #8
   16a68:	bl	164d4 <ftello64@plt+0x5274>
   16a6c:	ldr	r8, [r5]
   16a70:	ldr	r2, [sp, #8]
   16a74:	ldr	r1, [sp, #12]
   16a78:	orr	r9, r9, r0
   16a7c:	b	168c8 <ftello64@plt+0x5668>
   16a80:	mov	fp, #4
   16a84:	mov	r9, #0
   16a88:	add	r8, sp, #8
   16a8c:	mov	r1, sl
   16a90:	mov	r0, r8
   16a94:	bl	164d4 <ftello64@plt+0x5274>
   16a98:	subs	fp, fp, #1
   16a9c:	orr	r9, r9, r0
   16aa0:	bne	16a8c <ftello64@plt+0x582c>
   16aa4:	b	1694c <ftello64@plt+0x56ec>
   16aa8:	ldrd	r2, [sp, #8]
   16aac:	orr	r4, r4, #2
   16ab0:	strd	r2, [r6]
   16ab4:	b	165d8 <ftello64@plt+0x5378>
   16ab8:	ldrb	r7, [r8, #2]
   16abc:	mov	sl, #1024	; 0x400
   16ac0:	cmp	r7, #66	; 0x42
   16ac4:	movne	r7, #1
   16ac8:	moveq	r7, #3
   16acc:	b	1677c <ftello64@plt+0x551c>
   16ad0:	mvn	r1, #0
   16ad4:	mvn	r0, #0
   16ad8:	mvn	r2, #0
   16adc:	strd	r0, [sp, #8]
   16ae0:	mov	r9, #1
   16ae4:	mov	r1, r2
   16ae8:	b	168c8 <ftello64@plt+0x5668>
   16aec:	ldr	r3, [pc, #20]	; 16b08 <ftello64@plt+0x58a8>
   16af0:	mov	r2, #85	; 0x55
   16af4:	ldr	r1, [pc, #16]	; 16b0c <ftello64@plt+0x58ac>
   16af8:	ldr	r0, [pc, #16]	; 16b10 <ftello64@plt+0x58b0>
   16afc:	bl	11254 <__assert_fail@plt>
   16b00:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   16b04:	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
   16b08:	andeq	r9, r1, r8, ror #5
   16b0c:	strdeq	r9, [r1], -r4
   16b10:	andeq	r9, r1, r4, lsl #6
   16b14:	cmp	r1, #0
   16b18:	cmpne	r0, #0
   16b1c:	moveq	r1, #1
   16b20:	moveq	r0, r1
   16b24:	umull	r2, r3, r0, r1
   16b28:	adds	r3, r3, #0
   16b2c:	movne	r3, #1
   16b30:	cmp	r2, #0
   16b34:	blt	16b44 <ftello64@plt+0x58e4>
   16b38:	cmp	r3, #0
   16b3c:	bne	16b44 <ftello64@plt+0x58e4>
   16b40:	b	10f60 <calloc@plt>
   16b44:	push	{r4, lr}
   16b48:	bl	1114c <__errno_location@plt>
   16b4c:	mov	r3, #12
   16b50:	str	r3, [r0]
   16b54:	mov	r0, #0
   16b58:	pop	{r4, pc}
   16b5c:	cmp	r0, #0
   16b60:	moveq	r0, #1
   16b64:	cmp	r0, #0
   16b68:	blt	16b70 <ftello64@plt+0x5910>
   16b6c:	b	110d4 <malloc@plt>
   16b70:	push	{r4, lr}
   16b74:	bl	1114c <__errno_location@plt>
   16b78:	mov	r3, #12
   16b7c:	str	r3, [r0]
   16b80:	mov	r0, #0
   16b84:	pop	{r4, pc}
   16b88:	cmp	r0, #0
   16b8c:	beq	16bb0 <ftello64@plt+0x5950>
   16b90:	cmp	r1, #0
   16b94:	push	{lr}		; (str lr, [sp, #-4]!)
   16b98:	sub	sp, sp, #12
   16b9c:	beq	16bb8 <ftello64@plt+0x5958>
   16ba0:	blt	16bd0 <ftello64@plt+0x5970>
   16ba4:	add	sp, sp, #12
   16ba8:	pop	{lr}		; (ldr lr, [sp], #4)
   16bac:	b	11038 <realloc@plt>
   16bb0:	mov	r0, r1
   16bb4:	b	16b5c <ftello64@plt+0x58fc>
   16bb8:	str	r1, [sp, #4]
   16bbc:	bl	16cf8 <ftello64@plt+0x5a98>
   16bc0:	ldr	r3, [sp, #4]
   16bc4:	mov	r0, r3
   16bc8:	add	sp, sp, #12
   16bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   16bd0:	bl	1114c <__errno_location@plt>
   16bd4:	mov	r2, #12
   16bd8:	mov	r3, #0
   16bdc:	str	r2, [r0]
   16be0:	b	16bc4 <ftello64@plt+0x5964>
   16be4:	push	{r4, r5, r6, lr}
   16be8:	mov	r4, r0
   16bec:	bl	110a4 <__fpending@plt>
   16bf0:	ldr	r5, [r4]
   16bf4:	and	r5, r5, #32
   16bf8:	mov	r6, r0
   16bfc:	mov	r0, r4
   16c00:	bl	12528 <ftello64@plt+0x12c8>
   16c04:	cmp	r5, #0
   16c08:	mov	r4, r0
   16c0c:	bne	16c2c <ftello64@plt+0x59cc>
   16c10:	cmp	r0, #0
   16c14:	beq	16c24 <ftello64@plt+0x59c4>
   16c18:	cmp	r6, #0
   16c1c:	beq	16c48 <ftello64@plt+0x59e8>
   16c20:	mvn	r4, #0
   16c24:	mov	r0, r4
   16c28:	pop	{r4, r5, r6, pc}
   16c2c:	cmp	r0, #0
   16c30:	bne	16c20 <ftello64@plt+0x59c0>
   16c34:	bl	1114c <__errno_location@plt>
   16c38:	str	r4, [r0]
   16c3c:	mvn	r4, #0
   16c40:	mov	r0, r4
   16c44:	pop	{r4, r5, r6, pc}
   16c48:	bl	1114c <__errno_location@plt>
   16c4c:	ldr	r4, [r0]
   16c50:	subs	r4, r4, #9
   16c54:	mvnne	r4, #0
   16c58:	mov	r0, r4
   16c5c:	pop	{r4, r5, r6, pc}
   16c60:	push	{r4, r5, r6, lr}
   16c64:	mov	r5, r1
   16c68:	bl	11200 <fopen64@plt>
   16c6c:	subs	r4, r0, #0
   16c70:	beq	16c80 <ftello64@plt+0x5a20>
   16c74:	bl	11188 <fileno@plt>
   16c78:	cmp	r0, #2
   16c7c:	bls	16c88 <ftello64@plt+0x5a28>
   16c80:	mov	r0, r4
   16c84:	pop	{r4, r5, r6, pc}
   16c88:	bl	17ddc <ftello64@plt+0x6b7c>
   16c8c:	subs	r6, r0, #0
   16c90:	blt	16cd8 <ftello64@plt+0x5a78>
   16c94:	mov	r0, r4
   16c98:	bl	12528 <ftello64@plt+0x12c8>
   16c9c:	cmp	r0, #0
   16ca0:	bne	16cb8 <ftello64@plt+0x5a58>
   16ca4:	mov	r1, r5
   16ca8:	mov	r0, r6
   16cac:	bl	10f54 <fdopen@plt>
   16cb0:	subs	r4, r0, #0
   16cb4:	bne	16c80 <ftello64@plt+0x5a20>
   16cb8:	bl	1114c <__errno_location@plt>
   16cbc:	mov	r4, #0
   16cc0:	mov	r5, r0
   16cc4:	mov	r0, r6
   16cc8:	ldr	r6, [r5]
   16ccc:	bl	11248 <close@plt>
   16cd0:	str	r6, [r5]
   16cd4:	b	16c80 <ftello64@plt+0x5a20>
   16cd8:	bl	1114c <__errno_location@plt>
   16cdc:	mov	r5, r0
   16ce0:	mov	r0, r4
   16ce4:	ldr	r6, [r5]
   16ce8:	mov	r4, #0
   16cec:	bl	12528 <ftello64@plt+0x12c8>
   16cf0:	str	r6, [r5]
   16cf4:	b	16c80 <ftello64@plt+0x5a20>
   16cf8:	push	{r4, r5, lr}
   16cfc:	sub	sp, sp, #12
   16d00:	mov	r5, r0
   16d04:	bl	1114c <__errno_location@plt>
   16d08:	mov	r2, #0
   16d0c:	mov	r4, r0
   16d10:	ldr	r3, [r0]
   16d14:	str	r2, [r4]
   16d18:	mov	r0, r5
   16d1c:	str	r3, [sp]
   16d20:	str	r3, [sp, #4]
   16d24:	bl	10fa8 <free@plt>
   16d28:	ldr	r3, [r4]
   16d2c:	add	r2, sp, #8
   16d30:	cmp	r3, #0
   16d34:	moveq	r3, #4
   16d38:	movne	r3, #0
   16d3c:	add	r3, r2, r3
   16d40:	ldr	r3, [r3, #-8]
   16d44:	str	r3, [r4]
   16d48:	add	sp, sp, #12
   16d4c:	pop	{r4, r5, pc}
   16d50:	cmp	r0, #10
   16d54:	movcc	r0, #10
   16d58:	push	{r4, r5, r6, r7, r8, lr}
   16d5c:	orr	r7, r0, #1
   16d60:	cmn	r7, #1
   16d64:	ldrne	r8, [pc, #132]	; 16df0 <ftello64@plt+0x5b90>
   16d68:	beq	16de0 <ftello64@plt+0x5b80>
   16d6c:	cmp	r7, #9
   16d70:	bls	16de8 <ftello64@plt+0x5b88>
   16d74:	umull	r2, r3, r8, r7
   16d78:	lsr	r3, r3, #1
   16d7c:	add	r3, r3, r3, lsl #1
   16d80:	cmp	r7, r3
   16d84:	beq	16dd4 <ftello64@plt+0x5b74>
   16d88:	mov	r6, #16
   16d8c:	mov	r5, #9
   16d90:	mov	r4, #3
   16d94:	b	16da8 <ftello64@plt+0x5b48>
   16d98:	bl	1829c <ftello64@plt+0x703c>
   16d9c:	add	r6, r6, #8
   16da0:	cmp	r1, #0
   16da4:	beq	16dd4 <ftello64@plt+0x5b74>
   16da8:	add	r5, r5, r6
   16dac:	add	r4, r4, #2
   16db0:	cmp	r5, r7
   16db4:	mov	r0, r7
   16db8:	mov	r1, r4
   16dbc:	bcc	16d98 <ftello64@plt+0x5b38>
   16dc0:	mov	r1, r4
   16dc4:	mov	r0, r7
   16dc8:	bl	1829c <ftello64@plt+0x703c>
   16dcc:	cmp	r1, #0
   16dd0:	bne	16de0 <ftello64@plt+0x5b80>
   16dd4:	add	r7, r7, #2
   16dd8:	cmn	r7, #1
   16ddc:	bne	16d6c <ftello64@plt+0x5b0c>
   16de0:	mov	r0, r7
   16de4:	pop	{r4, r5, r6, r7, r8, pc}
   16de8:	mov	r4, #3
   16dec:	b	16dc0 <ftello64@plt+0x5b60>
   16df0:	bge	feac18a4 <optarg@@GLIBC_2.4+0xfea9771c>
   16df4:	push	{r4, lr}
   16df8:	ror	r0, r0, #3
   16dfc:	bl	1829c <ftello64@plt+0x703c>
   16e00:	mov	r0, r1
   16e04:	pop	{r4, pc}
   16e08:	sub	r0, r1, r0
   16e0c:	clz	r0, r0
   16e10:	lsr	r0, r0, #5
   16e14:	bx	lr
   16e18:	push	{r4, lr}
   16e1c:	mov	r4, r0
   16e20:	mov	r0, r1
   16e24:	ldr	r3, [r4, #24]
   16e28:	ldr	r1, [r4, #8]
   16e2c:	blx	r3
   16e30:	ldr	r3, [r4, #8]
   16e34:	cmp	r0, r3
   16e38:	bcs	16e48 <ftello64@plt+0x5be8>
   16e3c:	ldr	r3, [r4]
   16e40:	add	r0, r3, r0, lsl #3
   16e44:	pop	{r4, pc}
   16e48:	bl	1123c <abort@plt>
   16e4c:	push	{r4, r5, r6, r7, r8, lr}
   16e50:	mov	r7, r2
   16e54:	mov	r8, r3
   16e58:	mov	r6, r0
   16e5c:	mov	r5, r1
   16e60:	bl	16e18 <ftello64@plt+0x5bb8>
   16e64:	str	r0, [r7]
   16e68:	ldr	r3, [r0]
   16e6c:	cmp	r3, #0
   16e70:	beq	16f08 <ftello64@plt+0x5ca8>
   16e74:	cmp	r5, r3
   16e78:	mov	r4, r0
   16e7c:	beq	16e9c <ftello64@plt+0x5c3c>
   16e80:	mov	r1, r3
   16e84:	mov	r0, r5
   16e88:	ldr	r3, [r6, #28]
   16e8c:	blx	r3
   16e90:	cmp	r0, #0
   16e94:	beq	16efc <ftello64@plt+0x5c9c>
   16e98:	ldr	r3, [r4]
   16e9c:	cmp	r8, #0
   16ea0:	beq	16ecc <ftello64@plt+0x5c6c>
   16ea4:	ldr	r2, [r4, #4]
   16ea8:	cmp	r2, #0
   16eac:	movne	ip, #0
   16eb0:	ldmne	r2, {r0, r1}
   16eb4:	streq	r2, [r4]
   16eb8:	stmne	r4, {r0, r1}
   16ebc:	strne	ip, [r2]
   16ec0:	ldrne	r1, [r6, #36]	; 0x24
   16ec4:	strne	r1, [r2, #4]
   16ec8:	strne	r2, [r6, #36]	; 0x24
   16ecc:	mov	r0, r3
   16ed0:	pop	{r4, r5, r6, r7, r8, pc}
   16ed4:	ldr	r3, [r2]
   16ed8:	cmp	r5, r3
   16edc:	beq	16f1c <ftello64@plt+0x5cbc>
   16ee0:	mov	r1, r3
   16ee4:	mov	r0, r5
   16ee8:	ldr	r3, [r6, #28]
   16eec:	blx	r3
   16ef0:	cmp	r0, #0
   16ef4:	bne	16f14 <ftello64@plt+0x5cb4>
   16ef8:	ldr	r4, [r4, #4]
   16efc:	ldr	r2, [r4, #4]
   16f00:	cmp	r2, #0
   16f04:	bne	16ed4 <ftello64@plt+0x5c74>
   16f08:	mov	r3, #0
   16f0c:	mov	r0, r3
   16f10:	pop	{r4, r5, r6, r7, r8, pc}
   16f14:	ldr	r2, [r4, #4]
   16f18:	ldr	r3, [r2]
   16f1c:	cmp	r8, #0
   16f20:	beq	16ecc <ftello64@plt+0x5c6c>
   16f24:	ldr	r0, [r2, #4]
   16f28:	mov	r1, #0
   16f2c:	str	r0, [r4, #4]
   16f30:	str	r1, [r2]
   16f34:	ldr	r1, [r6, #36]	; 0x24
   16f38:	mov	r0, r3
   16f3c:	str	r1, [r2, #4]
   16f40:	str	r2, [r6, #36]	; 0x24
   16f44:	pop	{r4, r5, r6, r7, r8, pc}
   16f48:	ldr	r2, [pc, #164]	; 16ff4 <ftello64@plt+0x5d94>
   16f4c:	ldr	r3, [r0]
   16f50:	cmp	r3, r2
   16f54:	beq	16fdc <ftello64@plt+0x5d7c>
   16f58:	vldr	s15, [r3, #8]
   16f5c:	vldr	s14, [pc, #128]	; 16fe4 <ftello64@plt+0x5d84>
   16f60:	vcmpe.f32	s15, s14
   16f64:	vmrs	APSR_nzcv, fpscr
   16f68:	ble	16fd0 <ftello64@plt+0x5d70>
   16f6c:	vldr	s13, [pc, #116]	; 16fe8 <ftello64@plt+0x5d88>
   16f70:	vcmpe.f32	s15, s13
   16f74:	vmrs	APSR_nzcv, fpscr
   16f78:	bpl	16fd0 <ftello64@plt+0x5d70>
   16f7c:	vldr	s13, [pc, #104]	; 16fec <ftello64@plt+0x5d8c>
   16f80:	vldr	s12, [r3, #12]
   16f84:	vcmpe.f32	s12, s13
   16f88:	vmrs	APSR_nzcv, fpscr
   16f8c:	ble	16fd0 <ftello64@plt+0x5d70>
   16f90:	vldr	s13, [r3]
   16f94:	vcmpe.f32	s13, #0.0
   16f98:	vmrs	APSR_nzcv, fpscr
   16f9c:	blt	16fd0 <ftello64@plt+0x5d70>
   16fa0:	vadd.f32	s14, s13, s14
   16fa4:	vldr	s13, [r3, #4]
   16fa8:	vcmpe.f32	s14, s13
   16fac:	vmrs	APSR_nzcv, fpscr
   16fb0:	bpl	16fd0 <ftello64@plt+0x5d70>
   16fb4:	vldr	s12, [pc, #52]	; 16ff0 <ftello64@plt+0x5d90>
   16fb8:	vcmpe.f32	s13, s12
   16fbc:	vmrs	APSR_nzcv, fpscr
   16fc0:	bhi	16fd0 <ftello64@plt+0x5d70>
   16fc4:	vcmpe.f32	s15, s14
   16fc8:	vmrs	APSR_nzcv, fpscr
   16fcc:	bgt	16fdc <ftello64@plt+0x5d7c>
   16fd0:	str	r2, [r0]
   16fd4:	mov	r0, #0
   16fd8:	bx	lr
   16fdc:	mov	r0, #1
   16fe0:	bx	lr
   16fe4:	stclcc	12, cr12, [ip, #820]	; 0x334
   16fe8:	svccc	0x00666666
   16fec:	svccc	0x008ccccd
   16ff0:	svccc	0x00800000
   16ff4:	andeq	r9, r1, ip, lsr #6
   16ff8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ffc:	ldm	r1, {r6, ip}
   17000:	cmp	r6, ip
   17004:	bcs	170c0 <ftello64@plt+0x5e60>
   17008:	mov	sl, r2
   1700c:	mov	r5, r0
   17010:	mov	r8, r1
   17014:	add	r6, r6, #8
   17018:	mov	r9, #0
   1701c:	ldr	fp, [r6, #-8]
   17020:	mov	r7, r6
   17024:	cmp	fp, #0
   17028:	beq	170b4 <ftello64@plt+0x5e54>
   1702c:	ldr	r4, [r6, #-4]
   17030:	cmp	r4, #0
   17034:	bne	17054 <ftello64@plt+0x5df4>
   17038:	b	170a4 <ftello64@plt+0x5e44>
   1703c:	ldr	r3, [r0, #4]
   17040:	cmp	r2, #0
   17044:	str	r3, [r4, #4]
   17048:	str	r4, [r0, #4]
   1704c:	mov	r4, r2
   17050:	beq	170a0 <ftello64@plt+0x5e40>
   17054:	ldr	fp, [r4]
   17058:	mov	r0, r5
   1705c:	mov	r1, fp
   17060:	bl	16e18 <ftello64@plt+0x5bb8>
   17064:	ldr	r2, [r4, #4]
   17068:	ldr	r1, [r0]
   1706c:	cmp	r1, #0
   17070:	bne	1703c <ftello64@plt+0x5ddc>
   17074:	ldr	ip, [r5, #12]
   17078:	str	fp, [r0]
   1707c:	add	r3, ip, #1
   17080:	str	r3, [r5, #12]
   17084:	str	r1, [r4]
   17088:	ldr	r3, [r5, #36]	; 0x24
   1708c:	cmp	r2, #0
   17090:	str	r3, [r4, #4]
   17094:	str	r4, [r5, #36]	; 0x24
   17098:	mov	r4, r2
   1709c:	bne	17054 <ftello64@plt+0x5df4>
   170a0:	ldr	fp, [r6, #-8]
   170a4:	cmp	sl, #0
   170a8:	str	r9, [r6, #-4]
   170ac:	beq	170c8 <ftello64@plt+0x5e68>
   170b0:	ldr	ip, [r8, #4]
   170b4:	cmp	ip, r7
   170b8:	add	r6, r6, #8
   170bc:	bhi	1701c <ftello64@plt+0x5dbc>
   170c0:	mov	r0, #1
   170c4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170c8:	mov	r1, fp
   170cc:	mov	r0, r5
   170d0:	bl	16e18 <ftello64@plt+0x5bb8>
   170d4:	ldr	r2, [r0]
   170d8:	mov	r4, r0
   170dc:	cmp	r2, #0
   170e0:	beq	1712c <ftello64@plt+0x5ecc>
   170e4:	ldr	r0, [r5, #36]	; 0x24
   170e8:	cmp	r0, #0
   170ec:	beq	17140 <ftello64@plt+0x5ee0>
   170f0:	ldr	r2, [r0, #4]
   170f4:	str	r2, [r5, #36]	; 0x24
   170f8:	ldr	r2, [r4, #4]
   170fc:	str	fp, [r0]
   17100:	str	r2, [r0, #4]
   17104:	str	r0, [r4, #4]
   17108:	str	r9, [r6, #-8]
   1710c:	ldr	r3, [r8, #12]
   17110:	ldr	ip, [r8, #4]
   17114:	sub	r3, r3, #1
   17118:	cmp	ip, r7
   1711c:	str	r3, [r8, #12]
   17120:	add	r6, r6, #8
   17124:	bhi	1701c <ftello64@plt+0x5dbc>
   17128:	b	170c0 <ftello64@plt+0x5e60>
   1712c:	ldr	r2, [r5, #12]
   17130:	str	fp, [r0]
   17134:	add	r3, r2, #1
   17138:	str	r3, [r5, #12]
   1713c:	b	17108 <ftello64@plt+0x5ea8>
   17140:	mov	r0, #8
   17144:	bl	16b5c <ftello64@plt+0x58fc>
   17148:	cmp	r0, #0
   1714c:	bne	170f8 <ftello64@plt+0x5e98>
   17150:	mov	r0, sl
   17154:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17158:	ldr	r0, [r0, #8]
   1715c:	bx	lr
   17160:	ldr	r0, [r0, #12]
   17164:	bx	lr
   17168:	ldr	r0, [r0, #16]
   1716c:	bx	lr
   17170:	ldm	r0, {r1, ip}
   17174:	mov	r0, #0
   17178:	cmp	r1, ip
   1717c:	bcs	171c4 <ftello64@plt+0x5f64>
   17180:	ldr	r3, [r1]
   17184:	cmp	r3, #0
   17188:	beq	171b4 <ftello64@plt+0x5f54>
   1718c:	ldr	r3, [r1, #4]
   17190:	mov	r2, #1
   17194:	cmp	r3, #0
   17198:	beq	171ac <ftello64@plt+0x5f4c>
   1719c:	ldr	r3, [r3, #4]
   171a0:	add	r2, r2, #1
   171a4:	cmp	r3, #0
   171a8:	bne	1719c <ftello64@plt+0x5f3c>
   171ac:	cmp	r0, r2
   171b0:	movcc	r0, r2
   171b4:	add	r1, r1, #8
   171b8:	cmp	r1, ip
   171bc:	bcc	17180 <ftello64@plt+0x5f20>
   171c0:	bx	lr
   171c4:	bx	lr
   171c8:	push	{lr}		; (str lr, [sp, #-4]!)
   171cc:	mov	r2, #0
   171d0:	ldm	r0, {r1, lr}
   171d4:	mov	ip, r2
   171d8:	cmp	r1, lr
   171dc:	bcs	1721c <ftello64@plt+0x5fbc>
   171e0:	ldr	r3, [r1]
   171e4:	cmp	r3, #0
   171e8:	beq	17210 <ftello64@plt+0x5fb0>
   171ec:	ldr	r3, [r1, #4]
   171f0:	add	ip, ip, #1
   171f4:	cmp	r3, #0
   171f8:	add	r2, r2, #1
   171fc:	beq	17210 <ftello64@plt+0x5fb0>
   17200:	ldr	r3, [r3, #4]
   17204:	add	r2, r2, #1
   17208:	cmp	r3, #0
   1720c:	bne	17200 <ftello64@plt+0x5fa0>
   17210:	add	r1, r1, #8
   17214:	cmp	r1, lr
   17218:	bcc	171e0 <ftello64@plt+0x5f80>
   1721c:	ldr	r3, [r0, #12]
   17220:	cmp	r3, ip
   17224:	ldreq	r0, [r0, #16]
   17228:	subeq	r0, r0, r2
   1722c:	clzeq	r0, r0
   17230:	lsreq	r0, r0, #5
   17234:	movne	r0, #0
   17238:	pop	{pc}		; (ldr pc, [sp], #4)
   1723c:	push	{r4, r5, r6, r7, lr}
   17240:	mov	r5, r1
   17244:	ldm	r0, {ip, lr}
   17248:	sub	sp, sp, #12
   1724c:	ldr	r3, [r0, #16]
   17250:	cmp	ip, lr
   17254:	mov	r4, #0
   17258:	ldr	r6, [r0, #8]
   1725c:	ldr	r7, [r0, #12]
   17260:	bcs	172a4 <ftello64@plt+0x6044>
   17264:	ldr	r2, [ip]
   17268:	cmp	r2, #0
   1726c:	beq	17298 <ftello64@plt+0x6038>
   17270:	ldr	r2, [ip, #4]
   17274:	mov	r1, #1
   17278:	cmp	r2, #0
   1727c:	beq	17290 <ftello64@plt+0x6030>
   17280:	ldr	r2, [r2, #4]
   17284:	add	r1, r1, #1
   17288:	cmp	r2, #0
   1728c:	bne	17280 <ftello64@plt+0x6020>
   17290:	cmp	r4, r1
   17294:	movcc	r4, r1
   17298:	add	ip, ip, #8
   1729c:	cmp	ip, lr
   172a0:	bcc	17264 <ftello64@plt+0x6004>
   172a4:	ldr	r2, [pc, #116]	; 17320 <ftello64@plt+0x60c0>
   172a8:	mov	r1, #1
   172ac:	mov	r0, r5
   172b0:	bl	11194 <__fprintf_chk@plt>
   172b4:	mov	r3, r6
   172b8:	ldr	r2, [pc, #100]	; 17324 <ftello64@plt+0x60c4>
   172bc:	mov	r1, #1
   172c0:	mov	r0, r5
   172c4:	bl	11194 <__fprintf_chk@plt>
   172c8:	vmov	s15, r7
   172cc:	vldr	d5, [pc, #68]	; 17318 <ftello64@plt+0x60b8>
   172d0:	mov	r3, r7
   172d4:	ldr	r2, [pc, #76]	; 17328 <ftello64@plt+0x60c8>
   172d8:	vcvt.f64.u32	d6, s15
   172dc:	vmov	s15, r6
   172e0:	mov	r1, #1
   172e4:	mov	r0, r5
   172e8:	vcvt.f64.u32	d7, s15
   172ec:	vmul.f64	d6, d6, d5
   172f0:	vdiv.f64	d5, d6, d7
   172f4:	vstr	d5, [sp]
   172f8:	bl	11194 <__fprintf_chk@plt>
   172fc:	mov	r3, r4
   17300:	mov	r0, r5
   17304:	ldr	r2, [pc, #32]	; 1732c <ftello64@plt+0x60cc>
   17308:	mov	r1, #1
   1730c:	add	sp, sp, #12
   17310:	pop	{r4, r5, r6, r7, lr}
   17314:	b	11194 <__fprintf_chk@plt>
   17318:	andeq	r0, r0, r0
   1731c:	subsmi	r0, r9, r0
   17320:	andeq	r9, r1, r0, asr #6
   17324:	andeq	r9, r1, r8, asr r3
   17328:	andeq	r9, r1, r0, ror r3
   1732c:	muleq	r1, r4, r3
   17330:	push	{r4, r5, r6, lr}
   17334:	mov	r6, r0
   17338:	mov	r5, r1
   1733c:	bl	16e18 <ftello64@plt+0x5bb8>
   17340:	ldr	r3, [r0]
   17344:	cmp	r3, #0
   17348:	movne	r4, r0
   1734c:	bne	17358 <ftello64@plt+0x60f8>
   17350:	b	17384 <ftello64@plt+0x6124>
   17354:	ldr	r3, [r4]
   17358:	cmp	r5, r3
   1735c:	mov	r1, r3
   17360:	mov	r0, r5
   17364:	beq	1738c <ftello64@plt+0x612c>
   17368:	ldr	r3, [r6, #28]
   1736c:	blx	r3
   17370:	cmp	r0, #0
   17374:	bne	17394 <ftello64@plt+0x6134>
   17378:	ldr	r4, [r4, #4]
   1737c:	cmp	r4, #0
   17380:	bne	17354 <ftello64@plt+0x60f4>
   17384:	mov	r0, #0
   17388:	pop	{r4, r5, r6, pc}
   1738c:	mov	r0, r5
   17390:	pop	{r4, r5, r6, pc}
   17394:	ldr	r0, [r4]
   17398:	pop	{r4, r5, r6, pc}
   1739c:	ldr	r3, [r0, #16]
   173a0:	cmp	r3, #0
   173a4:	beq	173d8 <ftello64@plt+0x6178>
   173a8:	ldr	r3, [r0]
   173ac:	ldr	r2, [r0, #4]
   173b0:	cmp	r3, r2
   173b4:	bcc	173c8 <ftello64@plt+0x6168>
   173b8:	b	173e0 <ftello64@plt+0x6180>
   173bc:	add	r3, r3, #8
   173c0:	cmp	r3, r2
   173c4:	bcs	173e0 <ftello64@plt+0x6180>
   173c8:	ldr	r0, [r3]
   173cc:	cmp	r0, #0
   173d0:	beq	173bc <ftello64@plt+0x615c>
   173d4:	bx	lr
   173d8:	mov	r0, r3
   173dc:	bx	lr
   173e0:	push	{r4, lr}
   173e4:	bl	1123c <abort@plt>
   173e8:	push	{r4, r5, r6, lr}
   173ec:	mov	r5, r0
   173f0:	mov	r4, r1
   173f4:	bl	16e18 <ftello64@plt+0x5bb8>
   173f8:	mov	r2, r0
   173fc:	mov	r3, r0
   17400:	b	1740c <ftello64@plt+0x61ac>
   17404:	cmp	r3, #0
   17408:	beq	17420 <ftello64@plt+0x61c0>
   1740c:	ldm	r3, {r1, r3}
   17410:	cmp	r4, r1
   17414:	bne	17404 <ftello64@plt+0x61a4>
   17418:	cmp	r3, #0
   1741c:	bne	17448 <ftello64@plt+0x61e8>
   17420:	ldr	r3, [r5, #4]
   17424:	b	17434 <ftello64@plt+0x61d4>
   17428:	ldr	r0, [r2]
   1742c:	cmp	r0, #0
   17430:	popne	{r4, r5, r6, pc}
   17434:	add	r2, r2, #8
   17438:	cmp	r2, r3
   1743c:	bcc	17428 <ftello64@plt+0x61c8>
   17440:	mov	r0, #0
   17444:	pop	{r4, r5, r6, pc}
   17448:	ldr	r0, [r3]
   1744c:	pop	{r4, r5, r6, pc}
   17450:	push	{r4, r5, r6, lr}
   17454:	ldm	r0, {r5, lr}
   17458:	cmp	r5, lr
   1745c:	bcs	174e0 <ftello64@plt+0x6280>
   17460:	add	r5, r5, #8
   17464:	mov	ip, #0
   17468:	ldr	r3, [r5, #-8]
   1746c:	mov	r6, r5
   17470:	cmp	r3, #0
   17474:	beq	174c0 <ftello64@plt+0x6260>
   17478:	cmp	r2, ip
   1747c:	bls	174cc <ftello64@plt+0x626c>
   17480:	str	r3, [r1, ip, lsl #2]
   17484:	ldr	r3, [r5, #-4]
   17488:	add	r4, ip, #1
   1748c:	cmp	r3, #0
   17490:	add	lr, r1, ip, lsl #2
   17494:	beq	174d4 <ftello64@plt+0x6274>
   17498:	mov	ip, r4
   1749c:	cmp	r2, ip
   174a0:	beq	174cc <ftello64@plt+0x626c>
   174a4:	ldr	r4, [r3]
   174a8:	add	ip, ip, #1
   174ac:	str	r4, [lr, #4]!
   174b0:	ldr	r3, [r3, #4]
   174b4:	cmp	r3, #0
   174b8:	bne	1749c <ftello64@plt+0x623c>
   174bc:	ldr	lr, [r0, #4]
   174c0:	cmp	lr, r6
   174c4:	add	r5, r5, #8
   174c8:	bhi	17468 <ftello64@plt+0x6208>
   174cc:	mov	r0, ip
   174d0:	pop	{r4, r5, r6, pc}
   174d4:	ldr	lr, [r0, #4]
   174d8:	mov	ip, r4
   174dc:	b	174c0 <ftello64@plt+0x6260>
   174e0:	mov	ip, #0
   174e4:	b	174cc <ftello64@plt+0x626c>
   174e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   174ec:	ldr	r3, [r0, #4]
   174f0:	ldr	r8, [r0]
   174f4:	cmp	r8, r3
   174f8:	bcs	1755c <ftello64@plt+0x62fc>
   174fc:	mov	r7, r2
   17500:	mov	r6, r1
   17504:	mov	r9, r0
   17508:	mov	r5, #0
   1750c:	ldr	r0, [r8]
   17510:	cmp	r0, #0
   17514:	beq	17548 <ftello64@plt+0x62e8>
   17518:	mov	r4, r8
   1751c:	b	17524 <ftello64@plt+0x62c4>
   17520:	ldr	r0, [r4]
   17524:	mov	r1, r7
   17528:	blx	r6
   1752c:	cmp	r0, #0
   17530:	beq	17554 <ftello64@plt+0x62f4>
   17534:	ldr	r4, [r4, #4]
   17538:	add	r5, r5, #1
   1753c:	cmp	r4, #0
   17540:	bne	17520 <ftello64@plt+0x62c0>
   17544:	ldr	r3, [r9, #4]
   17548:	add	r8, r8, #8
   1754c:	cmp	r3, r8
   17550:	bhi	1750c <ftello64@plt+0x62ac>
   17554:	mov	r0, r5
   17558:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1755c:	mov	r5, #0
   17560:	b	17554 <ftello64@plt+0x62f4>
   17564:	push	{r4, r5, r6, lr}
   17568:	mov	r4, r0
   1756c:	ldrb	r0, [r0]
   17570:	cmp	r0, #0
   17574:	beq	175a4 <ftello64@plt+0x6344>
   17578:	mov	r5, r1
   1757c:	mov	r1, #0
   17580:	rsb	r1, r1, r1, lsl #5
   17584:	add	r0, r1, r0
   17588:	mov	r1, r5
   1758c:	bl	1829c <ftello64@plt+0x703c>
   17590:	ldrb	r0, [r4, #1]!
   17594:	cmp	r0, #0
   17598:	bne	17580 <ftello64@plt+0x6320>
   1759c:	mov	r0, r1
   175a0:	pop	{r4, r5, r6, pc}
   175a4:	mov	r1, r0
   175a8:	b	1759c <ftello64@plt+0x633c>
   175ac:	push	{lr}		; (str lr, [sp, #-4]!)
   175b0:	mov	ip, r0
   175b4:	ldr	lr, [pc, #16]	; 175cc <ftello64@plt+0x636c>
   175b8:	ldm	lr!, {r0, r1, r2, r3}
   175bc:	ldr	lr, [lr]
   175c0:	stmia	ip!, {r0, r1, r2, r3}
   175c4:	str	lr, [ip]
   175c8:	pop	{pc}		; (ldr pc, [sp], #4)
   175cc:	andeq	r9, r1, ip, lsr #6
   175d0:	push	{r4, r5, r6, r7, lr}
   175d4:	sub	sp, sp, #12
   175d8:	cmp	r2, #0
   175dc:	str	r0, [sp, #4]
   175e0:	ldr	r6, [pc, #304]	; 17718 <ftello64@plt+0x64b8>
   175e4:	mov	r0, #40	; 0x28
   175e8:	movne	r6, r2
   175ec:	cmp	r3, #0
   175f0:	ldr	r7, [pc, #292]	; 1771c <ftello64@plt+0x64bc>
   175f4:	mov	r5, r1
   175f8:	movne	r7, r3
   175fc:	bl	16b5c <ftello64@plt+0x58fc>
   17600:	subs	r4, r0, #0
   17604:	beq	1769c <ftello64@plt+0x643c>
   17608:	cmp	r5, #0
   1760c:	beq	176f0 <ftello64@plt+0x6490>
   17610:	mov	r0, r4
   17614:	str	r5, [r0, #20]!
   17618:	bl	16f48 <ftello64@plt+0x5ce8>
   1761c:	cmp	r0, #0
   17620:	beq	176d8 <ftello64@plt+0x6478>
   17624:	ldrb	r3, [r5, #16]
   17628:	cmp	r3, #0
   1762c:	beq	176a8 <ftello64@plt+0x6448>
   17630:	ldr	r0, [sp, #4]
   17634:	bl	16d50 <ftello64@plt+0x5af0>
   17638:	lsrs	r2, r0, #30
   1763c:	movne	r5, #1
   17640:	moveq	r5, #0
   17644:	tst	r0, #536870912	; 0x20000000
   17648:	bne	176d0 <ftello64@plt+0x6470>
   1764c:	cmp	r5, #0
   17650:	bne	176d0 <ftello64@plt+0x6470>
   17654:	cmp	r0, #0
   17658:	str	r0, [r4, #8]
   1765c:	beq	176d8 <ftello64@plt+0x6478>
   17660:	mov	r1, #8
   17664:	bl	16b14 <ftello64@plt+0x58b4>
   17668:	cmp	r0, #0
   1766c:	str	r0, [r4]
   17670:	beq	176d8 <ftello64@plt+0x6478>
   17674:	ldr	r3, [r4, #8]
   17678:	str	r5, [r4, #12]
   1767c:	str	r5, [r4, #16]
   17680:	add	r0, r0, r3, lsl #3
   17684:	ldr	r3, [sp, #32]
   17688:	str	r6, [r4, #24]
   1768c:	str	r7, [r4, #28]
   17690:	str	r3, [r4, #32]
   17694:	str	r5, [r4, #36]	; 0x24
   17698:	str	r0, [r4, #4]
   1769c:	mov	r0, r4
   176a0:	add	sp, sp, #12
   176a4:	pop	{r4, r5, r6, r7, pc}
   176a8:	vldr	s12, [r5, #8]
   176ac:	vldr	s15, [sp, #4]
   176b0:	vldr	s14, [pc, #88]	; 17710 <ftello64@plt+0x64b0>
   176b4:	vcvt.f32.u32	s13, s15
   176b8:	vdiv.f32	s15, s13, s12
   176bc:	vcmpe.f32	s15, s14
   176c0:	vmrs	APSR_nzcv, fpscr
   176c4:	vcvtlt.u32.f32	s15, s15
   176c8:	vstrlt	s15, [sp, #4]
   176cc:	blt	17630 <ftello64@plt+0x63d0>
   176d0:	mov	r3, #0
   176d4:	str	r3, [r4, #8]
   176d8:	mov	r0, r4
   176dc:	bl	16cf8 <ftello64@plt+0x5a98>
   176e0:	mov	r4, #0
   176e4:	mov	r0, r4
   176e8:	add	sp, sp, #12
   176ec:	pop	{r4, r5, r6, r7, pc}
   176f0:	ldr	r3, [pc, #40]	; 17720 <ftello64@plt+0x64c0>
   176f4:	mov	r0, r4
   176f8:	str	r3, [r0, #20]!
   176fc:	bl	16f48 <ftello64@plt+0x5ce8>
   17700:	cmp	r0, #0
   17704:	vldrne	s12, [pc, #8]	; 17714 <ftello64@plt+0x64b4>
   17708:	bne	176ac <ftello64@plt+0x644c>
   1770c:	b	176d8 <ftello64@plt+0x6478>
   17710:	svcmi	0x00800000
   17714:	svccc	0x004ccccd
   17718:	strdeq	r6, [r1], -r4
   1771c:	andeq	r6, r1, r8, lsl #28
   17720:	andeq	r9, r1, ip, lsr #6
   17724:	push	{r4, r5, r6, r7, r8, lr}
   17728:	mov	r5, r0
   1772c:	ldr	r7, [r0]
   17730:	ldr	r3, [r0, #4]
   17734:	cmp	r7, r3
   17738:	addcc	r7, r7, #8
   1773c:	movcc	r6, #0
   17740:	bcs	177bc <ftello64@plt+0x655c>
   17744:	ldr	r2, [r7, #-8]
   17748:	mov	r8, r7
   1774c:	cmp	r2, #0
   17750:	beq	177b0 <ftello64@plt+0x6550>
   17754:	ldr	r4, [r7, #-4]
   17758:	ldr	r2, [r5, #32]
   1775c:	cmp	r4, #0
   17760:	beq	17794 <ftello64@plt+0x6534>
   17764:	cmp	r2, #0
   17768:	beq	17778 <ftello64@plt+0x6518>
   1776c:	ldr	r0, [r4]
   17770:	blx	r2
   17774:	ldr	r2, [r5, #32]
   17778:	ldr	r3, [r4, #4]
   1777c:	ldr	r1, [r5, #36]	; 0x24
   17780:	str	r6, [r4]
   17784:	str	r1, [r4, #4]
   17788:	str	r4, [r5, #36]	; 0x24
   1778c:	subs	r4, r3, #0
   17790:	bne	17764 <ftello64@plt+0x6504>
   17794:	cmp	r2, #0
   17798:	beq	177a4 <ftello64@plt+0x6544>
   1779c:	ldr	r0, [r7, #-8]
   177a0:	blx	r2
   177a4:	str	r6, [r7, #-8]
   177a8:	str	r6, [r7, #-4]
   177ac:	ldr	r3, [r5, #4]
   177b0:	cmp	r3, r8
   177b4:	add	r7, r7, #8
   177b8:	bhi	17744 <ftello64@plt+0x64e4>
   177bc:	mov	r3, #0
   177c0:	str	r3, [r5, #12]
   177c4:	str	r3, [r5, #16]
   177c8:	pop	{r4, r5, r6, r7, r8, pc}
   177cc:	ldr	r3, [r0, #32]
   177d0:	push	{r4, r5, r6, lr}
   177d4:	cmp	r3, #0
   177d8:	mov	r5, r0
   177dc:	beq	1783c <ftello64@plt+0x65dc>
   177e0:	ldr	r3, [r0, #16]
   177e4:	cmp	r3, #0
   177e8:	beq	1783c <ftello64@plt+0x65dc>
   177ec:	ldr	r6, [r0]
   177f0:	ldr	r3, [r0, #4]
   177f4:	cmp	r6, r3
   177f8:	bcs	17878 <ftello64@plt+0x6618>
   177fc:	ldr	r0, [r6]
   17800:	cmp	r0, #0
   17804:	movne	r4, r6
   17808:	bne	17814 <ftello64@plt+0x65b4>
   1780c:	b	1782c <ftello64@plt+0x65cc>
   17810:	ldr	r0, [r4]
   17814:	ldr	r3, [r5, #32]
   17818:	blx	r3
   1781c:	ldr	r4, [r4, #4]
   17820:	cmp	r4, #0
   17824:	bne	17810 <ftello64@plt+0x65b0>
   17828:	ldr	r3, [r5, #4]
   1782c:	add	r6, r6, #8
   17830:	cmp	r3, r6
   17834:	bhi	177fc <ftello64@plt+0x659c>
   17838:	b	17840 <ftello64@plt+0x65e0>
   1783c:	ldr	r3, [r5, #4]
   17840:	ldr	r6, [r5]
   17844:	cmp	r3, r6
   17848:	bls	17878 <ftello64@plt+0x6618>
   1784c:	ldr	r0, [r6, #4]
   17850:	cmp	r0, #0
   17854:	beq	1786c <ftello64@plt+0x660c>
   17858:	ldr	r4, [r0, #4]
   1785c:	bl	16cf8 <ftello64@plt+0x5a98>
   17860:	subs	r0, r4, #0
   17864:	bne	17858 <ftello64@plt+0x65f8>
   17868:	ldr	r3, [r5, #4]
   1786c:	add	r6, r6, #8
   17870:	cmp	r3, r6
   17874:	bhi	1784c <ftello64@plt+0x65ec>
   17878:	ldr	r0, [r5, #36]	; 0x24
   1787c:	cmp	r0, #0
   17880:	beq	17894 <ftello64@plt+0x6634>
   17884:	ldr	r4, [r0, #4]
   17888:	bl	16cf8 <ftello64@plt+0x5a98>
   1788c:	subs	r0, r4, #0
   17890:	bne	17884 <ftello64@plt+0x6624>
   17894:	ldr	r0, [r5]
   17898:	bl	16cf8 <ftello64@plt+0x5a98>
   1789c:	mov	r0, r5
   178a0:	pop	{r4, r5, r6, lr}
   178a4:	b	16cf8 <ftello64@plt+0x5a98>
   178a8:	ldr	r3, [r0, #20]
   178ac:	push	{r4, r5, r6, r7, lr}
   178b0:	sub	sp, sp, #52	; 0x34
   178b4:	ldrb	r2, [r3, #16]
   178b8:	mov	r5, r0
   178bc:	str	r1, [sp, #4]
   178c0:	cmp	r2, #0
   178c4:	bne	178f0 <ftello64@plt+0x6690>
   178c8:	vmov	s15, r1
   178cc:	vldr	s13, [r3, #8]
   178d0:	vldr	s14, [pc, #352]	; 17a38 <ftello64@plt+0x67d8>
   178d4:	vcvt.f32.u32	s12, s15
   178d8:	vdiv.f32	s15, s12, s13
   178dc:	vcmpe.f32	s15, s14
   178e0:	vmrs	APSR_nzcv, fpscr
   178e4:	bge	179f4 <ftello64@plt+0x6794>
   178e8:	vcvt.u32.f32	s15, s15
   178ec:	vstr	s15, [sp, #4]
   178f0:	ldr	r0, [sp, #4]
   178f4:	bl	16d50 <ftello64@plt+0x5af0>
   178f8:	lsrs	r3, r0, #30
   178fc:	movne	r2, #1
   17900:	moveq	r2, #0
   17904:	tst	r0, #536870912	; 0x20000000
   17908:	movne	r2, #1
   1790c:	cmp	r0, #0
   17910:	movne	r4, r2
   17914:	orreq	r4, r2, #1
   17918:	cmp	r4, #0
   1791c:	mov	r6, r0
   17920:	bne	179f4 <ftello64@plt+0x6794>
   17924:	ldr	r3, [r5, #8]
   17928:	cmp	r3, r0
   1792c:	beq	179e4 <ftello64@plt+0x6784>
   17930:	mov	r1, #8
   17934:	bl	16b14 <ftello64@plt+0x58b4>
   17938:	cmp	r0, #0
   1793c:	str	r0, [sp, #8]
   17940:	beq	179f4 <ftello64@plt+0x6794>
   17944:	ldr	r1, [r5, #24]
   17948:	ldr	r7, [r5, #20]
   1794c:	ldr	lr, [r5, #28]
   17950:	ldr	ip, [r5, #32]
   17954:	add	r0, r0, r6, lsl #3
   17958:	ldr	r3, [r5, #36]	; 0x24
   1795c:	str	r0, [sp, #12]
   17960:	mov	r2, r4
   17964:	str	r1, [sp, #32]
   17968:	add	r0, sp, #8
   1796c:	mov	r1, r5
   17970:	str	r4, [sp, #20]
   17974:	str	r4, [sp, #24]
   17978:	str	r6, [sp, #16]
   1797c:	str	r7, [sp, #28]
   17980:	str	lr, [sp, #36]	; 0x24
   17984:	str	ip, [sp, #40]	; 0x28
   17988:	str	r3, [sp, #44]	; 0x2c
   1798c:	bl	16ff8 <ftello64@plt+0x5d98>
   17990:	subs	r4, r0, #0
   17994:	bne	17a04 <ftello64@plt+0x67a4>
   17998:	ldr	r3, [sp, #44]	; 0x2c
   1799c:	mov	r2, #1
   179a0:	str	r3, [r5, #36]	; 0x24
   179a4:	add	r1, sp, #8
   179a8:	mov	r0, r5
   179ac:	bl	16ff8 <ftello64@plt+0x5d98>
   179b0:	cmp	r0, #0
   179b4:	beq	17a34 <ftello64@plt+0x67d4>
   179b8:	add	r1, sp, #8
   179bc:	mov	r0, r5
   179c0:	mov	r2, r4
   179c4:	bl	16ff8 <ftello64@plt+0x5d98>
   179c8:	cmp	r0, #0
   179cc:	beq	17a34 <ftello64@plt+0x67d4>
   179d0:	ldr	r0, [sp, #8]
   179d4:	bl	16cf8 <ftello64@plt+0x5a98>
   179d8:	mov	r0, r4
   179dc:	add	sp, sp, #52	; 0x34
   179e0:	pop	{r4, r5, r6, r7, pc}
   179e4:	mov	r4, #1
   179e8:	mov	r0, r4
   179ec:	add	sp, sp, #52	; 0x34
   179f0:	pop	{r4, r5, r6, r7, pc}
   179f4:	mov	r4, #0
   179f8:	mov	r0, r4
   179fc:	add	sp, sp, #52	; 0x34
   17a00:	pop	{r4, r5, r6, r7, pc}
   17a04:	ldr	r0, [r5]
   17a08:	bl	16cf8 <ftello64@plt+0x5a98>
   17a0c:	add	r0, sp, #12
   17a10:	ldr	ip, [sp, #8]
   17a14:	ldm	r0, {r0, r1, r2}
   17a18:	ldr	r3, [sp, #44]	; 0x2c
   17a1c:	str	ip, [r5]
   17a20:	stmib	r5, {r0, r1, r2}
   17a24:	mov	r0, r4
   17a28:	str	r3, [r5, #36]	; 0x24
   17a2c:	add	sp, sp, #52	; 0x34
   17a30:	pop	{r4, r5, r6, r7, pc}
   17a34:	bl	1123c <abort@plt>
   17a38:	svcmi	0x00800000
   17a3c:	push	{r4, r5, r6, lr}
   17a40:	subs	r6, r1, #0
   17a44:	sub	sp, sp, #8
   17a48:	beq	17b7c <ftello64@plt+0x691c>
   17a4c:	mov	r4, r2
   17a50:	mov	r3, #0
   17a54:	add	r2, sp, #4
   17a58:	mov	r5, r0
   17a5c:	bl	16e4c <ftello64@plt+0x5bec>
   17a60:	cmp	r0, #0
   17a64:	beq	17a80 <ftello64@plt+0x6820>
   17a68:	cmp	r4, #0
   17a6c:	moveq	r0, r4
   17a70:	strne	r0, [r4]
   17a74:	movne	r0, #0
   17a78:	add	sp, sp, #8
   17a7c:	pop	{r4, r5, r6, pc}
   17a80:	vldr	s15, [r5, #8]
   17a84:	ldr	r3, [r5, #20]
   17a88:	vldr	s14, [r5, #12]
   17a8c:	vcvt.f32.u32	s15, s15
   17a90:	vldr	s13, [r3, #8]
   17a94:	vcvt.f32.u32	s14, s14
   17a98:	vmul.f32	s15, s15, s13
   17a9c:	vcmpe.f32	s14, s15
   17aa0:	vmrs	APSR_nzcv, fpscr
   17aa4:	bgt	17af4 <ftello64@plt+0x6894>
   17aa8:	ldr	r2, [sp, #4]
   17aac:	ldr	r3, [r2]
   17ab0:	cmp	r3, #0
   17ab4:	beq	17b80 <ftello64@plt+0x6920>
   17ab8:	ldr	r3, [r5, #36]	; 0x24
   17abc:	cmp	r3, #0
   17ac0:	beq	17ba4 <ftello64@plt+0x6944>
   17ac4:	ldr	r1, [r3, #4]
   17ac8:	str	r1, [r5, #36]	; 0x24
   17acc:	ldr	r1, [r5, #16]
   17ad0:	ldr	r0, [r2, #4]
   17ad4:	add	r1, r1, #1
   17ad8:	str	r0, [r3, #4]
   17adc:	str	r6, [r3]
   17ae0:	mov	r0, #1
   17ae4:	str	r3, [r2, #4]
   17ae8:	str	r1, [r5, #16]
   17aec:	add	sp, sp, #8
   17af0:	pop	{r4, r5, r6, pc}
   17af4:	add	r0, r5, #20
   17af8:	bl	16f48 <ftello64@plt+0x5ce8>
   17afc:	vldr	s15, [r5, #8]
   17b00:	ldr	r3, [r5, #20]
   17b04:	vldr	s14, [r5, #12]
   17b08:	vcvt.f32.u32	s15, s15
   17b0c:	vldr	s13, [r3, #8]
   17b10:	vcvt.f32.u32	s14, s14
   17b14:	vmul.f32	s12, s13, s15
   17b18:	vcmpe.f32	s14, s12
   17b1c:	vmrs	APSR_nzcv, fpscr
   17b20:	ble	17aa8 <ftello64@plt+0x6848>
   17b24:	vldr	s14, [r3, #12]
   17b28:	ldrb	r2, [r3, #16]
   17b2c:	vmul.f32	s15, s15, s14
   17b30:	cmp	r2, #0
   17b34:	vldr	s14, [pc, #132]	; 17bc0 <ftello64@plt+0x6960>
   17b38:	vmuleq.f32	s15, s15, s13
   17b3c:	vcmpe.f32	s15, s14
   17b40:	vmrs	APSR_nzcv, fpscr
   17b44:	bge	17bb8 <ftello64@plt+0x6958>
   17b48:	vcvt.u32.f32	s15, s15
   17b4c:	mov	r0, r5
   17b50:	vmov	r1, s15
   17b54:	bl	178a8 <ftello64@plt+0x6648>
   17b58:	cmp	r0, #0
   17b5c:	beq	17bb8 <ftello64@plt+0x6958>
   17b60:	add	r2, sp, #4
   17b64:	mov	r3, #0
   17b68:	mov	r1, r6
   17b6c:	mov	r0, r5
   17b70:	bl	16e4c <ftello64@plt+0x5bec>
   17b74:	cmp	r0, #0
   17b78:	beq	17aa8 <ftello64@plt+0x6848>
   17b7c:	bl	1123c <abort@plt>
   17b80:	ldr	r1, [r5, #16]
   17b84:	ldr	r3, [r5, #12]
   17b88:	add	r1, r1, #1
   17b8c:	add	r3, r3, #1
   17b90:	str	r6, [r2]
   17b94:	mov	r0, #1
   17b98:	str	r1, [r5, #16]
   17b9c:	str	r3, [r5, #12]
   17ba0:	b	17a78 <ftello64@plt+0x6818>
   17ba4:	mov	r0, #8
   17ba8:	bl	16b5c <ftello64@plt+0x58fc>
   17bac:	subs	r3, r0, #0
   17bb0:	ldrne	r2, [sp, #4]
   17bb4:	bne	17acc <ftello64@plt+0x686c>
   17bb8:	mvn	r0, #0
   17bbc:	b	17a78 <ftello64@plt+0x6818>
   17bc0:	svcmi	0x00800000
   17bc4:	push	{r4, lr}
   17bc8:	sub	sp, sp, #8
   17bcc:	add	r2, sp, #4
   17bd0:	mov	r4, r1
   17bd4:	bl	17a3c <ftello64@plt+0x67dc>
   17bd8:	cmn	r0, #1
   17bdc:	beq	17bf4 <ftello64@plt+0x6994>
   17be0:	cmp	r0, #0
   17be4:	movne	r0, r4
   17be8:	ldreq	r0, [sp, #4]
   17bec:	add	sp, sp, #8
   17bf0:	pop	{r4, pc}
   17bf4:	mov	r0, #0
   17bf8:	b	17bec <ftello64@plt+0x698c>
   17bfc:	push	{r4, r5, r6, lr}
   17c00:	sub	sp, sp, #8
   17c04:	mov	r3, #1
   17c08:	add	r2, sp, #4
   17c0c:	mov	r4, r0
   17c10:	bl	16e4c <ftello64@plt+0x5bec>
   17c14:	subs	r5, r0, #0
   17c18:	beq	17c38 <ftello64@plt+0x69d8>
   17c1c:	ldr	r2, [sp, #4]
   17c20:	ldr	r3, [r4, #16]
   17c24:	ldr	r2, [r2]
   17c28:	sub	r3, r3, #1
   17c2c:	cmp	r2, #0
   17c30:	str	r3, [r4, #16]
   17c34:	beq	17c44 <ftello64@plt+0x69e4>
   17c38:	mov	r0, r5
   17c3c:	add	sp, sp, #8
   17c40:	pop	{r4, r5, r6, pc}
   17c44:	vldr	s15, [r4, #8]
   17c48:	ldr	r3, [r4, #12]
   17c4c:	ldr	r2, [r4, #20]
   17c50:	sub	r3, r3, #1
   17c54:	vcvt.f32.u32	s14, s15
   17c58:	vldr	s13, [r2]
   17c5c:	vmov	s15, r3
   17c60:	str	r3, [r4, #12]
   17c64:	vcvt.f32.u32	s15, s15
   17c68:	vmul.f32	s14, s14, s13
   17c6c:	vcmpe.f32	s15, s14
   17c70:	vmrs	APSR_nzcv, fpscr
   17c74:	bpl	17c38 <ftello64@plt+0x69d8>
   17c78:	add	r0, r4, #20
   17c7c:	bl	16f48 <ftello64@plt+0x5ce8>
   17c80:	vldr	s15, [r4, #8]
   17c84:	ldr	r3, [r4, #20]
   17c88:	vldr	s13, [r4, #12]
   17c8c:	vcvt.f32.u32	s15, s15
   17c90:	vldr	s14, [r3]
   17c94:	vcvt.f32.u32	s13, s13
   17c98:	vmul.f32	s14, s15, s14
   17c9c:	vcmpe.f32	s13, s14
   17ca0:	vmrs	APSR_nzcv, fpscr
   17ca4:	bpl	17c38 <ftello64@plt+0x69d8>
   17ca8:	ldrb	r2, [r3, #16]
   17cac:	mov	r0, r4
   17cb0:	cmp	r2, #0
   17cb4:	vldreq	s13, [r3, #4]
   17cb8:	vldrne	s14, [r3, #4]
   17cbc:	vldreq	s14, [r3, #8]
   17cc0:	vmuleq.f32	s15, s15, s13
   17cc4:	vmul.f32	s15, s15, s14
   17cc8:	vcvt.u32.f32	s15, s15
   17ccc:	vmov	r1, s15
   17cd0:	bl	178a8 <ftello64@plt+0x6648>
   17cd4:	cmp	r0, #0
   17cd8:	bne	17c38 <ftello64@plt+0x69d8>
   17cdc:	ldr	r0, [r4, #36]	; 0x24
   17ce0:	cmp	r0, #0
   17ce4:	beq	17cf8 <ftello64@plt+0x6a98>
   17ce8:	ldr	r6, [r0, #4]
   17cec:	bl	16cf8 <ftello64@plt+0x5a98>
   17cf0:	subs	r0, r6, #0
   17cf4:	bne	17ce8 <ftello64@plt+0x6a88>
   17cf8:	mov	r3, #0
   17cfc:	str	r3, [r4, #36]	; 0x24
   17d00:	b	17c38 <ftello64@plt+0x69d8>
   17d04:	b	17bfc <ftello64@plt+0x699c>
   17d08:	push	{r4, lr}
   17d0c:	mov	r0, #14
   17d10:	bl	111f4 <nl_langinfo@plt>
   17d14:	cmp	r0, #0
   17d18:	beq	17d30 <ftello64@plt+0x6ad0>
   17d1c:	ldrb	r2, [r0]
   17d20:	ldr	r3, [pc, #16]	; 17d38 <ftello64@plt+0x6ad8>
   17d24:	cmp	r2, #0
   17d28:	moveq	r0, r3
   17d2c:	pop	{r4, pc}
   17d30:	ldr	r0, [pc]	; 17d38 <ftello64@plt+0x6ad8>
   17d34:	pop	{r4, pc}
   17d38:	andeq	r9, r1, ip, lsr #7
   17d3c:	push	{r4, r5, r6, r7, lr}
   17d40:	subs	r6, r0, #0
   17d44:	sub	sp, sp, #12
   17d48:	addeq	r6, sp, #4
   17d4c:	mov	r0, r6
   17d50:	mov	r5, r2
   17d54:	mov	r7, r1
   17d58:	bl	110b0 <mbrtowc@plt>
   17d5c:	cmp	r5, #0
   17d60:	cmnne	r0, #3
   17d64:	mov	r4, r0
   17d68:	bls	17d84 <ftello64@plt+0x6b24>
   17d6c:	mov	r0, #0
   17d70:	bl	17fbc <ftello64@plt+0x6d5c>
   17d74:	cmp	r0, #0
   17d78:	moveq	r4, #1
   17d7c:	ldrbeq	r3, [r7]
   17d80:	streq	r3, [r6]
   17d84:	mov	r0, r4
   17d88:	add	sp, sp, #12
   17d8c:	pop	{r4, r5, r6, r7, pc}
   17d90:	push	{r4, r5, r6, lr}
   17d94:	subs	r4, r2, #0
   17d98:	mov	r6, r0
   17d9c:	mov	r5, r1
   17da0:	beq	17dcc <ftello64@plt+0x6b6c>
   17da4:	mov	r1, r4
   17da8:	mvn	r0, #0
   17dac:	bl	180b0 <ftello64@plt+0x6e50>
   17db0:	cmp	r0, r5
   17db4:	bcs	17dcc <ftello64@plt+0x6b6c>
   17db8:	bl	1114c <__errno_location@plt>
   17dbc:	mov	r3, #12
   17dc0:	str	r3, [r0]
   17dc4:	mov	r0, #0
   17dc8:	pop	{r4, r5, r6, pc}
   17dcc:	mul	r1, r5, r4
   17dd0:	mov	r0, r6
   17dd4:	pop	{r4, r5, r6, lr}
   17dd8:	b	16b88 <ftello64@plt+0x5928>
   17ddc:	mov	r2, #3
   17de0:	mov	r1, #0
   17de4:	b	17de8 <ftello64@plt+0x6b88>
   17de8:	push	{r1, r2, r3}
   17dec:	push	{r4, r5, r6, r7, lr}
   17df0:	sub	sp, sp, #8
   17df4:	add	r3, sp, #32
   17df8:	ldr	r1, [sp, #28]
   17dfc:	str	r3, [sp, #4]
   17e00:	cmp	r1, #0
   17e04:	beq	17e9c <ftello64@plt+0x6c3c>
   17e08:	ldr	r2, [pc, #412]	; 17fac <ftello64@plt+0x6d4c>
   17e0c:	mov	r5, r0
   17e10:	cmp	r1, r2
   17e14:	bne	17e60 <ftello64@plt+0x6c00>
   17e18:	ldr	r6, [pc, #400]	; 17fb0 <ftello64@plt+0x6d50>
   17e1c:	ldr	r7, [r3]
   17e20:	add	r2, sp, #36	; 0x24
   17e24:	ldr	r3, [r6]
   17e28:	str	r2, [sp, #4]
   17e2c:	cmp	r3, #0
   17e30:	mov	r2, r7
   17e34:	blt	17f60 <ftello64@plt+0x6d00>
   17e38:	bl	111b8 <fcntl64@plt>
   17e3c:	subs	r4, r0, #0
   17e40:	blt	17ee4 <ftello64@plt+0x6c84>
   17e44:	mov	r3, #1
   17e48:	str	r3, [r6]
   17e4c:	mov	r0, r4
   17e50:	add	sp, sp, #8
   17e54:	pop	{r4, r5, r6, r7, lr}
   17e58:	add	sp, sp, #12
   17e5c:	bx	lr
   17e60:	cmp	r1, #11
   17e64:	beq	17e8c <ftello64@plt+0x6c2c>
   17e68:	bgt	17eac <ftello64@plt+0x6c4c>
   17e6c:	cmp	r1, #3
   17e70:	beq	17e8c <ftello64@plt+0x6c2c>
   17e74:	ble	17fa0 <ftello64@plt+0x6d40>
   17e78:	cmp	r1, #8
   17e7c:	beq	17ecc <ftello64@plt+0x6c6c>
   17e80:	ble	17ecc <ftello64@plt+0x6c6c>
   17e84:	cmp	r1, #9
   17e88:	bne	17ecc <ftello64@plt+0x6c6c>
   17e8c:	mov	r0, r5
   17e90:	bl	111b8 <fcntl64@plt>
   17e94:	mov	r4, r0
   17e98:	b	17e4c <ftello64@plt+0x6bec>
   17e9c:	ldr	r2, [sp, #32]
   17ea0:	bl	111b8 <fcntl64@plt>
   17ea4:	mov	r4, r0
   17ea8:	b	17e4c <ftello64@plt+0x6bec>
   17eac:	ldr	r3, [pc, #256]	; 17fb4 <ftello64@plt+0x6d54>
   17eb0:	cmp	r1, r3
   17eb4:	bgt	17f80 <ftello64@plt+0x6d20>
   17eb8:	cmp	r1, r2
   17ebc:	bge	17ecc <ftello64@plt+0x6c6c>
   17ec0:	sub	r3, r3, #6
   17ec4:	cmp	r1, r3
   17ec8:	beq	17e8c <ftello64@plt+0x6c2c>
   17ecc:	ldr	r3, [sp, #4]
   17ed0:	mov	r0, r5
   17ed4:	ldr	r2, [r3]
   17ed8:	bl	111b8 <fcntl64@plt>
   17edc:	mov	r4, r0
   17ee0:	b	17e4c <ftello64@plt+0x6bec>
   17ee4:	bl	1114c <__errno_location@plt>
   17ee8:	ldr	r3, [r0]
   17eec:	cmp	r3, #22
   17ef0:	bne	17e44 <ftello64@plt+0x6be4>
   17ef4:	mov	r2, r7
   17ef8:	mov	r0, r5
   17efc:	mov	r1, #0
   17f00:	bl	111b8 <fcntl64@plt>
   17f04:	subs	r4, r0, #0
   17f08:	blt	17e4c <ftello64@plt+0x6bec>
   17f0c:	mvn	r3, #0
   17f10:	str	r3, [r6]
   17f14:	mov	r1, #1
   17f18:	mov	r0, r4
   17f1c:	bl	111b8 <fcntl64@plt>
   17f20:	subs	r2, r0, #0
   17f24:	blt	17f40 <ftello64@plt+0x6ce0>
   17f28:	orr	r2, r2, #1
   17f2c:	mov	r1, #2
   17f30:	mov	r0, r4
   17f34:	bl	111b8 <fcntl64@plt>
   17f38:	cmn	r0, #1
   17f3c:	bne	17e4c <ftello64@plt+0x6bec>
   17f40:	bl	1114c <__errno_location@plt>
   17f44:	mov	r5, r0
   17f48:	mov	r0, r4
   17f4c:	ldr	r6, [r5]
   17f50:	mvn	r4, #0
   17f54:	bl	11248 <close@plt>
   17f58:	str	r6, [r5]
   17f5c:	b	17e4c <ftello64@plt+0x6bec>
   17f60:	mov	r1, #0
   17f64:	bl	111b8 <fcntl64@plt>
   17f68:	subs	r4, r0, #0
   17f6c:	blt	17e4c <ftello64@plt+0x6bec>
   17f70:	ldr	r3, [r6]
   17f74:	cmn	r3, #1
   17f78:	beq	17f14 <ftello64@plt+0x6cb4>
   17f7c:	b	17e4c <ftello64@plt+0x6bec>
   17f80:	ldr	r3, [pc, #48]	; 17fb8 <ftello64@plt+0x6d58>
   17f84:	cmp	r1, r3
   17f88:	beq	17ecc <ftello64@plt+0x6c6c>
   17f8c:	blt	17e8c <ftello64@plt+0x6c2c>
   17f90:	add	r3, r3, #1
   17f94:	cmp	r1, r3
   17f98:	bne	17ecc <ftello64@plt+0x6c6c>
   17f9c:	b	17e8c <ftello64@plt+0x6c2c>
   17fa0:	cmp	r1, #1
   17fa4:	bne	17ecc <ftello64@plt+0x6c6c>
   17fa8:	b	17e8c <ftello64@plt+0x6c2c>
   17fac:	andeq	r0, r0, r6, lsl #8
   17fb0:	andeq	sl, r2, ip, asr #5
   17fb4:	andeq	r0, r0, r7, lsl #8
   17fb8:	andeq	r0, r0, r9, lsl #8
   17fbc:	push	{lr}		; (str lr, [sp, #-4]!)
   17fc0:	sub	sp, sp, #268	; 0x10c
   17fc4:	add	r1, sp, #4
   17fc8:	ldr	r2, [pc, #60]	; 1800c <ftello64@plt+0x6dac>
   17fcc:	bl	18018 <ftello64@plt+0x6db8>
   17fd0:	cmp	r0, #0
   17fd4:	movne	r0, #0
   17fd8:	bne	18004 <ftello64@plt+0x6da4>
   17fdc:	ldr	r1, [pc, #44]	; 18010 <ftello64@plt+0x6db0>
   17fe0:	add	r0, sp, #4
   17fe4:	bl	10f84 <strcmp@plt>
   17fe8:	cmp	r0, #0
   17fec:	beq	18004 <ftello64@plt+0x6da4>
   17ff0:	add	r0, sp, #4
   17ff4:	ldr	r1, [pc, #24]	; 18014 <ftello64@plt+0x6db4>
   17ff8:	bl	10f84 <strcmp@plt>
   17ffc:	adds	r0, r0, #0
   18000:	movne	r0, #1
   18004:	add	sp, sp, #268	; 0x10c
   18008:	pop	{pc}		; (ldr pc, [sp], #4)
   1800c:	andeq	r0, r0, r1, lsl #2
   18010:			; <UNDEFINED> instruction: 0x000193b4
   18014:			; <UNDEFINED> instruction: 0x000193b8
   18018:	push	{r4, r5, r6, lr}
   1801c:	mov	r5, r1
   18020:	mov	r1, #0
   18024:	mov	r4, r2
   18028:	bl	111d0 <setlocale@plt>
   1802c:	subs	r6, r0, #0
   18030:	beq	1808c <ftello64@plt+0x6e2c>
   18034:	bl	11134 <strlen@plt>
   18038:	cmp	r4, r0
   1803c:	bhi	18074 <ftello64@plt+0x6e14>
   18040:	cmp	r4, #0
   18044:	bne	18050 <ftello64@plt+0x6df0>
   18048:	mov	r0, #34	; 0x22
   1804c:	pop	{r4, r5, r6, pc}
   18050:	sub	r4, r4, #1
   18054:	mov	r1, r6
   18058:	mov	r2, r4
   1805c:	mov	r0, r5
   18060:	bl	10fcc <memcpy@plt>
   18064:	mov	r3, #0
   18068:	strb	r3, [r5, r4]
   1806c:	mov	r0, #34	; 0x22
   18070:	pop	{r4, r5, r6, pc}
   18074:	add	r2, r0, #1
   18078:	mov	r1, r6
   1807c:	mov	r0, r5
   18080:	bl	10fcc <memcpy@plt>
   18084:	mov	r0, #0
   18088:	pop	{r4, r5, r6, pc}
   1808c:	cmp	r4, #0
   18090:	beq	180a0 <ftello64@plt+0x6e40>
   18094:	strb	r6, [r5]
   18098:	mov	r0, #22
   1809c:	pop	{r4, r5, r6, pc}
   180a0:	mov	r0, #22
   180a4:	pop	{r4, r5, r6, pc}
   180a8:	mov	r1, #0
   180ac:	b	111d0 <setlocale@plt>
   180b0:	subs	r2, r1, #1
   180b4:	bxeq	lr
   180b8:	bcc	18290 <ftello64@plt+0x7030>
   180bc:	cmp	r0, r1
   180c0:	bls	18274 <ftello64@plt+0x7014>
   180c4:	tst	r1, r2
   180c8:	beq	18280 <ftello64@plt+0x7020>
   180cc:	clz	r3, r0
   180d0:	clz	r2, r1
   180d4:	sub	r3, r2, r3
   180d8:	rsbs	r3, r3, #31
   180dc:	addne	r3, r3, r3, lsl #1
   180e0:	mov	r2, #0
   180e4:	addne	pc, pc, r3, lsl #2
   180e8:	nop			; (mov r0, r0)
   180ec:	cmp	r0, r1, lsl #31
   180f0:	adc	r2, r2, r2
   180f4:	subcs	r0, r0, r1, lsl #31
   180f8:	cmp	r0, r1, lsl #30
   180fc:	adc	r2, r2, r2
   18100:	subcs	r0, r0, r1, lsl #30
   18104:	cmp	r0, r1, lsl #29
   18108:	adc	r2, r2, r2
   1810c:	subcs	r0, r0, r1, lsl #29
   18110:	cmp	r0, r1, lsl #28
   18114:	adc	r2, r2, r2
   18118:	subcs	r0, r0, r1, lsl #28
   1811c:	cmp	r0, r1, lsl #27
   18120:	adc	r2, r2, r2
   18124:	subcs	r0, r0, r1, lsl #27
   18128:	cmp	r0, r1, lsl #26
   1812c:	adc	r2, r2, r2
   18130:	subcs	r0, r0, r1, lsl #26
   18134:	cmp	r0, r1, lsl #25
   18138:	adc	r2, r2, r2
   1813c:	subcs	r0, r0, r1, lsl #25
   18140:	cmp	r0, r1, lsl #24
   18144:	adc	r2, r2, r2
   18148:	subcs	r0, r0, r1, lsl #24
   1814c:	cmp	r0, r1, lsl #23
   18150:	adc	r2, r2, r2
   18154:	subcs	r0, r0, r1, lsl #23
   18158:	cmp	r0, r1, lsl #22
   1815c:	adc	r2, r2, r2
   18160:	subcs	r0, r0, r1, lsl #22
   18164:	cmp	r0, r1, lsl #21
   18168:	adc	r2, r2, r2
   1816c:	subcs	r0, r0, r1, lsl #21
   18170:	cmp	r0, r1, lsl #20
   18174:	adc	r2, r2, r2
   18178:	subcs	r0, r0, r1, lsl #20
   1817c:	cmp	r0, r1, lsl #19
   18180:	adc	r2, r2, r2
   18184:	subcs	r0, r0, r1, lsl #19
   18188:	cmp	r0, r1, lsl #18
   1818c:	adc	r2, r2, r2
   18190:	subcs	r0, r0, r1, lsl #18
   18194:	cmp	r0, r1, lsl #17
   18198:	adc	r2, r2, r2
   1819c:	subcs	r0, r0, r1, lsl #17
   181a0:	cmp	r0, r1, lsl #16
   181a4:	adc	r2, r2, r2
   181a8:	subcs	r0, r0, r1, lsl #16
   181ac:	cmp	r0, r1, lsl #15
   181b0:	adc	r2, r2, r2
   181b4:	subcs	r0, r0, r1, lsl #15
   181b8:	cmp	r0, r1, lsl #14
   181bc:	adc	r2, r2, r2
   181c0:	subcs	r0, r0, r1, lsl #14
   181c4:	cmp	r0, r1, lsl #13
   181c8:	adc	r2, r2, r2
   181cc:	subcs	r0, r0, r1, lsl #13
   181d0:	cmp	r0, r1, lsl #12
   181d4:	adc	r2, r2, r2
   181d8:	subcs	r0, r0, r1, lsl #12
   181dc:	cmp	r0, r1, lsl #11
   181e0:	adc	r2, r2, r2
   181e4:	subcs	r0, r0, r1, lsl #11
   181e8:	cmp	r0, r1, lsl #10
   181ec:	adc	r2, r2, r2
   181f0:	subcs	r0, r0, r1, lsl #10
   181f4:	cmp	r0, r1, lsl #9
   181f8:	adc	r2, r2, r2
   181fc:	subcs	r0, r0, r1, lsl #9
   18200:	cmp	r0, r1, lsl #8
   18204:	adc	r2, r2, r2
   18208:	subcs	r0, r0, r1, lsl #8
   1820c:	cmp	r0, r1, lsl #7
   18210:	adc	r2, r2, r2
   18214:	subcs	r0, r0, r1, lsl #7
   18218:	cmp	r0, r1, lsl #6
   1821c:	adc	r2, r2, r2
   18220:	subcs	r0, r0, r1, lsl #6
   18224:	cmp	r0, r1, lsl #5
   18228:	adc	r2, r2, r2
   1822c:	subcs	r0, r0, r1, lsl #5
   18230:	cmp	r0, r1, lsl #4
   18234:	adc	r2, r2, r2
   18238:	subcs	r0, r0, r1, lsl #4
   1823c:	cmp	r0, r1, lsl #3
   18240:	adc	r2, r2, r2
   18244:	subcs	r0, r0, r1, lsl #3
   18248:	cmp	r0, r1, lsl #2
   1824c:	adc	r2, r2, r2
   18250:	subcs	r0, r0, r1, lsl #2
   18254:	cmp	r0, r1, lsl #1
   18258:	adc	r2, r2, r2
   1825c:	subcs	r0, r0, r1, lsl #1
   18260:	cmp	r0, r1
   18264:	adc	r2, r2, r2
   18268:	subcs	r0, r0, r1
   1826c:	mov	r0, r2
   18270:	bx	lr
   18274:	moveq	r0, #1
   18278:	movne	r0, #0
   1827c:	bx	lr
   18280:	clz	r2, r1
   18284:	rsb	r2, r2, #31
   18288:	lsr	r0, r0, r2
   1828c:	bx	lr
   18290:	cmp	r0, #0
   18294:	mvnne	r0, #0
   18298:	b	18538 <ftello64@plt+0x72d8>
   1829c:	cmp	r1, #0
   182a0:	beq	18290 <ftello64@plt+0x7030>
   182a4:	push	{r0, r1, lr}
   182a8:	bl	180b0 <ftello64@plt+0x6e50>
   182ac:	pop	{r1, r2, lr}
   182b0:	mul	r3, r2, r0
   182b4:	sub	r1, r1, r3
   182b8:	bx	lr
   182bc:	cmp	r1, #0
   182c0:	beq	184cc <ftello64@plt+0x726c>
   182c4:	eor	ip, r0, r1
   182c8:	rsbmi	r1, r1, #0
   182cc:	subs	r2, r1, #1
   182d0:	beq	18498 <ftello64@plt+0x7238>
   182d4:	movs	r3, r0
   182d8:	rsbmi	r3, r0, #0
   182dc:	cmp	r3, r1
   182e0:	bls	184a4 <ftello64@plt+0x7244>
   182e4:	tst	r1, r2
   182e8:	beq	184b4 <ftello64@plt+0x7254>
   182ec:	clz	r2, r3
   182f0:	clz	r0, r1
   182f4:	sub	r2, r0, r2
   182f8:	rsbs	r2, r2, #31
   182fc:	addne	r2, r2, r2, lsl #1
   18300:	mov	r0, #0
   18304:	addne	pc, pc, r2, lsl #2
   18308:	nop			; (mov r0, r0)
   1830c:	cmp	r3, r1, lsl #31
   18310:	adc	r0, r0, r0
   18314:	subcs	r3, r3, r1, lsl #31
   18318:	cmp	r3, r1, lsl #30
   1831c:	adc	r0, r0, r0
   18320:	subcs	r3, r3, r1, lsl #30
   18324:	cmp	r3, r1, lsl #29
   18328:	adc	r0, r0, r0
   1832c:	subcs	r3, r3, r1, lsl #29
   18330:	cmp	r3, r1, lsl #28
   18334:	adc	r0, r0, r0
   18338:	subcs	r3, r3, r1, lsl #28
   1833c:	cmp	r3, r1, lsl #27
   18340:	adc	r0, r0, r0
   18344:	subcs	r3, r3, r1, lsl #27
   18348:	cmp	r3, r1, lsl #26
   1834c:	adc	r0, r0, r0
   18350:	subcs	r3, r3, r1, lsl #26
   18354:	cmp	r3, r1, lsl #25
   18358:	adc	r0, r0, r0
   1835c:	subcs	r3, r3, r1, lsl #25
   18360:	cmp	r3, r1, lsl #24
   18364:	adc	r0, r0, r0
   18368:	subcs	r3, r3, r1, lsl #24
   1836c:	cmp	r3, r1, lsl #23
   18370:	adc	r0, r0, r0
   18374:	subcs	r3, r3, r1, lsl #23
   18378:	cmp	r3, r1, lsl #22
   1837c:	adc	r0, r0, r0
   18380:	subcs	r3, r3, r1, lsl #22
   18384:	cmp	r3, r1, lsl #21
   18388:	adc	r0, r0, r0
   1838c:	subcs	r3, r3, r1, lsl #21
   18390:	cmp	r3, r1, lsl #20
   18394:	adc	r0, r0, r0
   18398:	subcs	r3, r3, r1, lsl #20
   1839c:	cmp	r3, r1, lsl #19
   183a0:	adc	r0, r0, r0
   183a4:	subcs	r3, r3, r1, lsl #19
   183a8:	cmp	r3, r1, lsl #18
   183ac:	adc	r0, r0, r0
   183b0:	subcs	r3, r3, r1, lsl #18
   183b4:	cmp	r3, r1, lsl #17
   183b8:	adc	r0, r0, r0
   183bc:	subcs	r3, r3, r1, lsl #17
   183c0:	cmp	r3, r1, lsl #16
   183c4:	adc	r0, r0, r0
   183c8:	subcs	r3, r3, r1, lsl #16
   183cc:	cmp	r3, r1, lsl #15
   183d0:	adc	r0, r0, r0
   183d4:	subcs	r3, r3, r1, lsl #15
   183d8:	cmp	r3, r1, lsl #14
   183dc:	adc	r0, r0, r0
   183e0:	subcs	r3, r3, r1, lsl #14
   183e4:	cmp	r3, r1, lsl #13
   183e8:	adc	r0, r0, r0
   183ec:	subcs	r3, r3, r1, lsl #13
   183f0:	cmp	r3, r1, lsl #12
   183f4:	adc	r0, r0, r0
   183f8:	subcs	r3, r3, r1, lsl #12
   183fc:	cmp	r3, r1, lsl #11
   18400:	adc	r0, r0, r0
   18404:	subcs	r3, r3, r1, lsl #11
   18408:	cmp	r3, r1, lsl #10
   1840c:	adc	r0, r0, r0
   18410:	subcs	r3, r3, r1, lsl #10
   18414:	cmp	r3, r1, lsl #9
   18418:	adc	r0, r0, r0
   1841c:	subcs	r3, r3, r1, lsl #9
   18420:	cmp	r3, r1, lsl #8
   18424:	adc	r0, r0, r0
   18428:	subcs	r3, r3, r1, lsl #8
   1842c:	cmp	r3, r1, lsl #7
   18430:	adc	r0, r0, r0
   18434:	subcs	r3, r3, r1, lsl #7
   18438:	cmp	r3, r1, lsl #6
   1843c:	adc	r0, r0, r0
   18440:	subcs	r3, r3, r1, lsl #6
   18444:	cmp	r3, r1, lsl #5
   18448:	adc	r0, r0, r0
   1844c:	subcs	r3, r3, r1, lsl #5
   18450:	cmp	r3, r1, lsl #4
   18454:	adc	r0, r0, r0
   18458:	subcs	r3, r3, r1, lsl #4
   1845c:	cmp	r3, r1, lsl #3
   18460:	adc	r0, r0, r0
   18464:	subcs	r3, r3, r1, lsl #3
   18468:	cmp	r3, r1, lsl #2
   1846c:	adc	r0, r0, r0
   18470:	subcs	r3, r3, r1, lsl #2
   18474:	cmp	r3, r1, lsl #1
   18478:	adc	r0, r0, r0
   1847c:	subcs	r3, r3, r1, lsl #1
   18480:	cmp	r3, r1
   18484:	adc	r0, r0, r0
   18488:	subcs	r3, r3, r1
   1848c:	cmp	ip, #0
   18490:	rsbmi	r0, r0, #0
   18494:	bx	lr
   18498:	teq	ip, r0
   1849c:	rsbmi	r0, r0, #0
   184a0:	bx	lr
   184a4:	movcc	r0, #0
   184a8:	asreq	r0, ip, #31
   184ac:	orreq	r0, r0, #1
   184b0:	bx	lr
   184b4:	clz	r2, r1
   184b8:	rsb	r2, r2, #31
   184bc:	cmp	ip, #0
   184c0:	lsr	r0, r3, r2
   184c4:	rsbmi	r0, r0, #0
   184c8:	bx	lr
   184cc:	cmp	r0, #0
   184d0:	mvngt	r0, #-2147483648	; 0x80000000
   184d4:	movlt	r0, #-2147483648	; 0x80000000
   184d8:	b	18538 <ftello64@plt+0x72d8>
   184dc:	cmp	r1, #0
   184e0:	beq	184cc <ftello64@plt+0x726c>
   184e4:	push	{r0, r1, lr}
   184e8:	bl	182c4 <ftello64@plt+0x7064>
   184ec:	pop	{r1, r2, lr}
   184f0:	mul	r3, r2, r0
   184f4:	sub	r1, r1, r3
   184f8:	bx	lr
   184fc:	cmp	r3, #0
   18500:	cmpeq	r2, #0
   18504:	bne	1851c <ftello64@plt+0x72bc>
   18508:	cmp	r1, #0
   1850c:	cmpeq	r0, #0
   18510:	mvnne	r1, #0
   18514:	mvnne	r0, #0
   18518:	b	18538 <ftello64@plt+0x72d8>
   1851c:	sub	sp, sp, #8
   18520:	push	{sp, lr}
   18524:	bl	18548 <ftello64@plt+0x72e8>
   18528:	ldr	lr, [sp, #4]
   1852c:	add	sp, sp, #8
   18530:	pop	{r2, r3}
   18534:	bx	lr
   18538:	push	{r1, lr}
   1853c:	mov	r0, #8
   18540:	bl	10f78 <raise@plt>
   18544:	pop	{r1, pc}
   18548:	cmp	r1, r3
   1854c:	push	{r4, r5, r6, r7, r8, r9, lr}
   18550:	cmpeq	r0, r2
   18554:	mov	r4, r0
   18558:	mov	r5, r1
   1855c:	ldr	r9, [sp, #28]
   18560:	movcc	r0, #0
   18564:	movcc	r1, #0
   18568:	bcc	18660 <ftello64@plt+0x7400>
   1856c:	cmp	r3, #0
   18570:	clzeq	ip, r2
   18574:	clzne	ip, r3
   18578:	addeq	ip, ip, #32
   1857c:	cmp	r5, #0
   18580:	clzeq	r1, r4
   18584:	addeq	r1, r1, #32
   18588:	clzne	r1, r5
   1858c:	sub	ip, ip, r1
   18590:	sub	lr, ip, #32
   18594:	lsl	r7, r3, ip
   18598:	rsb	r8, ip, #32
   1859c:	orr	r7, r7, r2, lsl lr
   185a0:	orr	r7, r7, r2, lsr r8
   185a4:	lsl	r6, r2, ip
   185a8:	cmp	r5, r7
   185ac:	cmpeq	r4, r6
   185b0:	movcc	r0, #0
   185b4:	movcc	r1, #0
   185b8:	bcc	185d4 <ftello64@plt+0x7374>
   185bc:	mov	r3, #1
   185c0:	subs	r4, r4, r6
   185c4:	lsl	r1, r3, lr
   185c8:	lsl	r0, r3, ip
   185cc:	orr	r1, r1, r3, lsr r8
   185d0:	sbc	r5, r5, r7
   185d4:	cmp	ip, #0
   185d8:	beq	18660 <ftello64@plt+0x7400>
   185dc:	lsrs	r3, r7, #1
   185e0:	rrx	r2, r6
   185e4:	mov	r6, ip
   185e8:	b	1860c <ftello64@plt+0x73ac>
   185ec:	subs	r4, r4, r2
   185f0:	sbc	r5, r5, r3
   185f4:	adds	r4, r4, r4
   185f8:	adc	r5, r5, r5
   185fc:	adds	r4, r4, #1
   18600:	adc	r5, r5, #0
   18604:	subs	r6, r6, #1
   18608:	beq	18628 <ftello64@plt+0x73c8>
   1860c:	cmp	r5, r3
   18610:	cmpeq	r4, r2
   18614:	bcs	185ec <ftello64@plt+0x738c>
   18618:	adds	r4, r4, r4
   1861c:	adc	r5, r5, r5
   18620:	subs	r6, r6, #1
   18624:	bne	1860c <ftello64@plt+0x73ac>
   18628:	lsr	r6, r4, ip
   1862c:	lsr	r7, r5, ip
   18630:	orr	r6, r6, r5, lsl r8
   18634:	adds	r2, r0, r4
   18638:	orr	r6, r6, r5, lsr lr
   1863c:	adc	r3, r1, r5
   18640:	lsl	r1, r7, ip
   18644:	orr	r1, r1, r6, lsl lr
   18648:	lsl	r0, r6, ip
   1864c:	orr	r1, r1, r6, lsr r8
   18650:	subs	r0, r2, r0
   18654:	mov	r4, r6
   18658:	mov	r5, r7
   1865c:	sbc	r1, r3, r1
   18660:	cmp	r9, #0
   18664:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   18668:	strd	r4, [r9]
   1866c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18670:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18674:	mov	r7, r0
   18678:	ldr	r6, [pc, #72]	; 186c8 <ftello64@plt+0x7468>
   1867c:	ldr	r5, [pc, #72]	; 186cc <ftello64@plt+0x746c>
   18680:	add	r6, pc, r6
   18684:	add	r5, pc, r5
   18688:	sub	r6, r6, r5
   1868c:	mov	r8, r1
   18690:	mov	r9, r2
   18694:	bl	10f34 <fdopen@plt-0x20>
   18698:	asrs	r6, r6, #2
   1869c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   186a0:	mov	r4, #0
   186a4:	add	r4, r4, #1
   186a8:	ldr	r3, [r5], #4
   186ac:	mov	r2, r9
   186b0:	mov	r1, r8
   186b4:	mov	r0, r7
   186b8:	blx	r3
   186bc:	cmp	r6, r4
   186c0:	bne	186a4 <ftello64@plt+0x7444>
   186c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   186c8:	andeq	r1, r1, r8, lsl #17
   186cc:	andeq	r1, r1, r0, lsl #17
   186d0:	bx	lr
   186d4:	ldr	r3, [pc, #12]	; 186e8 <ftello64@plt+0x7488>
   186d8:	mov	r1, #0
   186dc:	add	r3, pc, r3
   186e0:	ldr	r2, [r3]
   186e4:	b	11158 <__cxa_atexit@plt>
   186e8:	andeq	r1, r1, r8, lsr sl

Disassembly of section .fini:

000186ec <.fini>:
   186ec:	push	{r3, lr}
   186f0:	pop	{r3, pc}
