Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wrapper_tb_behav xil_defaultlib.wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Kobe/Desktop/EE214_Projects/Project 8/KobeBui_EE214_Project8_Part1/KobeBui_EE214_Project8_Part1.srcs/sources_1/new/wrapper.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Kobe/Desktop/EE214_Projects/Project 8/KobeBui_EE214_Project8_Part1/KobeBui_EE214_Project8_Part1.srcs/sources_1/new/wrapper.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Kobe/Desktop/EE214_Projects/Project 8/KobeBui_EE214_Project8_Part1/KobeBui_EE214_Project8_Part1.srcs/sources_1/new/wrapper.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Kobe/Desktop/EE214_Projects/Project 8/KobeBui_EE214_Project8_Part1/KobeBui_EE214_Project8_Part1.srcs/sources_1/new/wrapper.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
