$date
	Wed Apr 08 16:47:06 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rippleDown_testBench $end
$scope module myCounter $end
$var wire 1 ! clk $end
$var wire 4 " out [3:0] $end
$var wire 4 # outBar [3:0] $end
$var wire 1 $ rst_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
bx #
bx "
0!
$end
#10
b1111 #
b0 "
0$
1!
#20
0!
#30
b0 #
b1111 "
1!
1$
#40
0!
#50
b1 #
b1110 "
1!
#60
0!
#70
b10 #
b1101 "
1!
#80
0!
#90
b11 #
b1100 "
1!
#100
0!
#110
b100 #
b1011 "
1!
#120
0!
#130
b101 #
b1010 "
1!
#140
0!
#150
b110 #
b1001 "
1!
#160
0!
#170
b111 #
b1000 "
1!
#180
0!
#190
b1000 #
b111 "
1!
#200
0!
#210
b1001 #
b110 "
1!
#220
0!
#230
b1010 #
b101 "
1!
#240
0!
#250
b1011 #
b100 "
1!
#260
0!
#270
b1100 #
b11 "
1!
#280
0!
#290
b1101 #
b10 "
1!
#300
0!
#310
b1110 #
b1 "
1!
#320
0!
#330
b1111 #
b0 "
1!
#340
0!
#350
b0 #
b1111 "
1!
#360
0!
#370
b1 #
b1110 "
1!
#380
0!
#390
b10 #
b1101 "
1!
#400
0!
#410
b11 #
b1100 "
1!
#420
0!
#430
b100 #
b1011 "
1!
#440
0!
#450
b101 #
b1010 "
1!
#460
0!
#470
b110 #
b1001 "
1!
#480
0!
#490
b111 #
b1000 "
1!
#500
0!
#510
b1000 #
b111 "
1!
#520
0!
#530
b1001 #
b110 "
1!
#540
0!
#550
b1010 #
b101 "
1!
#560
0!
#570
b1011 #
b100 "
1!
#580
0!
#590
b1100 #
b11 "
1!
#600
0!
#610
b1101 #
b10 "
1!
#620
0!
#630
b1110 #
b1 "
1!
#640
0!
#650
b1111 #
b0 "
1!
#660
0!
#670
1!
0$
#680
0!
#690
0!
#700
1!
#710
0!
#720
1!
#730
0!
#740
1!
#750
0!
#760
1!
#770
0!
#780
1!
#790
0!
#800
1!
#810
0!
#820
1!
#830
0!
#840
1!
#850
0!
#860
1!
#870
0!
#880
1!
#890
0!
#900
1!
#910
0!
#920
1!
#930
0!
#940
1!
#950
0!
#960
1!
#970
0!
#980
1!
#990
0!
#1000
1!
#1010
0!
#1020
1!
#1030
0!
#1040
1!
#1050
0!
#1060
1!
#1070
0!
#1080
1!
#1090
0!
#1100
1!
#1110
0!
#1120
1!
#1130
0!
#1140
1!
#1150
0!
#1160
1!
#1170
0!
#1180
1!
#1190
0!
#1200
1!
#1210
0!
#1220
1!
#1230
0!
#1240
1!
#1250
0!
#1260
1!
#1270
0!
#1280
1!
#1290
0!
#1300
1!
#1310
0!
#1320
1!
#1330
1!
#1340
0!
#1350
0!
#1360
1!
#1370
0!
#1380
1!
