0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/widerw/ELEC3725_vivado_projects/assignment_2/alupipe_testbench.v,1496771326,verilog,,,,alupipe_testbench,,,,,,,,
C:/Users/widerw/ELEC3725_vivado_projects/assignment_2/assignment_2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/widerw/ELEC3725_vivado_projects/assignment_2/assignment_2.srcs/sources_1/new/alupipe.v,1496802302,verilog,,,,DflipFlop;alu32;alu_cell;alupipe;lac;lac2;lac3;lac4;lac5;overflow,,,,,,,,
