

================================================================
== Vivado HLS Report for 'conv2d_C1'
================================================================
* Date:           Thu Mar 19 11:25:33 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_exp_3216
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16510|  16510|  16510|  16510|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM               |  16509|  16509|      5503|          -|          -|     3|    no    |
        | + ROW_CLR_COL_CLR  |    784|    784|         2|          1|          1|   784|    yes   |
        | + ROW_COL          |   3925|   3925|        11|          5|          1|   784|    yes   |
        | + ROW_CPY_COL_CPY  |    785|    785|         3|          1|          1|   784|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2475|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    108|    4122|   1494|    -|
|Memory           |        6|      -|     598|     40|    0|
|Multiplexer      |        -|      -|       -|    392|    -|
|Register         |        -|      -|    3777|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|    108|    8497|   4401|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     49|       7|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |lenet_mul_48s_29nzec_U7   |lenet_mul_48s_29nzec  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U9   |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U11  |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U13  |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U15  |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U16  |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30nAem_U17  |lenet_mul_48s_30nAem  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30sxdS_U1   |lenet_mul_48s_30sxdS  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30sxdS_U2   |lenet_mul_48s_30sxdS  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30sxdS_U3   |lenet_mul_48s_30sxdS  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30sxdS_U14  |lenet_mul_48s_30sxdS  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_30sxdS_U18  |lenet_mul_48s_30sxdS  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U4   |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U5   |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U6   |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U8   |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U10  |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    |lenet_mul_48s_31syd2_U12  |lenet_mul_48s_31syd2  |        0|      6|  229|  83|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|    108| 4122|1494|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |C1_biases_V_0_U         |conv2d_C1_C1_biasbkb  |        0|  27|   2|    0|     3|   27|     1|           81|
    |C1_biases_V_1_U         |conv2d_C1_C1_biascud  |        0|  27|   2|    0|     3|   27|     1|           81|
    |C1_weights_V_0_0_0_0_U  |conv2d_C1_C1_weigdEe  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_0_0_U  |conv2d_C1_C1_weigeOg  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_0_0_0_1_U  |conv2d_C1_C1_weigfYi  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_0_1_U  |conv2d_C1_C1_weigg8j  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_0_0_0_2_U  |conv2d_C1_C1_weighbi  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_1_0_0_2_U  |conv2d_C1_C1_weigibs  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_0_0_1_0_U  |conv2d_C1_C1_weigjbC  |        0|  28|   2|    0|     3|   28|     1|           84|
    |C1_weights_V_1_0_1_0_U  |conv2d_C1_C1_weigkbM  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_0_0_1_1_U  |conv2d_C1_C1_weiglbW  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_1_1_U  |conv2d_C1_C1_weigmb6  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_0_0_1_2_U  |conv2d_C1_C1_weigncg  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_1_2_U  |conv2d_C1_C1_weigocq  |        0|  31|   2|    0|     3|   31|     1|           93|
    |C1_weights_V_0_0_2_0_U  |conv2d_C1_C1_weigpcA  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_2_0_U  |conv2d_C1_C1_weigqcK  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_0_0_2_1_U  |conv2d_C1_C1_weigrcU  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_2_1_U  |conv2d_C1_C1_weigsc4  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_0_0_2_2_U  |conv2d_C1_C1_weigtde  |        0|  30|   2|    0|     3|   30|     1|           90|
    |C1_weights_V_1_0_2_2_U  |conv2d_C1_C1_weigudo  |        0|  30|   2|    0|     3|   30|     1|           90|
    |acc_buf_0_V_U           |conv2d_C1_acc_bufvdy  |        3|   0|   0|    0|   784|   48|     1|        37632|
    |acc_buf_1_V_U           |conv2d_C1_acc_bufvdy  |        3|   0|   0|    0|   784|   48|     1|        37632|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        6| 598|  40|    0|  1628|  694|    22|        77058|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_100_fu_1581_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_101_fu_1654_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_102_fu_1666_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_103_fu_1689_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_104_fu_1712_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_105_fu_1760_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_106_fu_1775_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_107_fu_1799_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_108_fu_1822_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_109_fu_1854_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_110_fu_1879_p2  |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_96_fu_1438_p2   |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_97_fu_1519_p2   |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_98_fu_1531_p2   |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_99_fu_1557_p2   |     +    |      0|  0|  85|          78|          78|
    |add_ln1192_fu_1421_p2      |     +    |      0|  0|  85|          78|          78|
    |add_ln203_103_fu_1084_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_104_fu_1164_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_105_fu_1254_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_106_fu_1099_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_107_fu_1272_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_108_fu_1283_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_109_fu_1198_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_110_fu_1314_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_111_fu_1323_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_112_fu_1954_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln203_113_fu_2023_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln203_114_fu_2029_p2   |     +    |      0|  0|   8|          11|          11|
    |add_ln203_fu_861_p2        |     +    |      0|  0|   8|          11|          11|
    |add_ln30_fu_790_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln39_fu_985_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln47_1_fu_967_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln47_2_fu_1001_p2      |     +    |      0|  0|  15|           6|           2|
    |add_ln47_3_fu_1146_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln47_fu_953_p2         |     +    |      0|  0|  15|           6|           2|
    |add_ln48_1_fu_1189_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln48_fu_1066_p2        |     +    |      0|  0|  15|           6|           2|
    |add_ln66_fu_1911_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln703_4_fu_1900_p2     |     +    |      0|  0|  55|          48|          48|
    |add_ln703_fu_1895_p2       |     +    |      0|  0|  55|          48|          48|
    |c_3_fu_1945_p2             |     +    |      0|  0|  15|           1|           5|
    |c_fu_824_p2                |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_2046_p2             |     +    |      0|  0|  12|           3|           2|
    |r_3_fu_1917_p2             |     +    |      0|  0|  15|           1|           5|
    |r_fu_796_p2                |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_10_fu_1056_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_11_fu_1248_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_12_fu_1983_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_13_fu_2011_p2    |     -    |      0|  0|   8|          11|          11|
    |sub_ln203_8_fu_852_p2      |     -    |      0|  0|   8|          11|          11|
    |sub_ln203_9_fu_1140_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_fu_746_p2        |     -    |      0|  0|  15|           8|           8|
    |icmp_ln28_fu_702_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln30_fu_784_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln31_fu_802_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln39_fu_979_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln40_fu_991_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln49_1_fu_1208_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln49_2_fu_1304_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln49_fu_973_p2        |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln66_fu_1905_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln67_fu_1923_p2       |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln49_1_fu_1309_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln49_2_fu_1493_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln49_3_fu_1635_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln49_fu_1152_p2         |    or    |      0|  0|   6|           6|           6|
    |select_ln33_1_fu_816_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln33_fu_808_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln39_2_fu_1110_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_3_fu_1007_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln39_4_fu_1023_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln39_5_fu_1213_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln39_6_fu_1219_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_fu_1031_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln49_1_fu_1182_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_2_fu_1328_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_3_fu_1336_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_4_fu_1400_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_5_fu_1497_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_6_fu_1505_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_7_fu_1639_p3   |  select  |      0|  0|  48|           1|           1|
    |select_ln49_fu_1174_p3     |  select  |      0|  0|  48|           1|           1|
    |select_ln69_1_fu_1937_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln69_fu_1929_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|2475|        1739|        1701|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |acc_buf_0_V_address0                       |  27|          5|   10|         50|
    |acc_buf_0_V_d0                             |  15|          3|   48|        144|
    |acc_buf_1_V_address0                       |  27|          5|   10|         50|
    |acc_buf_1_V_d0                             |  15|          3|   48|        144|
    |ap_NS_fsm                                  |  62|         15|    1|         15|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c9_0_0_phi_fu_661_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten11_phi_fu_638_p4  |   9|          2|   10|         20|
    |ap_phi_mux_r10_0_phi_fu_684_p4             |   9|          2|    5|         10|
    |ap_phi_mux_r8_0_0_phi_fu_649_p4            |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_616_p4               |   9|          2|    5|         10|
    |c11_0_reg_691                              |   9|          2|    5|         10|
    |c9_0_0_reg_657                             |   9|          2|    5|         10|
    |c_0_reg_623                                |   9|          2|    5|         10|
    |in_V_address0                              |  33|          6|   10|         60|
    |in_V_address1                              |  27|          5|   10|         50|
    |indvar_flatten11_reg_634                   |   9|          2|   10|         20|
    |indvar_flatten23_reg_669                   |   9|          2|   10|         20|
    |indvar_flatten_reg_601                     |   9|          2|   10|         20|
    |ofm_0_reg_589                              |   9|          2|    3|          6|
    |r10_0_reg_680                              |   9|          2|    5|         10|
    |r8_0_0_reg_645                             |   9|          2|    5|         10|
    |r_0_reg_612                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 392|         83|  235|        710|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |acc_buf_0_V_addr_4_reg_2476                |  10|   0|   10|          0|
    |acc_buf_0_V_addr_4_reg_2476_pp1_iter1_reg  |  10|   0|   10|          0|
    |acc_buf_0_V_load_2_reg_2729                |  48|   0|   48|          0|
    |acc_buf_1_V_addr_4_reg_2481                |  10|   0|   10|          0|
    |acc_buf_1_V_addr_4_reg_2481_pp1_iter1_reg  |  10|   0|   10|          0|
    |acc_buf_1_V_load_2_reg_2734                |  48|   0|   48|          0|
    |add_ln203_105_reg_2455                     |  11|   0|   11|          0|
    |add_ln203_108_reg_2471                     |  11|   0|   11|          0|
    |add_ln203_111_reg_2507                     |  11|   0|   11|          0|
    |add_ln203_113_reg_2797                     |  13|   0|   13|          0|
    |add_ln39_reg_2329                          |  10|   0|   10|          0|
    |add_ln47_1_reg_2314                        |   5|   0|    5|          0|
    |add_ln47_3_reg_2409                        |   5|   0|    5|          0|
    |add_ln48_1_reg_2431                        |   5|   0|    5|          0|
    |add_ln48_reg_2365                          |   6|   0|    6|          0|
    |add_ln703_4_reg_2764                       |  48|   0|   48|          0|
    |add_ln703_reg_2759                         |  48|   0|   48|          0|
    |ap_CS_fsm                                  |  14|   0|   14|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |c11_0_reg_691                              |   5|   0|    5|          0|
    |c9_0_0_reg_657                             |   5|   0|    5|          0|
    |c_0_reg_623                                |   5|   0|    5|          0|
    |icmp_ln30_reg_2108                         |   1|   0|    1|          0|
    |icmp_ln39_reg_2325                         |   1|   0|    1|          0|
    |icmp_ln39_reg_2325_pp1_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln40_reg_2334                         |   1|   0|    1|          0|
    |icmp_ln49_2_reg_2496                       |   1|   0|    1|          0|
    |icmp_ln49_reg_2320                         |   1|   0|    1|          0|
    |icmp_ln66_reg_2769                         |   1|   0|    1|          0|
    |icmp_ln66_reg_2769_pp2_iter1_reg           |   1|   0|    1|          0|
    |in_V_load_34_reg_2569                      |  48|   0|   48|          0|
    |indvar_flatten11_reg_634                   |  10|   0|   10|          0|
    |indvar_flatten23_reg_669                   |  10|   0|   10|          0|
    |indvar_flatten_reg_601                     |  10|   0|   10|          0|
    |lshr_ln_reg_2055                           |   2|   0|    2|          0|
    |mul_ln1118_101_reg_2543                    |  77|   0|   77|          0|
    |mul_ln1118_102_reg_2548                    |  78|   0|   78|          0|
    |mul_ln1118_103_reg_2584                    |  78|   0|   78|          0|
    |mul_ln1118_104_reg_2594                    |  78|   0|   78|          0|
    |mul_ln1118_105_reg_2604                    |  77|   0|   77|          0|
    |mul_ln1118_106_reg_2609                    |  78|   0|   78|          0|
    |mul_ln1118_107_reg_2637                    |  78|   0|   78|          0|
    |mul_ln1118_108_reg_2647                    |  78|   0|   78|          0|
    |mul_ln1118_109_reg_2657                    |  78|   0|   78|          0|
    |mul_ln1118_110_reg_2662                    |  78|   0|   78|          0|
    |mul_ln1118_111_reg_2689                    |  78|   0|   78|          0|
    |mul_ln1118_112_reg_2699                    |  77|   0|   77|          0|
    |mul_ln1118_113_reg_2709                    |  78|   0|   78|          0|
    |mul_ln1118_114_reg_2714                    |  78|   0|   78|          0|
    |mul_ln1118_115_reg_2739                    |  78|   0|   78|          0|
    |mul_ln1118_116_reg_2749                    |  77|   0|   77|          0|
    |ofm_0_reg_589                              |   3|   0|    3|          0|
    |r10_0_reg_680                              |   5|   0|    5|          0|
    |r8_0_0_reg_645                             |   5|   0|    5|          0|
    |r_0_reg_612                                |   5|   0|    5|          0|
    |select_ln33_1_reg_2122                     |   5|   0|    5|          0|
    |select_ln33_reg_2117                       |   5|   0|    5|          0|
    |select_ln39_2_reg_2398                     |   5|   0|    5|          0|
    |select_ln39_3_reg_2342                     |   6|   0|    6|          0|
    |select_ln39_4_reg_2349                     |   1|   0|    1|          0|
    |select_ln39_5_reg_2448                     |   1|   0|    1|          0|
    |select_ln39_reg_2355                       |   5|   0|    5|          0|
    |select_ln49_1_reg_2425                     |  48|   0|   48|          0|
    |select_ln49_2_reg_2512                     |  48|   0|   48|          0|
    |select_ln49_3_reg_2517                     |  48|   0|   48|          0|
    |select_ln49_4_reg_2574                     |  48|   0|   48|          0|
    |select_ln49_5_reg_2626                     |  48|   0|   48|          0|
    |select_ln49_6_reg_2632                     |  48|   0|   48|          0|
    |select_ln49_7_reg_2683                     |  48|   0|   48|          0|
    |select_ln49_reg_2420                       |  48|   0|   48|          0|
    |select_ln69_1_reg_2784                     |   5|   0|    5|          0|
    |select_ln69_reg_2778                       |   5|   0|    5|          0|
    |sext_ln1118_10_reg_2289                    |  77|   0|   77|          0|
    |sext_ln1118_11_reg_2309                    |  77|   0|   77|          0|
    |sext_ln1118_2_reg_2229                     |  77|   0|   77|          0|
    |sext_ln1118_3_reg_2234                     |  77|   0|   77|          0|
    |sext_ln1118_4_reg_2239                     |  78|   0|   78|          0|
    |sext_ln1118_5_reg_2244                     |  78|   0|   78|          0|
    |sext_ln1118_6_reg_2249                     |  78|   0|   78|          0|
    |sext_ln1118_7_reg_2259                     |  78|   0|   78|          0|
    |sext_ln1118_8_reg_2269                     |  78|   0|   78|          0|
    |sext_ln1118_9_reg_2279                     |  78|   0|   78|          0|
    |sext_ln1118_reg_2224                       |  77|   0|   77|          0|
    |sext_ln203_10_reg_2376                     |  11|   0|   11|          0|
    |sext_ln203_reg_2093                        |   7|   0|    9|          2|
    |sext_ln708_reg_2098                        |  48|   0|   48|          0|
    |sub_ln203_10_reg_2360                      |   9|   0|   11|          2|
    |sub_ln203_9_reg_2403                       |   9|   0|   11|          2|
    |tmp_144_reg_2370                           |   1|   0|    1|          0|
    |tmp_148_reg_2589                           |  48|   0|   48|          0|
    |tmp_149_reg_2599                           |  48|   0|   48|          0|
    |tmp_152_reg_2642                           |  48|   0|   48|          0|
    |tmp_153_reg_2652                           |  48|   0|   48|          0|
    |tmp_156_reg_2694                           |  48|   0|   48|          0|
    |tmp_157_reg_2704                           |  48|   0|   48|          0|
    |tmp_160_reg_2744                           |  48|   0|   48|          0|
    |tmp_161_reg_2754                           |  48|   0|   48|          0|
    |trunc_ln708_25_reg_2533                    |  47|   0|   47|          0|
    |trunc_ln708_s_reg_2528                     |  47|   0|   47|          0|
    |zext_ln1118_2_reg_2264                     |  30|   0|   78|         48|
    |zext_ln1118_3_reg_2274                     |  30|   0|   78|         48|
    |zext_ln1118_4_reg_2284                     |  30|   0|   78|         48|
    |zext_ln1118_5_reg_2294                     |  30|   0|   78|         48|
    |zext_ln1118_6_reg_2299                     |  30|   0|   78|         48|
    |zext_ln1118_7_reg_2304                     |  30|   0|   78|         48|
    |zext_ln1118_reg_2254                       |  29|   0|   77|         48|
    |zext_ln1265_reg_2061                       |   2|   0|   64|         62|
    |zext_ln203_150_reg_2387                    |   5|   0|   11|          6|
    |zext_ln203_153_reg_2437                    |   5|   0|   11|          6|
    |zext_ln708_reg_2103                        |  21|   0|   48|         27|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |3777|   0| 4220|        443|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|in_V_address0        | out |   10|  ap_memory |     in_V     |     array    |
|in_V_ce0             | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0              |  in |   48|  ap_memory |     in_V     |     array    |
|in_V_address1        | out |   10|  ap_memory |     in_V     |     array    |
|in_V_ce1             | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q1              |  in |   48|  ap_memory |     in_V     |     array    |
|out_c1_0_V_address0  | out |   12|  ap_memory |  out_c1_0_V  |     array    |
|out_c1_0_V_ce0       | out |    1|  ap_memory |  out_c1_0_V  |     array    |
|out_c1_0_V_we0       | out |    1|  ap_memory |  out_c1_0_V  |     array    |
|out_c1_0_V_d0        | out |   48|  ap_memory |  out_c1_0_V  |     array    |
|out_c1_1_V_address0  | out |   12|  ap_memory |  out_c1_1_V  |     array    |
|out_c1_1_V_ce0       | out |    1|  ap_memory |  out_c1_1_V  |     array    |
|out_c1_1_V_we0       | out |    1|  ap_memory |  out_c1_1_V  |     array    |
|out_c1_1_V_d0        | out |   48|  ap_memory |  out_c1_1_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

