verilog work "full_adder.v"
verilog work "check.v"
verilog work "seven_bit.v"
