[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-30T07:10:34+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I was just curious whether BPU and its internal modules like RAS, BTB, FTB, etc also use ASID and/or VMID during the Branch prediction process</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/PlentyAd9374\"> /u/PlentyAd9374 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hpho12/does_branch_predicter_unit_use_asid_vmid_flied/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hpho12/does_branch_predicter_unit_use_asid_vmid_flied/\">[comments]</a></span>",
        "id": 1801869,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hpho12/does_branch_predicter_unit_use_asid_vmid_flied",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Does Branch Predicter Unit use ASID, VMID flied ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-30T00:39:52+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Anyone know how to use the RISC-V core found in the t527 from allwinner?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Which-Holiday-9171\"> /u/Which-Holiday-9171 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hpajgd/t527_riscv_core/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hpajgd/t527_riscv_core/\">[comments]</a></span>",
        "id": 1800862,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hpajgd/t527_riscv_core",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "T527 risc-v core",
        "vote": 0
    }
]