Analysis & Synthesis report for mips
Thu Dec  5 15:03:04 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: fluxo_dados:FD
 13. Parameter Settings for User Entity Instance: fluxo_dados:FD|bancoRegistradores:BR
 14. Parameter Settings for User Entity Instance: fluxo_dados:FD|ULA:ULA
 15. Parameter Settings for User Entity Instance: fluxo_dados:FD|Registrador:PC
 16. Parameter Settings for User Entity Instance: fluxo_dados:FD|somador:Somador_imediato
 17. Parameter Settings for User Entity Instance: fluxo_dados:FD|soma4:Somador
 18. Parameter Settings for User Entity Instance: fluxo_dados:FD|ROM:ROM
 19. Parameter Settings for User Entity Instance: fluxo_dados:FD|single_port_RAM:RAM
 20. Parameter Settings for User Entity Instance: fluxo_dados:FD|estendeSinalGenerico:extensor
 21. Parameter Settings for User Entity Instance: fluxo_dados:FD|extensorLUI:extensorLUI
 22. Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2_imediato:shift
 23. Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2:shift_jump
 24. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria
 25. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico4:mux_Rd_Rt
 26. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jr
 27. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Banco_Ula
 28. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_beq
 29. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_zout
 30. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jump
 31. Port Connectivity Checks: "fluxo_dados:FD|muxGenerico4:mux_Rd_Rt"
 32. Port Connectivity Checks: "fluxo_dados:FD|Registrador:PC"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  5 15:03:04 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; mips                                        ;
; Top-level Entity Name              ; mips                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,736                                       ;
;     Total combinational functions  ; 2,903                                       ;
;     Dedicated logic registers      ; 2,980                                       ;
; Total registers                    ; 2980                                        ;
; Total pins                         ; 164                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; mips               ; mips               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; extensorLUI.vhd                  ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/extensorLUI.vhd          ;         ;
; muxGenerico4.vhd                 ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico4.vhd         ;         ;
; ULA.vhd                          ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ULA.vhd                  ;         ;
; UC_ULA.vhd                       ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/UC_ULA.vhd               ;         ;
; uc.vhd                           ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/uc.vhd                   ;         ;
; somador.vhd                      ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/somador.vhd              ;         ;
; soma4.vhd                        ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/soma4.vhd                ;         ;
; single_port_RAM.vhd              ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/single_port_RAM.vhd      ;         ;
; shift2_imediato.vhd              ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2_imediato.vhd      ;         ;
; shift2.vhd                       ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2.vhd               ;         ;
; ROM.vhd                          ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROM.vhd                  ;         ;
; Registrador.vhd                  ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/Registrador.vhd          ;         ;
; muxGenerico2.vhd                 ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico2.vhd         ;         ;
; mips.vhd                         ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd                 ;         ;
; fluxo_dados.vhd                  ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd          ;         ;
; estendeSinalGenerico.vhd         ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/estendeSinalGenerico.vhd ;         ;
; constantesMIPS.vhd               ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/constantesMIPS.vhd       ;         ;
; bancoRegistradores.vhd           ; yes             ; User VHDL File  ; /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/bancoRegistradores.vhd   ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,736     ;
;                                             ;           ;
; Total combinational functions               ; 2903      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2481      ;
;     -- 3 input functions                    ; 236       ;
;     -- <=2 input functions                  ; 186       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2783      ;
;     -- arithmetic mode                      ; 120       ;
;                                             ;           ;
; Total registers                             ; 2980      ;
;     -- Dedicated logic registers            ; 2980      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 164       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2980      ;
; Total fan-out                               ; 20195     ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Entity Name          ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+----------------------+--------------+
; |mips                                 ; 2903 (0)            ; 2980 (0)                  ; 0           ; 0            ; 0       ; 0         ; 164  ; 0            ; |mips                                              ; mips                 ; work         ;
;    |fluxo_dados:FD|                   ; 2874 (2)            ; 2980 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD                               ; fluxo_dados          ; work         ;
;       |ROM:ROM|                       ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|ROM:ROM                       ; ROM                  ; work         ;
;       |Registrador:PC|                ; 7 (7)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|Registrador:PC                ; Registrador          ; work         ;
;       |UC_ULA:UCULA|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|UC_ULA:UCULA                  ; UC_ULA               ; work         ;
;       |ULA:ULA|                       ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|ULA:ULA                       ; ULA                  ; work         ;
;       |bancoRegistradores:BR|         ; 1008 (1008)         ; 900 (900)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|bancoRegistradores:BR         ; bancoRegistradores   ; work         ;
;       |estendeSinalGenerico:extensor| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|estendeSinalGenerico:extensor ; estendeSinalGenerico ; work         ;
;       |muxGenerico2:mux_Banco_Ula|    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|muxGenerico2:mux_Banco_Ula    ; muxGenerico2         ; work         ;
;       |muxGenerico2:mux_jump|         ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|muxGenerico2:mux_jump         ; muxGenerico2         ; work         ;
;       |muxGenerico2:mux_zout|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|muxGenerico2:mux_zout         ; muxGenerico2         ; work         ;
;       |muxGenerico4:mux_Rd_Rt|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|muxGenerico4:mux_Rd_Rt        ; muxGenerico4         ; work         ;
;       |muxGenerico4:mux_Ula_Memoria|  ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria  ; muxGenerico4         ; work         ;
;       |single_port_RAM:RAM|           ; 1409 (1409)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|single_port_RAM:RAM           ; single_port_RAM      ; work         ;
;       |soma4:Somador|                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|soma4:Somador                 ; soma4                ; work         ;
;       |somador:Somador_imediato|      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|fluxo_dados:FD|somador:Somador_imediato      ; somador              ; work         ;
;    |uc:UC|                            ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|uc:UC                                        ; uc                   ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------------------+--------------------+
; Register name                                      ; Reason for Removal ;
+----------------------------------------------------+--------------------+
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~757  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~885  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~629  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1013 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~755  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~883  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~627  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1011 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~753  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~881  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~625  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1009 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~751  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~879  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~623  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1007 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~749  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~877  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~621  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1005 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~747  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~875  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~619  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1003 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~745  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~873  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~617  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1001 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~743  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~871  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~615  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~999  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~870  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~742  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~614  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~998  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~806  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~678  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~550  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~934  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~838  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~710  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~582  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~966  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~845  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~717  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~589  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~973  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~813  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~685  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~557  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~941  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~843  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~715  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~587  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~971  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~811  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~683  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~555  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~939  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~874  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~746  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~618  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1002 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~682  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~810  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~554  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~938  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~714  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~842  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~586  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~970  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~841  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~713  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~585  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~969  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~809  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~681  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~553  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~937  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~872  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~744  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~616  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~1000 ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~680  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~808  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~552  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~936  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~712  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~840  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~584  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~968  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~839  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~711  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~583  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~967  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~807  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~679  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~551  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~935  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~740  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~964  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~708  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~996  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~612  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~836  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~580  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~868  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~737  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~961  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~705  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~993  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~609  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~833  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~577  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~865  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~734  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~958  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~702  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~990  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~606  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~830  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~574  ; Lost fanout        ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~862  ; Lost fanout        ;
; Total Number of Removed Registers = 124            ;                    ;
+----------------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+---------------------------------------------------+--------------------+---------------------------------------------------+
; Register name                                     ; Reason for Removal ; Registers Removed due to This Register            ;
+---------------------------------------------------+--------------------+---------------------------------------------------+
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~757 ; Lost Fanouts       ; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~841 ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~753 ; Lost Fanouts       ; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~874 ;
; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~743 ; Lost Fanouts       ; fluxo_dados:FD|bancoRegistradores:BR|bancoReg~839 ;
+---------------------------------------------------+--------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2980  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2950  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mips|fluxo_dados:FD|Registrador:PC|data_s[0]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mips|fluxo_dados:FD|Registrador:PC|data_s[30]              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |mips|fluxo_dados:FD|Registrador:PC|data_s[9]               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mips|fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria|saida[3]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mips|fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria|saida[21] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips|uc:UC|pontosDeControle[8]                             ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |mips|fluxo_dados:FD|ULA:ULA|Mux15                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips|fluxo_dados:FD|muxGenerico4:mux_Rd_Rt|saida[3]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips|fluxo_dados:FD|UC_ULA:UCULA|ALUctr[1]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; largurarom     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|bancoRegistradores:BR ;
+---------------------+-------+-----------------------------------------------------+
; Parameter Name      ; Value ; Type                                                ;
+---------------------+-------+-----------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                      ;
; larguraendbancoregs ; 5     ; Signed Integer                                      ;
+---------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|ULA:ULA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; num_bits       ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|Registrador:PC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; num_bits       ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|somador:Somador_imediato ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|soma4:Somador ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                   ;
; incremento     ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|ROM:ROM ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; datawidth       ; 32    ; Signed Integer                            ;
; addrwidth       ; 8     ; Signed Integer                            ;
; memoryaddrwidth ; 6     ; Signed Integer                            ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|single_port_RAM:RAM ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; datawidth       ; 32    ; Signed Integer                                        ;
; addrwidth       ; 32    ; Signed Integer                                        ;
; memoryaddrwidth ; 6     ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|estendeSinalGenerico:extensor ;
+--------------------+-------+--------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                         ;
+--------------------+-------+--------------------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                               ;
; larguradadosaida   ; 32    ; Signed Integer                                               ;
+--------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|extensorLUI:extensorLUI ;
+--------------------+-------+--------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                   ;
+--------------------+-------+--------------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                         ;
; larguradadosaida   ; 32    ; Signed Integer                                         ;
+--------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2_imediato:shift ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradado    ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2:shift_jump ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradado    ; 26    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico4:mux_Rd_Rt ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; larguradados   ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Banco_Ula ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_beq ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_zout ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jump ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|muxGenerico4:mux_Rd_Rt" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; entradac ; Input ; Info     ; Stuck at VCC                        ;
; entradad ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|Registrador:PC" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
; reset  ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 2980                        ;
;     ENA               ; 2950                        ;
;     SLD               ; 4                           ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 2909                        ;
;     arith             ; 120                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 91                          ;
;     normal            ; 2789                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 2481                        ;
;                       ;                             ;
; Max LUT depth         ; 20.50                       ;
; Average LUT depth     ; 12.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Dec  5 15:02:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file extensorLUI.vhd
    Info (12022): Found design unit 1: extensorLUI-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/extensorLUI.vhd Line: 19
    Info (12023): Found entity 1: extensorLUI File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/extensorLUI.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4.vhd
    Info (12022): Found design unit 1: muxGenerico4-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico4.vhd Line: 19
    Info (12023): Found entity 1: muxGenerico4 File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-behv File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ULA.vhd Line: 24
    Info (12023): Found entity 1: ULA File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ULA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file UC_ULA.vhd
    Info (12022): Found design unit 1: UC_ULA-bhv File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/UC_ULA.vhd Line: 17
    Info (12023): Found entity 1: UC_ULA File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/UC_ULA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: uc-bhv File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/uc.vhd Line: 19
    Info (12023): Found entity 1: uc File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/uc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/somador.vhd Line: 18
    Info (12023): Found entity 1: somador File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soma4.vhd
    Info (12022): Found design unit 1: soma4-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/soma4.vhd Line: 18
    Info (12023): Found entity 1: soma4 File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/soma4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file single_port_RAM.vhd
    Info (12022): Found design unit 1: single_port_RAM-rtl File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/single_port_RAM.vhd Line: 20
    Info (12023): Found entity 1: single_port_RAM File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/single_port_RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift2_imediato.vhd
    Info (12022): Found design unit 1: shift2_imediato-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2_imediato.vhd Line: 16
    Info (12023): Found entity 1: shift2_imediato File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2_imediato.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift2.vhd
    Info (12022): Found design unit 1: shift2-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2.vhd Line: 16
    Info (12023): Found entity 1: shift2 File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/shift2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ROM.vhd
    Info (12022): Found design unit 1: ROM-assincrona File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROM.vhd Line: 15
    Info (12023): Found entity 1: ROM File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Registrador.vhd
    Info (12022): Found design unit 1: Registrador-rtl File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/Registrador.vhd Line: 26
    Info (12023): Found entity 1: Registrador File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/Registrador.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2.vhd
    Info (12022): Found design unit 1: muxGenerico2-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico2.vhd Line: 17
    Info (12023): Found entity 1: muxGenerico2 File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/muxGenerico2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: mips-estrutural File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 22
    Info (12023): Found entity 1: mips File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_dados.vhd
    Info (12022): Found design unit 1: fluxo_dados-estrutural File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 26
    Info (12023): Found entity 1: fluxo_dados File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/estendeSinalGenerico.vhd Line: 19
    Info (12023): Found entity 1: estendeSinalGenerico File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file constantesMIPS.vhd
    Info (12022): Found design unit 1: constantesMIPS File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/constantesMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-test File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/clock_generator.vhd Line: 18
    Info (12023): Found entity 1: clock_generator File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/clock_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-rtl File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/bancoRegistradores.vhd Line: 6
Info (12127): Elaborating entity "mips" for the top level hierarchy
Info (12128): Elaborating entity "fluxo_dados" for hierarchy "fluxo_dados:FD" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 40
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "fluxo_dados:FD|bancoRegistradores:BR" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 93
Info (12128): Elaborating entity "ULA" for hierarchy "fluxo_dados:FD|ULA:ULA" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 110
Info (12128): Elaborating entity "UC_ULA" for hierarchy "fluxo_dados:FD|UC_ULA:UCULA" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 122
Info (12128): Elaborating entity "Registrador" for hierarchy "fluxo_dados:FD|Registrador:PC" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 131
Info (12128): Elaborating entity "somador" for hierarchy "fluxo_dados:FD|somador:Somador_imediato" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 143
Info (12128): Elaborating entity "soma4" for hierarchy "fluxo_dados:FD|soma4:Somador" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 153
Info (12128): Elaborating entity "ROM" for hierarchy "fluxo_dados:FD|ROM:ROM" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 163
Warning (10541): VHDL Signal Declaration warning at ROM.vhd(49): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROM.vhd Line: 49
Info (12128): Elaborating entity "single_port_RAM" for hierarchy "fluxo_dados:FD|single_port_RAM:RAM" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 174
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "fluxo_dados:FD|estendeSinalGenerico:extensor" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 189
Info (12128): Elaborating entity "extensorLUI" for hierarchy "fluxo_dados:FD|extensorLUI:extensorLUI" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 199
Info (12128): Elaborating entity "shift2_imediato" for hierarchy "fluxo_dados:FD|shift2_imediato:shift" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 208
Info (12128): Elaborating entity "shift2" for hierarchy "fluxo_dados:FD|shift2:shift_jump" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 218
Info (12128): Elaborating entity "muxGenerico4" for hierarchy "fluxo_dados:FD|muxGenerico4:mux_Ula_Memoria" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 228
Info (12128): Elaborating entity "muxGenerico4" for hierarchy "fluxo_dados:FD|muxGenerico4:mux_Rd_Rt" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 241
Info (12128): Elaborating entity "muxGenerico2" for hierarchy "fluxo_dados:FD|muxGenerico2:mux_jr" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 253
Info (12128): Elaborating entity "muxGenerico2" for hierarchy "fluxo_dados:FD|muxGenerico2:mux_zout" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/fluxo_dados.vhd Line: 286
Info (12128): Elaborating entity "uc" for hierarchy "uc:UC" File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 56
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "fluxo_dados:FD|bancoRegistradores:BR|bancoReg" is uninferred due to asynchronous read logic File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/bancoRegistradores.vhd Line: 57
    Info (276007): RAM logic "fluxo_dados:FD|single_port_RAM:RAM|ram" is uninferred due to asynchronous read logic File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/single_port_RAM.vhd Line: 23
Warning (113028): 46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 3 warnings found, and 3 warnings are reported. File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROMcontent.mif Line: 1
    Warning (113026): Memory Initialization File Address 16 is not initialized File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROMcontent.mif Line: 1
    Warning (113027): Addresses ranging from 18 to 30 are not initialized File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROMcontent.mif Line: 1
    Warning (113027): Addresses ranging from 32 to 63 are not initialized File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/ROMcontent.mif Line: 1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "inst_out[20]" is stuck at GND File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 12
    Warning (13410): Pin "inst_out[30]" is stuck at GND File: /home/franciscoa/Documentos/descomp/Projeto_Descomp_final/mips.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 124 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5964 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 163 output pins
    Info (21061): Implemented 5800 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 995 megabytes
    Info: Processing ended: Thu Dec  5 15:03:04 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:36


