 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : CHIP
Version: P-2019.03-SP1-1
Date   : Mon Oct 20 19:44:54 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: u_TOP/CPU_wrapper/L1CI/TA/i_tag_array1
              (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: u_TOP/DM1/i_SRAM0
            (rising edge-triggered flip-flop clocked by cpu_clk)
  Path Group: cpu_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VPU_mul_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_0          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_6         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_5         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_4         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_3         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_2         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_1         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_0         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Two_Flip_Flop_6    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Two_Flip_Flop_4    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Two_Flip_Flop_2    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Two_Flip_Flop_1    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  tag_array_wrapper_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  data_array_wrapper_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_1bit_1  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_1bit_0  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_7         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  fpu_mul_alu        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lsu            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_elem           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_sld            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_wrapper   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_instruction_queue
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  csr                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  multiplier         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  FPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  fp_regfiles        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  regfiles           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ras                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  btb                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  bht                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  tag_array_wrapper_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  data_array_wrapper_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_regfile        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_execute_stage  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_cfg            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_issue_stage    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_id_stage       ZeroWireload          N16ADFP_StdCellss0p72vm40c
  controller         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  wb_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  mem_stage          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  exe_stage          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  id_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  if_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_32bit   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_1bit_2  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DMA                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  L1C_data           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  L1C_inst           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DRAM_wrapper       ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DM_wrapper         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IM_wrapper         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ROM_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DMA_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_decoder_5      ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DM_wrapper_DW01_sub_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cpu_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  u_TOP/CPU_wrapper/L1CI/TA/i_tag_array1/CLK (TS1N16ADFPCLLLVTA128X64M4SWSHOD_tag_array)
                                                          0.00 #     0.50 r
  u_TOP/CPU_wrapper/L1CI/TA/i_tag_array1/Q[4] (TS1N16ADFPCLLLVTA128X64M4SWSHOD_tag_array)
                                                          0.36       0.86 f
  u_TOP/CPU_wrapper/L1CI/TA/DO1[4] (tag_array_wrapper_1)
                                                          0.00       0.86 f
  u_TOP/CPU_wrapper/L1CI/U430/Z (XOR2D4BWP16P90LVT)       0.02       0.88 r
  u_TOP/CPU_wrapper/L1CI/U575/ZN (ND3D1BWP16P90LVT)       0.01       0.89 f
  u_TOP/CPU_wrapper/L1CI/U429/ZN (NR4D1BWP16P90LVT)       0.01       0.91 r
  u_TOP/CPU_wrapper/L1CI/U890/ZN (ND2D1BWP16P90LVT)       0.01       0.92 f
  u_TOP/CPU_wrapper/L1CI/U404/ZN (CKND2BWP16P90LVT)       0.01       0.92 r
  u_TOP/CPU_wrapper/L1CI/U434/ZN (AOI221D4BWP16P90LVT)
                                                          0.01       0.93 f
  u_TOP/CPU_wrapper/L1CI/D_req_o (L1C_inst)               0.00       0.93 f
  u_TOP/CPU_wrapper/U2088/ZN (INVD4BWP16P90LVT)           0.01       0.94 r
  u_TOP/CPU_wrapper/U1704/ZN (OAI32D2BWP16P90LVT)         0.01       0.96 f
  u_TOP/CPU_wrapper/ARADDR_M0[27] (CPU_wrapper)           0.00       0.96 f
  u_TOP/AXI_BUS/ARADDR_M[91] (AXI)                        0.00       0.96 f
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/addr_i[27] (AXI_decoder_5)
                                                          0.00       0.96 f
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U23/Z (OR4D4BWP16P90LVT)
                                                          0.02       0.98 f
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U7/ZN (NR4D2BWP16P90LVT)
                                                          0.01       0.99 r
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U24/ZN (IND4D2BWP16P90LVT)
                                                          0.01       1.00 f
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U27/ZN (CKND2BWP16P90LVT)
                                                          0.01       1.01 r
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U16/Z (OR4D4BWP16P90LVT)
                                                          0.01       1.03 r
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/U30/ZN (INR4D4BWP16P90LVT)
                                                          0.02       1.05 r
  u_TOP/AXI_BUS/ADDR_decoder_0__ar_addr_decoder/slave_id_o[0] (AXI_decoder_5)
                                                          0.00       1.05 r
  u_TOP/AXI_BUS/U1414/ZN (INVD4BWP16P90LVT)               0.01       1.06 f
  u_TOP/AXI_BUS/U1126/Z (AN2D2BWP16P90LVT)                0.01       1.07 f
  u_TOP/AXI_BUS/U921/ZN (OAI31D4BWP16P90LVT)              0.01       1.08 r
  u_TOP/AXI_BUS/U1068/ZN (CKND2BWP16P90LVT)               0.01       1.09 f
  u_TOP/AXI_BUS/U1369/ZN (NR3D2BWP16P90LVT)               0.01       1.10 r
  u_TOP/AXI_BUS/U1368/Z (MUX2D4BWP16P90LVT)               0.02       1.13 f
  u_TOP/AXI_BUS/U1327/ZN (INVD1BWP16P90LVT)               0.01       1.14 r
  u_TOP/AXI_BUS/U1214/ZN (ND2D1BWP16P90)                  0.02       1.16 f
  u_TOP/AXI_BUS/U1449/ZN (INVD1BWP16P90)                  0.02       1.19 r
  u_TOP/AXI_BUS/U1578/ZN (AOI22D2BWP16P90LVT)             0.01       1.20 f
  u_TOP/AXI_BUS/U374/Z (CKBD1BWP16P90LVT)                 0.02       1.21 f
  u_TOP/AXI_BUS/U1591/Z (BUFFD4BWP16P90LVT)               0.02       1.24 f
  u_TOP/AXI_BUS/U1080/ZN (OAI222D2BWP16P90LVT)            0.01       1.25 r
  u_TOP/AXI_BUS/AWVALID_S[2] (AXI)                        0.00       1.25 r
  u_TOP/DM1/AWVALID_S (DM_wrapper)                        0.00       1.25 r
  u_TOP/DM1/U292/ZN (CKND2BWP16P90LVT)                    0.01       1.26 f
  u_TOP/DM1/U532/ZN (AOI21D1BWP16P90LVT)                  0.01       1.27 r
  u_TOP/DM1/U348/Z (AN3D1BWP16P90LVT)                     0.02       1.30 r
  u_TOP/DM1/U210/ZN (ND2D1BWP16P90LVT)                    0.01       1.31 f
  u_TOP/DM1/U540/ZN (AOI22D1BWP16P90LVT)                  0.01       1.32 r
  u_TOP/DM1/U216/ZN (OAI221D2BWP16P90LVT)                 0.01       1.33 f
  u_TOP/DM1/sub_76/A[22] (DM_wrapper_DW01_sub_1)          0.00       1.33 f
  u_TOP/DM1/sub_76/U442/ZN (ND2D2BWP16P90LVT)             0.01       1.34 r
  u_TOP/DM1/sub_76/U491/ZN (OAI21D2BWP16P90LVT)           0.01       1.35 f
  u_TOP/DM1/sub_76/U501/ZN (AOI21D2BWP16P90LVT)           0.01       1.36 r
  u_TOP/DM1/sub_76/U462/Z (OA21D1BWP16P90LVT)             0.01       1.37 r
  u_TOP/DM1/sub_76/U446/ZN (CKND2BWP16P90LVT)             0.01       1.38 f
  u_TOP/DM1/sub_76/U443/ZN (AOI21D2BWP16P90LVT)           0.01       1.39 r
  u_TOP/DM1/sub_76/U495/ZN (OAI21D2BWP16P90LVT)           0.01       1.39 f
  u_TOP/DM1/sub_76/U436/Z (XOR2D2BWP16P90LVT)             0.02       1.41 r
  u_TOP/DM1/sub_76/U435/ZN (CKND2BWP16P90LVT)             0.01       1.41 f
  u_TOP/DM1/sub_76/DIFF_31_ (DM_wrapper_DW01_sub_1)       0.00       1.41 f
  u_TOP/DM1/U229/ZN (CKNR2D4BWP16P90LVT)                  0.01       1.42 r
  u_TOP/DM1/U264/ZN (IIND3D4BWP16P90LVT)                  0.01       1.43 f
  u_TOP/DM1/U265/ZN (NR3D4BWP16P90LVT)                    0.01       1.44 r
  u_TOP/DM1/U14/ZN (ND2D2BWP16P90LVT)                     0.01       1.44 f
  u_TOP/DM1/U335/ZN (INR2D1BWP16P90LVT)                   0.01       1.46 r
  u_TOP/DM1/i_SRAM0/CEB (TS1N16ADFPCLLLVTA512X45M4SWSHOD)
                                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock cpu_clk (rise edge)                               1.20       1.20
  clock network delay (ideal)                             0.50       1.70
  clock uncertainty                                      -0.10       1.60
  u_TOP/DM1/i_SRAM0/CLK (TS1N16ADFPCLLLVTA512X45M4SWSHOD)
                                                          0.00       1.60 r
  library setup time                                     -0.19       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: DRAM_valid (input port clocked by wdt_clk)
  Endpoint: DRAM_A[0] (output port clocked by wdt_clk)
  Path Group: wdt_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DRAM_wrapper       ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DRAM_wrapper_DW01_sub_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wdt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                   30.06      30.56 f
  DRAM_valid (in)                                         0.00      30.56 f
  ipad_DRAM_valid/PAD (PDCDG_H)                           0.00      30.56 f
  ipad_DRAM_valid/C (PDCDG_H)                             0.22      30.78 f
  u_TOP/DRAM_valid (top)                                  0.00      30.78 f
  u_TOP/DRAM_wrapper/DRAM_valid (DRAM_wrapper)            0.00      30.78 f
  u_TOP/DRAM_wrapper/U860/ZN (ND3D1BWP16P90LVT)           0.01      30.79 r
  u_TOP/DRAM_wrapper/U861/ZN (OAI21D1BWP16P90LVT)         0.02      30.81 f
  u_TOP/DRAM_wrapper/U357/ZN (CKND1BWP16P90LVT)           0.01      30.82 r
  u_TOP/DRAM_wrapper/U1143/ZN (OAI31D1BWP16P90LVT)        0.02      30.84 f
  u_TOP/DRAM_wrapper/RLAST_S (DRAM_wrapper)               0.00      30.84 f
  u_TOP/AXI_BUS/RLAST_S[5] (AXI)                          0.00      30.84 f
  u_TOP/AXI_BUS/U1085/ZN (AOAI211D2BWP16P90LVT)           0.02      30.86 r
  u_TOP/AXI_BUS/U1301/ZN (INVD1BWP16P90LVT)               0.01      30.87 f
  u_TOP/AXI_BUS/U2310/ZN (ND2D1BWP16P90LVT)               0.01      30.88 r
  u_TOP/AXI_BUS/U1974/ZN (INVD1BWP16P90)                  0.01      30.89 f
  u_TOP/AXI_BUS/U1011/ZN (OAI31D1BWP20P90LVT)             0.01      30.90 r
  u_TOP/AXI_BUS/U1285/ZN (ND2D2BWP16P90LVT)               0.01      30.91 f
  u_TOP/AXI_BUS/U1015/ZN (CKND1BWP20P90)                  0.02      30.92 r
  u_TOP/AXI_BUS/U1582/ZN (AOI22D2BWP16P90LVT)             0.05      30.98 f
  u_TOP/AXI_BUS/U2314/ZN (OAI222D1BWP16P90LVT)            0.03      31.01 r
  u_TOP/AXI_BUS/WVALID_S[5] (AXI)                         0.00      31.01 r
  u_TOP/DRAM_wrapper/WVALID_S (DRAM_wrapper)              0.00      31.01 r
  u_TOP/DRAM_wrapper/U270/ZN (INVD1BWP16P90)              0.03      31.04 f
  u_TOP/DRAM_wrapper/U379/ZN (CKND1BWP16P90LVT)           0.04      31.08 r
  u_TOP/DRAM_wrapper/U1096/Z (AN2D1BWP16P90LVT)           0.02      31.10 r
  u_TOP/DRAM_wrapper/U852/ZN (AOI22D1BWP16P90LVT)         0.01      31.11 f
  u_TOP/DRAM_wrapper/U851/ZN (ND2D1BWP16P90LVT)           0.01      31.12 r
  u_TOP/DRAM_wrapper/sub_352/A[22] (DRAM_wrapper_DW01_sub_0)
                                                          0.00      31.12 r
  u_TOP/DRAM_wrapper/sub_352/U2_22/Z (XOR3D2BWP16P90LVT)
                                                          0.05      31.17 r
  u_TOP/DRAM_wrapper/sub_352/DIFF_22_ (DRAM_wrapper_DW01_sub_0)
                                                          0.00      31.17 r
  u_TOP/DRAM_wrapper/U890/Z (XOR2D1BWP16P90LVT)           0.02      31.18 f
  u_TOP/DRAM_wrapper/U893/ZN (NR3D1BWP16P90LVT)           0.01      31.19 r
  u_TOP/DRAM_wrapper/U894/ZN (ND3D1BWP16P90LVT)           0.01      31.20 f
  u_TOP/DRAM_wrapper/U919/ZN (OAI31D1BWP16P90LVT)         0.02      31.22 r
  u_TOP/DRAM_wrapper/U283/ZN (INVD1BWP16P90LVT)           0.01      31.23 f
  u_TOP/DRAM_wrapper/U943/ZN (OAI31D1BWP16P90LVT)         0.02      31.25 r
  u_TOP/DRAM_wrapper/U13/ZN (ND2D2BWP16P90LVT)            0.01      31.26 f
  u_TOP/DRAM_wrapper/U12/ZN (OAI211D2BWP16P90LVT)         0.02      31.27 r
  u_TOP/DRAM_wrapper/U1180/ZN (IOA21D1BWP16P90LVT)        0.02      31.29 r
  u_TOP/DRAM_wrapper/DRAM_A[0] (DRAM_wrapper)             0.00      31.29 r
  u_TOP/DRAM_A[0] (top)                                   0.00      31.29 r
  opad_DRAM_A0/PAD (PDCDG_H)                              0.53      31.82 r
  DRAM_A[0] (out)                                         0.00      31.82 r
  data arrival time                                                 31.82

  clock wdt_clk (rise edge)                              50.10      50.10
  clock network delay (ideal)                             0.50      50.60
  clock uncertainty                                      -0.10      50.50
  output external delay                                  -5.01      45.49
  data required time                                                45.49
  --------------------------------------------------------------------------
  data required time                                                45.49
  data arrival time                                                -31.82
  --------------------------------------------------------------------------
  slack (MET)                                                       13.67


1
