
module kernel_correlation (s_axi_ctrl_AWVALID,s_axi_ctrl_AWREADY,s_axi_ctrl_AWADDR,s_axi_ctrl_WVALID,s_axi_ctrl_WREADY,s_axi_ctrl_WDATA,s_axi_ctrl_WSTRB,s_axi_ctrl_ARVALID,s_axi_ctrl_ARREADY,s_axi_ctrl_ARADDR,s_axi_ctrl_RVALID,s_axi_ctrl_RREADY,s_axi_ctrl_RDATA,s_axi_ctrl_RRESP,s_axi_ctrl_BVALID,s_axi_ctrl_BREADY,s_axi_ctrl_BRESP,ap_clk,ap_rst_n,interrupt,v204,v205,v206,v207_0_address0,v207_0_ce0,v207_0_d0,v207_0_q0,v207_0_we0,v207_0_address1,v207_0_ce1,v207_0_d1,v207_0_q1,v207_0_we1,v207_1_address0,v207_1_ce0,v207_1_d0,v207_1_q0,v207_1_we0,v207_1_address1,v207_1_ce1,v207_1_d1,v207_1_q1,v207_1_we1,v207_2_address0,v207_2_ce0,v207_2_d0,v207_2_q0,v207_2_we0,v207_2_address1,v207_2_ce1,v207_2_d1,v207_2_q1,v207_2_we1,v207_3_address0,v207_3_ce0,v207_3_d0,v207_3_q0,v207_3_we0,v207_3_address1,v207_3_ce1,v207_3_d1,v207_3_q1,v207_3_we1,v207_4_address0,v207_4_ce0,v207_4_d0,v207_4_q0,v207_4_we0,v207_4_address1,v207_4_ce1,v207_4_d1,v207_4_q1,v207_4_we1,v207_5_address0,v207_5_ce0,v207_5_d0,v207_5_q0,v207_5_we0,v207_5_address1,v207_5_ce1,v207_5_d1,v207_5_q1,v207_5_we1,v207_6_address0,v207_6_ce0,v207_6_d0,v207_6_q0,v207_6_we0,v207_6_address1,v207_6_ce1,v207_6_d1,v207_6_q1,v207_6_we1,v207_7_address0,v207_7_ce0,v207_7_d0,v207_7_q0,v207_7_we0,v207_7_address1,v207_7_ce1,v207_7_d1,v207_7_q1,v207_7_we1,v207_8_address0,v207_8_ce0,v207_8_d0,v207_8_q0,v207_8_we0,v207_8_address1,v207_8_ce1,v207_8_d1,v207_8_q1,v207_8_we1,v207_9_address0,v207_9_ce0,v207_9_d0,v207_9_q0,v207_9_we0,v207_9_address1,v207_9_ce1,v207_9_d1,v207_9_q1,v207_9_we1,v207_10_address0,v207_10_ce0,v207_10_d0,v207_10_q0,v207_10_we0,v207_10_address1,v207_10_ce1,v207_10_d1,v207_10_q1,v207_10_we1,v207_11_address0,v207_11_ce0,v207_11_d0,v207_11_q0,v207_11_we0,v207_11_address1,v207_11_ce1,v207_11_d1,v207_11_q1,v207_11_we1,v207_12_address0,v207_12_ce0,v207_12_d0,v207_12_q0,v207_12_we0,v207_12_address1,v207_12_ce1,v207_12_d1,v207_12_q1,v207_12_we1,v207_13_address0,v207_13_ce0,v207_13_d0,v207_13_q0,v207_13_we0,v207_13_address1,v207_13_ce1,v207_13_d1,v207_13_q1,v207_13_we1,v207_14_address0,v207_14_ce0,v207_14_d0,v207_14_q0,v207_14_we0,v207_14_address1,v207_14_ce1,v207_14_d1,v207_14_q1,v207_14_we1,v207_15_address0,v207_15_ce0,v207_15_d0,v207_15_q0,v207_15_we0,v207_15_address1,v207_15_ce1,v207_15_d1,v207_15_q1,v207_15_we1,v207_16_address0,v207_16_ce0,v207_16_d0,v207_16_q0,v207_16_we0,v207_16_address1,v207_16_ce1,v207_16_d1,v207_16_q1,v207_16_we1,v207_17_address0,v207_17_ce0,v207_17_d0,v207_17_q0,v207_17_we0,v207_17_address1,v207_17_ce1,v207_17_d1,v207_17_q1,v207_17_we1,v207_18_address0,v207_18_ce0,v207_18_d0,v207_18_q0,v207_18_we0,v207_18_address1,v207_18_ce1,v207_18_d1,v207_18_q1,v207_18_we1,v207_19_address0,v207_19_ce0,v207_19_d0,v207_19_q0,v207_19_we0,v207_19_address1,v207_19_ce1,v207_19_d1,v207_19_q1,v207_19_we1,v208_address0,v208_ce0,v208_d0,v208_q0,v208_we0,v208_address1,v208_ce1,v208_d1,v208_q1,v208_we1,v209_address0,v209_ce0,v209_d0,v209_q0,v209_we0,v209_address1,v209_ce1,v209_d1,v209_q1,v209_we1,v210_address0,v210_ce0,v210_d0,v210_q0,v210_we0,v210_address1,v210_ce1,v210_d1,v210_q1,v210_we1,v211_address0,v211_ce0,v211_d0,v211_q0,v211_we0,v211_address1,v211_ce1,v211_d1,v211_q1,v211_we1,v212_address0,v212_ce0,v212_d0,v212_q0,v212_we0,v212_address1,v212_ce1,v212_d1,v212_q1,v212_we1,v213_address0,v213_ce0,v213_d0,v213_q0,v213_we0,v213_address1,v213_ce1,v213_d1,v213_q1,v213_we1,v214_address0,v214_ce0,v214_d0,v214_q0,v214_we0,v214_address1,v214_ce1,v214_d1,v214_q1,v214_we1,v215_address0,v215_ce0,v215_d0,v215_q0,v215_we0,v215_address1,v215_ce1,v215_d1,v215_q1,v215_we1,v216_address0,v216_ce0,v216_d0,v216_q0,v216_we0,v216_address1,v216_ce1,v216_d1,v216_q1,v216_we1,v217_address0,v217_ce0,v217_d0,v217_q0,v217_we0,v217_address1,v217_ce1,v217_d1,v217_q1,v217_we1,v218_address0,v218_ce0,v218_d0,v218_q0,v218_we0,v218_address1,v218_ce1,v218_d1,v218_q1,v218_we1,v219_address0,v219_ce0,v219_d0,v219_q0,v219_we0,v219_address1,v219_ce1,v219_d1,v219_q1,v219_we1);  
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] v204;
input  [31:0] v205;
input  [31:0] v206;
output  [11:0] v207_0_address0;
output   v207_0_ce0;
output  [31:0] v207_0_d0;
input  [31:0] v207_0_q0;
output   v207_0_we0;
output  [11:0] v207_0_address1;
output   v207_0_ce1;
output  [31:0] v207_0_d1;
input  [31:0] v207_0_q1;
output   v207_0_we1;
output  [11:0] v207_1_address0;
output   v207_1_ce0;
output  [31:0] v207_1_d0;
input  [31:0] v207_1_q0;
output   v207_1_we0;
output  [11:0] v207_1_address1;
output   v207_1_ce1;
output  [31:0] v207_1_d1;
input  [31:0] v207_1_q1;
output   v207_1_we1;
output  [11:0] v207_2_address0;
output   v207_2_ce0;
output  [31:0] v207_2_d0;
input  [31:0] v207_2_q0;
output   v207_2_we0;
output  [11:0] v207_2_address1;
output   v207_2_ce1;
output  [31:0] v207_2_d1;
input  [31:0] v207_2_q1;
output   v207_2_we1;
output  [11:0] v207_3_address0;
output   v207_3_ce0;
output  [31:0] v207_3_d0;
input  [31:0] v207_3_q0;
output   v207_3_we0;
output  [11:0] v207_3_address1;
output   v207_3_ce1;
output  [31:0] v207_3_d1;
input  [31:0] v207_3_q1;
output   v207_3_we1;
output  [11:0] v207_4_address0;
output   v207_4_ce0;
output  [31:0] v207_4_d0;
input  [31:0] v207_4_q0;
output   v207_4_we0;
output  [11:0] v207_4_address1;
output   v207_4_ce1;
output  [31:0] v207_4_d1;
input  [31:0] v207_4_q1;
output   v207_4_we1;
output  [11:0] v207_5_address0;
output   v207_5_ce0;
output  [31:0] v207_5_d0;
input  [31:0] v207_5_q0;
output   v207_5_we0;
output  [11:0] v207_5_address1;
output   v207_5_ce1;
output  [31:0] v207_5_d1;
input  [31:0] v207_5_q1;
output   v207_5_we1;
output  [11:0] v207_6_address0;
output   v207_6_ce0;
output  [31:0] v207_6_d0;
input  [31:0] v207_6_q0;
output   v207_6_we0;
output  [11:0] v207_6_address1;
output   v207_6_ce1;
output  [31:0] v207_6_d1;
input  [31:0] v207_6_q1;
output   v207_6_we1;
output  [11:0] v207_7_address0;
output   v207_7_ce0;
output  [31:0] v207_7_d0;
input  [31:0] v207_7_q0;
output   v207_7_we0;
output  [11:0] v207_7_address1;
output   v207_7_ce1;
output  [31:0] v207_7_d1;
input  [31:0] v207_7_q1;
output   v207_7_we1;
output  [11:0] v207_8_address0;
output   v207_8_ce0;
output  [31:0] v207_8_d0;
input  [31:0] v207_8_q0;
output   v207_8_we0;
output  [11:0] v207_8_address1;
output   v207_8_ce1;
output  [31:0] v207_8_d1;
input  [31:0] v207_8_q1;
output   v207_8_we1;
output  [11:0] v207_9_address0;
output   v207_9_ce0;
output  [31:0] v207_9_d0;
input  [31:0] v207_9_q0;
output   v207_9_we0;
output  [11:0] v207_9_address1;
output   v207_9_ce1;
output  [31:0] v207_9_d1;
input  [31:0] v207_9_q1;
output   v207_9_we1;
output  [11:0] v207_10_address0;
output   v207_10_ce0;
output  [31:0] v207_10_d0;
input  [31:0] v207_10_q0;
output   v207_10_we0;
output  [11:0] v207_10_address1;
output   v207_10_ce1;
output  [31:0] v207_10_d1;
input  [31:0] v207_10_q1;
output   v207_10_we1;
output  [11:0] v207_11_address0;
output   v207_11_ce0;
output  [31:0] v207_11_d0;
input  [31:0] v207_11_q0;
output   v207_11_we0;
output  [11:0] v207_11_address1;
output   v207_11_ce1;
output  [31:0] v207_11_d1;
input  [31:0] v207_11_q1;
output   v207_11_we1;
output  [11:0] v207_12_address0;
output   v207_12_ce0;
output  [31:0] v207_12_d0;
input  [31:0] v207_12_q0;
output   v207_12_we0;
output  [11:0] v207_12_address1;
output   v207_12_ce1;
output  [31:0] v207_12_d1;
input  [31:0] v207_12_q1;
output   v207_12_we1;
output  [11:0] v207_13_address0;
output   v207_13_ce0;
output  [31:0] v207_13_d0;
input  [31:0] v207_13_q0;
output   v207_13_we0;
output  [11:0] v207_13_address1;
output   v207_13_ce1;
output  [31:0] v207_13_d1;
input  [31:0] v207_13_q1;
output   v207_13_we1;
output  [11:0] v207_14_address0;
output   v207_14_ce0;
output  [31:0] v207_14_d0;
input  [31:0] v207_14_q0;
output   v207_14_we0;
output  [11:0] v207_14_address1;
output   v207_14_ce1;
output  [31:0] v207_14_d1;
input  [31:0] v207_14_q1;
output   v207_14_we1;
output  [11:0] v207_15_address0;
output   v207_15_ce0;
output  [31:0] v207_15_d0;
input  [31:0] v207_15_q0;
output   v207_15_we0;
output  [11:0] v207_15_address1;
output   v207_15_ce1;
output  [31:0] v207_15_d1;
input  [31:0] v207_15_q1;
output   v207_15_we1;
output  [11:0] v207_16_address0;
output   v207_16_ce0;
output  [31:0] v207_16_d0;
input  [31:0] v207_16_q0;
output   v207_16_we0;
output  [11:0] v207_16_address1;
output   v207_16_ce1;
output  [31:0] v207_16_d1;
input  [31:0] v207_16_q1;
output   v207_16_we1;
output  [11:0] v207_17_address0;
output   v207_17_ce0;
output  [31:0] v207_17_d0;
input  [31:0] v207_17_q0;
output   v207_17_we0;
output  [11:0] v207_17_address1;
output   v207_17_ce1;
output  [31:0] v207_17_d1;
input  [31:0] v207_17_q1;
output   v207_17_we1;
output  [11:0] v207_18_address0;
output   v207_18_ce0;
output  [31:0] v207_18_d0;
input  [31:0] v207_18_q0;
output   v207_18_we0;
output  [11:0] v207_18_address1;
output   v207_18_ce1;
output  [31:0] v207_18_d1;
input  [31:0] v207_18_q1;
output   v207_18_we1;
output  [11:0] v207_19_address0;
output   v207_19_ce0;
output  [31:0] v207_19_d0;
input  [31:0] v207_19_q0;
output   v207_19_we0;
output  [11:0] v207_19_address1;
output   v207_19_ce1;
output  [31:0] v207_19_d1;
input  [31:0] v207_19_q1;
output   v207_19_we1;
output  [15:0] v208_address0;
output   v208_ce0;
output  [31:0] v208_d0;
input  [31:0] v208_q0;
output   v208_we0;
output  [15:0] v208_address1;
output   v208_ce1;
output  [31:0] v208_d1;
input  [31:0] v208_q1;
output   v208_we1;
output  [15:0] v209_address0;
output   v209_ce0;
output  [31:0] v209_d0;
input  [31:0] v209_q0;
output   v209_we0;
output  [15:0] v209_address1;
output   v209_ce1;
output  [31:0] v209_d1;
input  [31:0] v209_q1;
output   v209_we1;
output  [15:0] v210_address0;
output   v210_ce0;
output  [31:0] v210_d0;
input  [31:0] v210_q0;
output   v210_we0;
output  [15:0] v210_address1;
output   v210_ce1;
output  [31:0] v210_d1;
input  [31:0] v210_q1;
output   v210_we1;
output  [15:0] v211_address0;
output   v211_ce0;
output  [31:0] v211_d0;
input  [31:0] v211_q0;
output   v211_we0;
output  [15:0] v211_address1;
output   v211_ce1;
output  [31:0] v211_d1;
input  [31:0] v211_q1;
output   v211_we1;
output  [7:0] v212_address0;
output   v212_ce0;
output  [31:0] v212_d0;
input  [31:0] v212_q0;
output   v212_we0;
output  [7:0] v212_address1;
output   v212_ce1;
output  [31:0] v212_d1;
input  [31:0] v212_q1;
output   v212_we1;
output  [7:0] v213_address0;
output   v213_ce0;
output  [31:0] v213_d0;
input  [31:0] v213_q0;
output   v213_we0;
output  [7:0] v213_address1;
output   v213_ce1;
output  [31:0] v213_d1;
input  [31:0] v213_q1;
output   v213_we1;
output  [7:0] v214_address0;
output   v214_ce0;
output  [31:0] v214_d0;
input  [31:0] v214_q0;
output   v214_we0;
output  [7:0] v214_address1;
output   v214_ce1;
output  [31:0] v214_d1;
input  [31:0] v214_q1;
output   v214_we1;
output  [7:0] v215_address0;
output   v215_ce0;
output  [31:0] v215_d0;
input  [31:0] v215_q0;
output   v215_we0;
output  [7:0] v215_address1;
output   v215_ce1;
output  [31:0] v215_d1;
input  [31:0] v215_q1;
output   v215_we1;
output  [7:0] v216_address0;
output   v216_ce0;
output  [31:0] v216_d0;
input  [31:0] v216_q0;
output   v216_we0;
output  [7:0] v216_address1;
output   v216_ce1;
output  [31:0] v216_d1;
input  [31:0] v216_q1;
output   v216_we1;
output  [7:0] v217_address0;
output   v217_ce0;
output  [31:0] v217_d0;
input  [31:0] v217_q0;
output   v217_we0;
output  [7:0] v217_address1;
output   v217_ce1;
output  [31:0] v217_d1;
input  [31:0] v217_q1;
output   v217_we1;
output  [7:0] v218_address0;
output   v218_ce0;
output  [31:0] v218_d0;
input  [31:0] v218_q0;
output   v218_we0;
output  [7:0] v218_address1;
output   v218_ce1;
output  [31:0] v218_d1;
input  [31:0] v218_q1;
output   v218_we1;
output  [7:0] v219_address0;
output   v219_ce0;
output  [31:0] v219_d0;
input  [31:0] v219_q0;
output   v219_we0;
output  [7:0] v219_address1;
output   v219_ce1;
output  [31:0] v219_d1;
input  [31:0] v219_q1;
output   v219_we1;
 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    Loop_VITIS_LOOP_335_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_335_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_335_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_335_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_335_1_proc_U0_ap_ready;
wire   [7:0] Loop_VITIS_LOOP_335_1_proc_U0_v213_address0;
wire    Loop_VITIS_LOOP_335_1_proc_U0_v213_ce0;
wire    Loop_VITIS_LOOP_335_1_proc_U0_v213_we0;
wire   [31:0] Loop_VITIS_LOOP_335_1_proc_U0_v213_d0;
wire   [7:0] Loop_VITIS_LOOP_335_1_proc_U0_v213_address1;
wire    Loop_VITIS_LOOP_335_1_proc_U0_v213_ce1;
wire   [15:0] Loop_VITIS_LOOP_335_1_proc_U0_v210_address0;
wire    Loop_VITIS_LOOP_335_1_proc_U0_v210_ce0;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_start;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_done;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_continue;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_idle;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_start_out;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_start_write;
wire   [0:0] Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_din;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_write;
wire    kernel_correlation_node3_U0_ap_start;
wire    kernel_correlation_node3_U0_start_full_n;
wire    kernel_correlation_node3_U0_ap_done;
wire    kernel_correlation_node3_U0_ap_continue;
wire    kernel_correlation_node3_U0_ap_idle;
wire    kernel_correlation_node3_U0_ap_ready;
wire    kernel_correlation_node3_U0_start_out;
wire    kernel_correlation_node3_U0_start_write;
wire    kernel_correlation_node3_U0_v234_read;
wire   [7:0] kernel_correlation_node3_U0_v212_address0;
wire    kernel_correlation_node3_U0_v212_ce0;
wire   [0:0] kernel_correlation_node3_U0_v236_din;
wire    kernel_correlation_node3_U0_v236_write;
wire   [7:0] kernel_correlation_node3_U0_v216_address0;
wire    kernel_correlation_node3_U0_v216_ce0;
wire    kernel_correlation_node3_U0_v216_we0;
wire   [31:0] kernel_correlation_node3_U0_v216_d0;
wire   [0:0] kernel_correlation_node3_U0_v237_din;
wire    kernel_correlation_node3_U0_v237_write;
wire   [7:0] kernel_correlation_node3_U0_v218_address0;
wire    kernel_correlation_node3_U0_v218_ce0;
wire    kernel_correlation_node3_U0_v218_we0;
wire   [31:0] kernel_correlation_node3_U0_v218_d0;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_start;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_done;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_continue;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_idle;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_ready;
wire    Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_v237_read;
wire    Loop_VITIS_LOOP_284_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_284_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_284_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_284_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_284_1_proc_U0_ap_ready;
wire   [7:0] Loop_VITIS_LOOP_284_1_proc_U0_v215_address0;
wire    Loop_VITIS_LOOP_284_1_proc_U0_v215_ce0;
wire    Loop_VITIS_LOOP_284_1_proc_U0_v215_we0;
wire   [31:0] Loop_VITIS_LOOP_284_1_proc_U0_v215_d0;
wire   [7:0] Loop_VITIS_LOOP_284_1_proc_U0_v215_address1;
wire    Loop_VITIS_LOOP_284_1_proc_U0_v215_ce1;
wire   [15:0] Loop_VITIS_LOOP_284_1_proc_U0_v209_address0;
wire    Loop_VITIS_LOOP_284_1_proc_U0_v209_ce0;
wire   [7:0] Loop_VITIS_LOOP_284_1_proc_U0_v219_address0;
wire    Loop_VITIS_LOOP_284_1_proc_U0_v219_ce0;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_start;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_done;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_continue;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_idle;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_ready;
wire    Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_v236_read;
wire    sqrt_U0_ap_start;
wire    sqrt_U0_ap_done;
wire    sqrt_U0_ap_continue;
wire    sqrt_U0_ap_idle;
wire    sqrt_U0_ap_ready;
wire   [31:0] sqrt_U0_ap_return;
wire    v153_RetDup_full_n;
wire    Loop_VITIS_LOOP_258_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_258_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_258_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_258_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_258_1_proc_U0_ap_ready;
wire   [7:0] Loop_VITIS_LOOP_258_1_proc_U0_v217_address0;
wire    Loop_VITIS_LOOP_258_1_proc_U0_v217_ce0;
wire   [15:0] Loop_VITIS_LOOP_258_1_proc_U0_v208_address0;
wire    Loop_VITIS_LOOP_258_1_proc_U0_v208_ce0;
wire    Loop_VITIS_LOOP_258_1_proc_U0_v208_we0;
wire   [31:0] Loop_VITIS_LOOP_258_1_proc_U0_v208_d0;
wire   [15:0] Loop_VITIS_LOOP_258_1_proc_U0_v208_address1;
wire    Loop_VITIS_LOOP_258_1_proc_U0_v208_ce1;
wire   [7:0] Loop_VITIS_LOOP_258_1_proc_U0_v214_address0;
wire    Loop_VITIS_LOOP_258_1_proc_U0_v214_ce0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_29_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_29_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_29_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_29_1_proc_U0_ap_ready;
wire   [15:0] Loop_VITIS_LOOP_29_1_proc_U0_v211_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v211_ce0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v211_we0;
wire   [31:0] Loop_VITIS_LOOP_29_1_proc_U0_v211_d0;
wire   [15:0] Loop_VITIS_LOOP_29_1_proc_U0_v211_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v211_ce1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v211_we1;
wire   [31:0] Loop_VITIS_LOOP_29_1_proc_U0_v211_d1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce1;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address0;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce0;
wire   [11:0] Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address1;
wire    Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce1;
wire    v234_full_n;
wire   [0:0] v234_dout;
wire   [2:0] v234_num_data_valid;
wire   [2:0] v234_fifo_cap;
wire    v234_empty_n;
wire    v236_full_n;
wire   [0:0] v236_dout;
wire   [2:0] v236_num_data_valid;
wire   [2:0] v236_fifo_cap;
wire    v236_empty_n;
wire    v237_full_n;
wire   [0:0] v237_dout;
wire   [2:0] v237_num_data_valid;
wire   [2:0] v237_fifo_cap;
wire    v237_empty_n;
wire   [31:0] v153_RetDup_dout;
wire   [2:0] v153_RetDup_num_data_valid;
wire   [2:0] v153_RetDup_fifo_cap;
wire    v153_RetDup_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready;
reg    ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready;
wire    ap_sync_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready;
reg    ap_sync_reg_sqrt_U0_ap_ready;
wire    ap_sync_sqrt_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready;
wire   [0:0] start_for_kernel_correlation_node3_U0_din;
wire    start_for_kernel_correlation_node3_U0_full_n;
wire   [0:0] start_for_kernel_correlation_node3_U0_dout;
wire    start_for_kernel_correlation_node3_U0_empty_n;
wire   [0:0] start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_din;
wire    start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_full_n;
wire   [0:0] start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_dout;
wire    start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_empty_n;
wire   [0:0] start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_din;
wire    start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_full_n;
wire   [0:0] start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_dout;
wire    start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_empty_n;
wire    ap_ce_reg;
initial begin
#0 ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_sqrt_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready = 1'b0;
end
kernel_correlation_ctrl_s_axi #(.C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),.C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
ctrl_s_axi_U(.AWVALID(s_axi_ctrl_AWVALID),.AWREADY(s_axi_ctrl_AWREADY),.AWADDR(s_axi_ctrl_AWADDR),.WVALID(s_axi_ctrl_WVALID),.WREADY(s_axi_ctrl_WREADY),.WDATA(s_axi_ctrl_WDATA),.WSTRB(s_axi_ctrl_WSTRB),.ARVALID(s_axi_ctrl_ARVALID),.ARREADY(s_axi_ctrl_ARREADY),.ARADDR(s_axi_ctrl_ARADDR),.RVALID(s_axi_ctrl_RVALID),.RREADY(s_axi_ctrl_RREADY),.RDATA(s_axi_ctrl_RDATA),.RRESP(s_axi_ctrl_RRESP),.BVALID(s_axi_ctrl_BVALID),.BREADY(s_axi_ctrl_BREADY),.BRESP(s_axi_ctrl_BRESP),.ACLK(ap_clk),.ARESET(ap_rst_n_inv),.ACLK_EN(1'b1),.ap_start(ap_start),.interrupt(interrupt),.ap_ready(ap_ready),.ap_done(ap_done),.ap_idle(ap_idle));
kernel_correlation_Loop_VITIS_LOOP_335_1_proc Loop_VITIS_LOOP_335_1_proc_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Loop_VITIS_LOOP_335_1_proc_U0_ap_start),.ap_done(Loop_VITIS_LOOP_335_1_proc_U0_ap_done),.ap_continue(Loop_VITIS_LOOP_335_1_proc_U0_ap_continue),.ap_idle(Loop_VITIS_LOOP_335_1_proc_U0_ap_idle),.ap_ready(Loop_VITIS_LOOP_335_1_proc_U0_ap_ready),.v213_address0(Loop_VITIS_LOOP_335_1_proc_U0_v213_address0),.v213_ce0(Loop_VITIS_LOOP_335_1_proc_U0_v213_ce0),.v213_we0(Loop_VITIS_LOOP_335_1_proc_U0_v213_we0),.v213_d0(Loop_VITIS_LOOP_335_1_proc_U0_v213_d0),.v213_address1(Loop_VITIS_LOOP_335_1_proc_U0_v213_address1),.v213_ce1(Loop_VITIS_LOOP_335_1_proc_U0_v213_ce1),.v213_q1(v213_q1),.v210_address0(Loop_VITIS_LOOP_335_1_proc_U0_v210_address0),.v210_ce0(Loop_VITIS_LOOP_335_1_proc_U0_v210_ce0),.v210_q0(v210_q0),.v206(v206));
kernel_correlation_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1 Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_start),.start_full_n(start_for_kernel_correlation_node3_U0_full_n),.ap_done(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_done),.ap_continue(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_continue),.ap_idle(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_idle),.ap_ready(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready),.start_out(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_start_out),.start_write(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_start_write),.v234_din(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_din),.v234_num_data_valid(v234_num_data_valid),.v234_fifo_cap(v234_fifo_cap),.v234_full_n(v234_full_n),.v234_write(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_write));
kernel_correlation_kernel_correlation_node3 kernel_correlation_node3_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(kernel_correlation_node3_U0_ap_start),.start_full_n(kernel_correlation_node3_U0_start_full_n),.ap_done(kernel_correlation_node3_U0_ap_done),.ap_continue(kernel_correlation_node3_U0_ap_continue),.ap_idle(kernel_correlation_node3_U0_ap_idle),.ap_ready(kernel_correlation_node3_U0_ap_ready),.start_out(kernel_correlation_node3_U0_start_out),.start_write(kernel_correlation_node3_U0_start_write),.v234_dout(v234_dout),.v234_num_data_valid(v234_num_data_valid),.v234_fifo_cap(v234_fifo_cap),.v234_empty_n(v234_empty_n),.v234_read(kernel_correlation_node3_U0_v234_read),.v212_address0(kernel_correlation_node3_U0_v212_address0),.v212_ce0(kernel_correlation_node3_U0_v212_ce0),.v212_q0(v212_q0),.v236_din(kernel_correlation_node3_U0_v236_din),.v236_num_data_valid(v236_num_data_valid),.v236_fifo_cap(v236_fifo_cap),.v236_full_n(v236_full_n),.v236_write(kernel_correlation_node3_U0_v236_write),.v216_address0(kernel_correlation_node3_U0_v216_address0),.v216_ce0(kernel_correlation_node3_U0_v216_ce0),.v216_we0(kernel_correlation_node3_U0_v216_we0),.v216_d0(kernel_correlation_node3_U0_v216_d0),.v237_din(kernel_correlation_node3_U0_v237_din),.v237_num_data_valid(v237_num_data_valid),.v237_fifo_cap(v237_fifo_cap),.v237_full_n(v237_full_n),.v237_write(kernel_correlation_node3_U0_v237_write),.v218_address0(kernel_correlation_node3_U0_v218_address0),.v218_ce0(kernel_correlation_node3_U0_v218_ce0),.v218_we0(kernel_correlation_node3_U0_v218_we0),.v218_d0(kernel_correlation_node3_U0_v218_d0));
kernel_correlation_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_start),.ap_done(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_done),.ap_continue(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_continue),.ap_idle(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_idle),.ap_ready(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_ready),.v237_dout(v237_dout),.v237_num_data_valid(v237_num_data_valid),.v237_fifo_cap(v237_fifo_cap),.v237_empty_n(v237_empty_n),.v237_read(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_v237_read));
kernel_correlation_Loop_VITIS_LOOP_284_1_proc Loop_VITIS_LOOP_284_1_proc_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Loop_VITIS_LOOP_284_1_proc_U0_ap_start),.ap_done(Loop_VITIS_LOOP_284_1_proc_U0_ap_done),.ap_continue(Loop_VITIS_LOOP_284_1_proc_U0_ap_continue),.ap_idle(Loop_VITIS_LOOP_284_1_proc_U0_ap_idle),.ap_ready(Loop_VITIS_LOOP_284_1_proc_U0_ap_ready),.v215_address0(Loop_VITIS_LOOP_284_1_proc_U0_v215_address0),.v215_ce0(Loop_VITIS_LOOP_284_1_proc_U0_v215_ce0),.v215_we0(Loop_VITIS_LOOP_284_1_proc_U0_v215_we0),.v215_d0(Loop_VITIS_LOOP_284_1_proc_U0_v215_d0),.v215_address1(Loop_VITIS_LOOP_284_1_proc_U0_v215_address1),.v215_ce1(Loop_VITIS_LOOP_284_1_proc_U0_v215_ce1),.v215_q1(v215_q1),.v209_address0(Loop_VITIS_LOOP_284_1_proc_U0_v209_address0),.v209_ce0(Loop_VITIS_LOOP_284_1_proc_U0_v209_ce0),.v209_q0(v209_q0),.v219_address0(Loop_VITIS_LOOP_284_1_proc_U0_v219_address0),.v219_ce0(Loop_VITIS_LOOP_284_1_proc_U0_v219_ce0),.v219_q0(v219_q0),.v206(v206));
kernel_correlation_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_start),.ap_done(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_done),.ap_continue(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_continue),.ap_idle(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_idle),.ap_ready(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_ready),.v236_dout(v236_dout),.v236_num_data_valid(v236_num_data_valid),.v236_fifo_cap(v236_fifo_cap),.v236_empty_n(v236_empty_n),.v236_read(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_v236_read));
kernel_correlation_sqrt sqrt_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(sqrt_U0_ap_start),.ap_done(sqrt_U0_ap_done),.ap_continue(sqrt_U0_ap_continue),.ap_idle(sqrt_U0_ap_idle),.ap_ready(sqrt_U0_ap_ready),.p_x(v206),.ap_return(sqrt_U0_ap_return));
kernel_correlation_Loop_VITIS_LOOP_258_1_proc Loop_VITIS_LOOP_258_1_proc_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Loop_VITIS_LOOP_258_1_proc_U0_ap_start),.ap_done(Loop_VITIS_LOOP_258_1_proc_U0_ap_done),.ap_continue(Loop_VITIS_LOOP_258_1_proc_U0_ap_continue),.ap_idle(Loop_VITIS_LOOP_258_1_proc_U0_ap_idle),.ap_ready(Loop_VITIS_LOOP_258_1_proc_U0_ap_ready),.v217_address0(Loop_VITIS_LOOP_258_1_proc_U0_v217_address0),.v217_ce0(Loop_VITIS_LOOP_258_1_proc_U0_v217_ce0),.v217_q0(v217_q0),.v208_address0(Loop_VITIS_LOOP_258_1_proc_U0_v208_address0),.v208_ce0(Loop_VITIS_LOOP_258_1_proc_U0_v208_ce0),.v208_we0(Loop_VITIS_LOOP_258_1_proc_U0_v208_we0),.v208_d0(Loop_VITIS_LOOP_258_1_proc_U0_v208_d0),.v208_address1(Loop_VITIS_LOOP_258_1_proc_U0_v208_address1),.v208_ce1(Loop_VITIS_LOOP_258_1_proc_U0_v208_ce1),.v208_q1(v208_q1),.v214_address0(Loop_VITIS_LOOP_258_1_proc_U0_v214_address0),.v214_ce0(Loop_VITIS_LOOP_258_1_proc_U0_v214_ce0),.v214_q0(v214_q0),.v153(v153_RetDup_dout));
kernel_correlation_Loop_VITIS_LOOP_29_1_proc Loop_VITIS_LOOP_29_1_proc_U0(.ap_clk(ap_clk),.ap_rst(ap_rst_n_inv),.ap_start(Loop_VITIS_LOOP_29_1_proc_U0_ap_start),.ap_done(Loop_VITIS_LOOP_29_1_proc_U0_ap_done),.ap_continue(Loop_VITIS_LOOP_29_1_proc_U0_ap_continue),.ap_idle(Loop_VITIS_LOOP_29_1_proc_U0_ap_idle),.ap_ready(Loop_VITIS_LOOP_29_1_proc_U0_ap_ready),.v211_address0(Loop_VITIS_LOOP_29_1_proc_U0_v211_address0),.v211_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v211_ce0),.v211_we0(Loop_VITIS_LOOP_29_1_proc_U0_v211_we0),.v211_d0(Loop_VITIS_LOOP_29_1_proc_U0_v211_d0),.v211_address1(Loop_VITIS_LOOP_29_1_proc_U0_v211_address1),.v211_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v211_ce1),.v211_we1(Loop_VITIS_LOOP_29_1_proc_U0_v211_we1),.v211_d1(Loop_VITIS_LOOP_29_1_proc_U0_v211_d1),.v211_q1(v211_q1),.v207_0_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address0),.v207_0_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce0),.v207_0_q0(v207_0_q0),.v207_0_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address1),.v207_0_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce1),.v207_0_q1(v207_0_q1),.v207_1_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address0),.v207_1_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce0),.v207_1_q0(v207_1_q0),.v207_1_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address1),.v207_1_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce1),.v207_1_q1(v207_1_q1),.v207_2_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address0),.v207_2_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce0),.v207_2_q0(v207_2_q0),.v207_2_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address1),.v207_2_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce1),.v207_2_q1(v207_2_q1),.v207_3_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address0),.v207_3_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce0),.v207_3_q0(v207_3_q0),.v207_3_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address1),.v207_3_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce1),.v207_3_q1(v207_3_q1),.v207_4_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address0),.v207_4_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce0),.v207_4_q0(v207_4_q0),.v207_4_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address1),.v207_4_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce1),.v207_4_q1(v207_4_q1),.v207_5_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address0),.v207_5_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce0),.v207_5_q0(v207_5_q0),.v207_5_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address1),.v207_5_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce1),.v207_5_q1(v207_5_q1),.v207_6_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address0),.v207_6_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce0),.v207_6_q0(v207_6_q0),.v207_6_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address1),.v207_6_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce1),.v207_6_q1(v207_6_q1),.v207_7_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address0),.v207_7_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce0),.v207_7_q0(v207_7_q0),.v207_7_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address1),.v207_7_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce1),.v207_7_q1(v207_7_q1),.v207_8_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address0),.v207_8_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce0),.v207_8_q0(v207_8_q0),.v207_8_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address1),.v207_8_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce1),.v207_8_q1(v207_8_q1),.v207_9_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address0),.v207_9_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce0),.v207_9_q0(v207_9_q0),.v207_9_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address1),.v207_9_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce1),.v207_9_q1(v207_9_q1),.v207_10_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address0),.v207_10_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce0),.v207_10_q0(v207_10_q0),.v207_10_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address1),.v207_10_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce1),.v207_10_q1(v207_10_q1),.v207_11_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address0),.v207_11_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce0),.v207_11_q0(v207_11_q0),.v207_11_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address1),.v207_11_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce1),.v207_11_q1(v207_11_q1),.v207_12_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address0),.v207_12_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce0),.v207_12_q0(v207_12_q0),.v207_12_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address1),.v207_12_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce1),.v207_12_q1(v207_12_q1),.v207_13_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address0),.v207_13_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce0),.v207_13_q0(v207_13_q0),.v207_13_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address1),.v207_13_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce1),.v207_13_q1(v207_13_q1),.v207_14_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address0),.v207_14_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce0),.v207_14_q0(v207_14_q0),.v207_14_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address1),.v207_14_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce1),.v207_14_q1(v207_14_q1),.v207_15_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address0),.v207_15_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce0),.v207_15_q0(v207_15_q0),.v207_15_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address1),.v207_15_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce1),.v207_15_q1(v207_15_q1),.v207_16_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address0),.v207_16_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce0),.v207_16_q0(v207_16_q0),.v207_16_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address1),.v207_16_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce1),.v207_16_q1(v207_16_q1),.v207_17_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address0),.v207_17_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce0),.v207_17_q0(v207_17_q0),.v207_17_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address1),.v207_17_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce1),.v207_17_q1(v207_17_q1),.v207_18_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address0),.v207_18_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce0),.v207_18_q0(v207_18_q0),.v207_18_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address1),.v207_18_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce1),.v207_18_q1(v207_18_q1),.v207_19_address0(Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address0),.v207_19_ce0(Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce0),.v207_19_q0(v207_19_q0),.v207_19_address1(Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address1),.v207_19_ce1(Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce1),.v207_19_q1(v207_19_q1));
kernel_correlation_fifo_w1_d2_S_x v234_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_din),.if_full_n(v234_full_n),.if_write(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_v234_write),.if_dout(v234_dout),.if_num_data_valid(v234_num_data_valid),.if_fifo_cap(v234_fifo_cap),.if_empty_n(v234_empty_n),.if_read(kernel_correlation_node3_U0_v234_read));
kernel_correlation_fifo_w1_d2_S_x v236_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(kernel_correlation_node3_U0_v236_din),.if_full_n(v236_full_n),.if_write(kernel_correlation_node3_U0_v236_write),.if_dout(v236_dout),.if_num_data_valid(v236_num_data_valid),.if_fifo_cap(v236_fifo_cap),.if_empty_n(v236_empty_n),.if_read(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_v236_read));
kernel_correlation_fifo_w1_d2_S_x v237_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(kernel_correlation_node3_U0_v237_din),.if_full_n(v237_full_n),.if_write(kernel_correlation_node3_U0_v237_write),.if_dout(v237_dout),.if_num_data_valid(v237_num_data_valid),.if_fifo_cap(v237_fifo_cap),.if_empty_n(v237_empty_n),.if_read(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_v237_read));
kernel_correlation_fifo_w32_d2_S v153_RetDup_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(sqrt_U0_ap_return),.if_full_n(v153_RetDup_full_n),.if_write(sqrt_U0_ap_done),.if_dout(v153_RetDup_dout),.if_num_data_valid(v153_RetDup_num_data_valid),.if_fifo_cap(v153_RetDup_fifo_cap),.if_empty_n(v153_RetDup_empty_n),.if_read(Loop_VITIS_LOOP_258_1_proc_U0_ap_ready));
kernel_correlation_start_for_kernel_correlation_node3_U0 start_for_kernel_correlation_node3_U0_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(start_for_kernel_correlation_node3_U0_din),.if_full_n(start_for_kernel_correlation_node3_U0_full_n),.if_write(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_start_write),.if_dout(start_for_kernel_correlation_node3_U0_dout),.if_empty_n(start_for_kernel_correlation_node3_U0_empty_n),.if_read(kernel_correlation_node3_U0_ap_ready));
kernel_correlation_start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exbkb start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exbkb_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_din),.if_full_n(start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_full_n),.if_write(kernel_correlation_node3_U0_start_write),.if_dout(start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_dout),.if_empty_n(start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_empty_n),.if_read(Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_ready));
kernel_correlation_start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_Scud start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_Scud_U(.clk(ap_clk),.reset(ap_rst_n_inv),.if_read_ce(1'b1),.if_write_ce(1'b1),.if_din(start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_din),.if_full_n(start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_full_n),.if_write(kernel_correlation_node3_U0_start_write),.if_dout(start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_dout),.if_empty_n(start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_empty_n),.if_read(Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_ready));
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready <= ap_sync_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_sqrt_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_sqrt_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_sqrt_U0_ap_ready <= ap_sync_sqrt_U0_ap_ready;
        end
    end
end
assign Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_continue = ap_sync_done;
assign Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_start = start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_empty_n;
assign Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_continue = 1'b1;
assign Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_start = ((ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready ^ 1'b1) & ap_start);
assign Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_continue = ap_sync_done;
assign Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_start = start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_empty_n;
assign Loop_VITIS_LOOP_258_1_proc_U0_ap_continue = ap_sync_done;
assign Loop_VITIS_LOOP_258_1_proc_U0_ap_start = v153_RetDup_empty_n;
assign Loop_VITIS_LOOP_284_1_proc_U0_ap_continue = ap_sync_done;
assign Loop_VITIS_LOOP_284_1_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready ^ 1'b1) & ap_start);
assign Loop_VITIS_LOOP_29_1_proc_U0_ap_continue = ap_sync_done;
assign Loop_VITIS_LOOP_29_1_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready ^ 1'b1) & ap_start);
assign Loop_VITIS_LOOP_335_1_proc_U0_ap_continue = ap_sync_done;
assign Loop_VITIS_LOOP_335_1_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready ^ 1'b1) & ap_start);
assign ap_done = ap_sync_done;
assign ap_idle = (sqrt_U0_ap_idle & kernel_correlation_node3_U0_ap_idle & (v153_RetDup_empty_n ^ 1'b1) & Loop_VITIS_LOOP_335_1_proc_U0_ap_idle & Loop_VITIS_LOOP_29_1_proc_U0_ap_idle & Loop_VITIS_LOOP_284_1_proc_U0_ap_idle & Loop_VITIS_LOOP_258_1_proc_U0_ap_idle & Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_idle & Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_idle & Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_idle);
assign ap_ready = ap_sync_ready;
always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign ap_sync_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready = (ap_sync_reg_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready | Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready);
assign ap_sync_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready | Loop_VITIS_LOOP_284_1_proc_U0_ap_ready);
assign ap_sync_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready | Loop_VITIS_LOOP_29_1_proc_U0_ap_ready);
assign ap_sync_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready | Loop_VITIS_LOOP_335_1_proc_U0_ap_ready);
assign ap_sync_done = (kernel_correlation_node3_U0_ap_done & Loop_VITIS_LOOP_335_1_proc_U0_ap_done & Loop_VITIS_LOOP_29_1_proc_U0_ap_done & Loop_VITIS_LOOP_284_1_proc_U0_ap_done & Loop_VITIS_LOOP_258_1_proc_U0_ap_done & Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_ap_done & Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_ap_done);
assign ap_sync_ready = (ap_sync_sqrt_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_335_1_proc_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_29_1_proc_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_284_1_proc_U0_ap_ready & ap_sync_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_proc1_U0_ap_ready);
assign ap_sync_sqrt_U0_ap_ready = (sqrt_U0_ap_ready | ap_sync_reg_sqrt_U0_ap_ready);
assign kernel_correlation_node3_U0_ap_continue = ap_sync_done;
assign kernel_correlation_node3_U0_ap_start = start_for_kernel_correlation_node3_U0_empty_n;
assign kernel_correlation_node3_U0_start_full_n = (start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_full_n & start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_full_n);
assign sqrt_U0_ap_continue = v153_RetDup_full_n;
assign sqrt_U0_ap_start = ((ap_sync_reg_sqrt_U0_ap_ready ^ 1'b1) & ap_start);
assign start_for_Block_Z24kernel_correlation_node2PA240_fRN3hls6streamIbLi0EEEPfS4_S5_f_exit_pro_U0_din = 1'b1;
assign start_for_Block_Z24kernel_correlation_node4PA240_fRN3hls6streamIbLi0EEEPff_exit_split_spl_U0_din = 1'b1;
assign start_for_kernel_correlation_node3_U0_din = 1'b1;
assign v207_0_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address0;
assign v207_0_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_0_address1;
assign v207_0_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce0;
assign v207_0_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_0_ce1;
assign v207_0_d0 = 32'd0;
assign v207_0_d1 = 32'd0;
assign v207_0_we0 = 1'b0;
assign v207_0_we1 = 1'b0;
assign v207_10_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address0;
assign v207_10_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_10_address1;
assign v207_10_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce0;
assign v207_10_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_10_ce1;
assign v207_10_d0 = 32'd0;
assign v207_10_d1 = 32'd0;
assign v207_10_we0 = 1'b0;
assign v207_10_we1 = 1'b0;
assign v207_11_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address0;
assign v207_11_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_11_address1;
assign v207_11_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce0;
assign v207_11_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_11_ce1;
assign v207_11_d0 = 32'd0;
assign v207_11_d1 = 32'd0;
assign v207_11_we0 = 1'b0;
assign v207_11_we1 = 1'b0;
assign v207_12_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address0;
assign v207_12_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_12_address1;
assign v207_12_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce0;
assign v207_12_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_12_ce1;
assign v207_12_d0 = 32'd0;
assign v207_12_d1 = 32'd0;
assign v207_12_we0 = 1'b0;
assign v207_12_we1 = 1'b0;
assign v207_13_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address0;
assign v207_13_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_13_address1;
assign v207_13_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce0;
assign v207_13_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_13_ce1;
assign v207_13_d0 = 32'd0;
assign v207_13_d1 = 32'd0;
assign v207_13_we0 = 1'b0;
assign v207_13_we1 = 1'b0;
assign v207_14_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address0;
assign v207_14_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_14_address1;
assign v207_14_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce0;
assign v207_14_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_14_ce1;
assign v207_14_d0 = 32'd0;
assign v207_14_d1 = 32'd0;
assign v207_14_we0 = 1'b0;
assign v207_14_we1 = 1'b0;
assign v207_15_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address0;
assign v207_15_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_15_address1;
assign v207_15_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce0;
assign v207_15_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_15_ce1;
assign v207_15_d0 = 32'd0;
assign v207_15_d1 = 32'd0;
assign v207_15_we0 = 1'b0;
assign v207_15_we1 = 1'b0;
assign v207_16_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address0;
assign v207_16_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_16_address1;
assign v207_16_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce0;
assign v207_16_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_16_ce1;
assign v207_16_d0 = 32'd0;
assign v207_16_d1 = 32'd0;
assign v207_16_we0 = 1'b0;
assign v207_16_we1 = 1'b0;
assign v207_17_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address0;
assign v207_17_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_17_address1;
assign v207_17_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce0;
assign v207_17_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_17_ce1;
assign v207_17_d0 = 32'd0;
assign v207_17_d1 = 32'd0;
assign v207_17_we0 = 1'b0;
assign v207_17_we1 = 1'b0;
assign v207_18_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address0;
assign v207_18_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_18_address1;
assign v207_18_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce0;
assign v207_18_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_18_ce1;
assign v207_18_d0 = 32'd0;
assign v207_18_d1 = 32'd0;
assign v207_18_we0 = 1'b0;
assign v207_18_we1 = 1'b0;
assign v207_19_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address0;
assign v207_19_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_19_address1;
assign v207_19_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce0;
assign v207_19_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_19_ce1;
assign v207_19_d0 = 32'd0;
assign v207_19_d1 = 32'd0;
assign v207_19_we0 = 1'b0;
assign v207_19_we1 = 1'b0;
assign v207_1_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address0;
assign v207_1_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_1_address1;
assign v207_1_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce0;
assign v207_1_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_1_ce1;
assign v207_1_d0 = 32'd0;
assign v207_1_d1 = 32'd0;
assign v207_1_we0 = 1'b0;
assign v207_1_we1 = 1'b0;
assign v207_2_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address0;
assign v207_2_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_2_address1;
assign v207_2_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce0;
assign v207_2_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_2_ce1;
assign v207_2_d0 = 32'd0;
assign v207_2_d1 = 32'd0;
assign v207_2_we0 = 1'b0;
assign v207_2_we1 = 1'b0;
assign v207_3_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address0;
assign v207_3_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_3_address1;
assign v207_3_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce0;
assign v207_3_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_3_ce1;
assign v207_3_d0 = 32'd0;
assign v207_3_d1 = 32'd0;
assign v207_3_we0 = 1'b0;
assign v207_3_we1 = 1'b0;
assign v207_4_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address0;
assign v207_4_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_4_address1;
assign v207_4_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce0;
assign v207_4_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_4_ce1;
assign v207_4_d0 = 32'd0;
assign v207_4_d1 = 32'd0;
assign v207_4_we0 = 1'b0;
assign v207_4_we1 = 1'b0;
assign v207_5_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address0;
assign v207_5_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_5_address1;
assign v207_5_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce0;
assign v207_5_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_5_ce1;
assign v207_5_d0 = 32'd0;
assign v207_5_d1 = 32'd0;
assign v207_5_we0 = 1'b0;
assign v207_5_we1 = 1'b0;
assign v207_6_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address0;
assign v207_6_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_6_address1;
assign v207_6_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce0;
assign v207_6_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_6_ce1;
assign v207_6_d0 = 32'd0;
assign v207_6_d1 = 32'd0;
assign v207_6_we0 = 1'b0;
assign v207_6_we1 = 1'b0;
assign v207_7_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address0;
assign v207_7_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_7_address1;
assign v207_7_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce0;
assign v207_7_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_7_ce1;
assign v207_7_d0 = 32'd0;
assign v207_7_d1 = 32'd0;
assign v207_7_we0 = 1'b0;
assign v207_7_we1 = 1'b0;
assign v207_8_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address0;
assign v207_8_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_8_address1;
assign v207_8_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce0;
assign v207_8_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_8_ce1;
assign v207_8_d0 = 32'd0;
assign v207_8_d1 = 32'd0;
assign v207_8_we0 = 1'b0;
assign v207_8_we1 = 1'b0;
assign v207_9_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address0;
assign v207_9_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_9_address1;
assign v207_9_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce0;
assign v207_9_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v207_9_ce1;
assign v207_9_d0 = 32'd0;
assign v207_9_d1 = 32'd0;
assign v207_9_we0 = 1'b0;
assign v207_9_we1 = 1'b0;
assign v208_address0 = Loop_VITIS_LOOP_258_1_proc_U0_v208_address0;
assign v208_address1 = Loop_VITIS_LOOP_258_1_proc_U0_v208_address1;
assign v208_ce0 = Loop_VITIS_LOOP_258_1_proc_U0_v208_ce0;
assign v208_ce1 = Loop_VITIS_LOOP_258_1_proc_U0_v208_ce1;
assign v208_d0 = Loop_VITIS_LOOP_258_1_proc_U0_v208_d0;
assign v208_d1 = 32'd0;
assign v208_we0 = Loop_VITIS_LOOP_258_1_proc_U0_v208_we0;
assign v208_we1 = 1'b0;
assign v209_address0 = Loop_VITIS_LOOP_284_1_proc_U0_v209_address0;
assign v209_address1 = 16'd0;
assign v209_ce0 = Loop_VITIS_LOOP_284_1_proc_U0_v209_ce0;
assign v209_ce1 = 1'b0;
assign v209_d0 = 32'd0;
assign v209_d1 = 32'd0;
assign v209_we0 = 1'b0;
assign v209_we1 = 1'b0;
assign v210_address0 = Loop_VITIS_LOOP_335_1_proc_U0_v210_address0;
assign v210_address1 = 16'd0;
assign v210_ce0 = Loop_VITIS_LOOP_335_1_proc_U0_v210_ce0;
assign v210_ce1 = 1'b0;
assign v210_d0 = 32'd0;
assign v210_d1 = 32'd0;
assign v210_we0 = 1'b0;
assign v210_we1 = 1'b0;
assign v211_address0 = Loop_VITIS_LOOP_29_1_proc_U0_v211_address0;
assign v211_address1 = Loop_VITIS_LOOP_29_1_proc_U0_v211_address1;
assign v211_ce0 = Loop_VITIS_LOOP_29_1_proc_U0_v211_ce0;
assign v211_ce1 = Loop_VITIS_LOOP_29_1_proc_U0_v211_ce1;
assign v211_d0 = Loop_VITIS_LOOP_29_1_proc_U0_v211_d0;
assign v211_d1 = Loop_VITIS_LOOP_29_1_proc_U0_v211_d1;
assign v211_we0 = Loop_VITIS_LOOP_29_1_proc_U0_v211_we0;
assign v211_we1 = Loop_VITIS_LOOP_29_1_proc_U0_v211_we1;
assign v212_address0 = kernel_correlation_node3_U0_v212_address0;
assign v212_address1 = 8'd0;
assign v212_ce0 = kernel_correlation_node3_U0_v212_ce0;
assign v212_ce1 = 1'b0;
assign v212_d0 = 32'd0;
assign v212_d1 = 32'd0;
assign v212_we0 = 1'b0;
assign v212_we1 = 1'b0;
assign v213_address0 = Loop_VITIS_LOOP_335_1_proc_U0_v213_address0;
assign v213_address1 = Loop_VITIS_LOOP_335_1_proc_U0_v213_address1;
assign v213_ce0 = Loop_VITIS_LOOP_335_1_proc_U0_v213_ce0;
assign v213_ce1 = Loop_VITIS_LOOP_335_1_proc_U0_v213_ce1;
assign v213_d0 = Loop_VITIS_LOOP_335_1_proc_U0_v213_d0;
assign v213_d1 = 32'd0;
assign v213_we0 = Loop_VITIS_LOOP_335_1_proc_U0_v213_we0;
assign v213_we1 = 1'b0;
assign v214_address0 = Loop_VITIS_LOOP_258_1_proc_U0_v214_address0;
assign v214_address1 = 8'd0;
assign v214_ce0 = Loop_VITIS_LOOP_258_1_proc_U0_v214_ce0;
assign v214_ce1 = 1'b0;
assign v214_d0 = 32'd0;
assign v214_d1 = 32'd0;
assign v214_we0 = 1'b0;
assign v214_we1 = 1'b0;
assign v215_address0 = Loop_VITIS_LOOP_284_1_proc_U0_v215_address0;
assign v215_address1 = Loop_VITIS_LOOP_284_1_proc_U0_v215_address1;
assign v215_ce0 = Loop_VITIS_LOOP_284_1_proc_U0_v215_ce0;
assign v215_ce1 = Loop_VITIS_LOOP_284_1_proc_U0_v215_ce1;
assign v215_d0 = Loop_VITIS_LOOP_284_1_proc_U0_v215_d0;
assign v215_d1 = 32'd0;
assign v215_we0 = Loop_VITIS_LOOP_284_1_proc_U0_v215_we0;
assign v215_we1 = 1'b0;
assign v216_address0 = kernel_correlation_node3_U0_v216_address0;
assign v216_address1 = 8'd0;
assign v216_ce0 = kernel_correlation_node3_U0_v216_ce0;
assign v216_ce1 = 1'b0;
assign v216_d0 = kernel_correlation_node3_U0_v216_d0;
assign v216_d1 = 32'd0;
assign v216_we0 = kernel_correlation_node3_U0_v216_we0;
assign v216_we1 = 1'b0;
assign v217_address0 = Loop_VITIS_LOOP_258_1_proc_U0_v217_address0;
assign v217_address1 = 8'd0;
assign v217_ce0 = Loop_VITIS_LOOP_258_1_proc_U0_v217_ce0;
assign v217_ce1 = 1'b0;
assign v217_d0 = 32'd0;
assign v217_d1 = 32'd0;
assign v217_we0 = 1'b0;
assign v217_we1 = 1'b0;
assign v218_address0 = kernel_correlation_node3_U0_v218_address0;
assign v218_address1 = 8'd0;
assign v218_ce0 = kernel_correlation_node3_U0_v218_ce0;
assign v218_ce1 = 1'b0;
assign v218_d0 = kernel_correlation_node3_U0_v218_d0;
assign v218_d1 = 32'd0;
assign v218_we0 = kernel_correlation_node3_U0_v218_we0;
assign v218_we1 = 1'b0;
assign v219_address0 = Loop_VITIS_LOOP_284_1_proc_U0_v219_address0;
assign v219_address1 = 8'd0;
assign v219_ce0 = Loop_VITIS_LOOP_284_1_proc_U0_v219_ce0;
assign v219_ce1 = 1'b0;
assign v219_d0 = 32'd0;
assign v219_d1 = 32'd0;
assign v219_we0 = 1'b0;
assign v219_we1 = 1'b0;
endmodule 
