vendor_name = ModelSim
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/clk_div.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/write_address_select.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/temp_register.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/result_mux.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/regfile.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/pc.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/op2_mux.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/op1_mux.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/lab5.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/immediate_extractor.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/delay_counter.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/decoder.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/datapath.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/control_fsm.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/branch_logic.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/alu.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/instruction_rom.mif
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/instruction_rom.qip
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/instruction_rom.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/alu.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/regfile.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/stepper_rom.mif
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/stepper_rom.qip
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/stepper_rom.v
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/temp_register.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/delay_counter.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/lab5.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/control_fsm.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/stepper_rom.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/instruction_rom.vwf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/datapath.vwf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/db/altsyncram_7jg1.tdf
source_file = 1, D:/Documents/School/3TB4/Lab5_hank/tutorial/db/altsyncram_k4h1.tdf
design_name = lab5
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, lab5, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, lab5, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, lab5, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, lab5, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, lab5, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, lab5, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, lab5, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, lab5, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, lab5, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, lab5, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, lab5, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, lab5, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, lab5, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, lab5, 1
instance = comp, \RF_selected0[0]~output , RF_selected0[0]~output, lab5, 1
instance = comp, \RF_selected0[1]~output , RF_selected0[1]~output, lab5, 1
instance = comp, \RF_selected0[2]~output , RF_selected0[2]~output, lab5, 1
instance = comp, \RF_selected0[3]~output , RF_selected0[3]~output, lab5, 1
instance = comp, \RF_selected0[4]~output , RF_selected0[4]~output, lab5, 1
instance = comp, \RF_selected0[5]~output , RF_selected0[5]~output, lab5, 1
instance = comp, \RF_selected0[6]~output , RF_selected0[6]~output, lab5, 1
instance = comp, \RF_selected0[7]~output , RF_selected0[7]~output, lab5, 1
instance = comp, \RF_selected1[0]~output , RF_selected1[0]~output, lab5, 1
instance = comp, \RF_selected1[1]~output , RF_selected1[1]~output, lab5, 1
instance = comp, \RF_selected1[2]~output , RF_selected1[2]~output, lab5, 1
instance = comp, \RF_selected1[3]~output , RF_selected1[3]~output, lab5, 1
instance = comp, \RF_selected1[4]~output , RF_selected1[4]~output, lab5, 1
instance = comp, \RF_selected1[5]~output , RF_selected1[5]~output, lab5, 1
instance = comp, \RF_selected1[6]~output , RF_selected1[6]~output, lab5, 1
instance = comp, \RF_selected1[7]~output , RF_selected1[7]~output, lab5, 1
instance = comp, \RF_2out[0]~output , RF_2out[0]~output, lab5, 1
instance = comp, \RF_2out[1]~output , RF_2out[1]~output, lab5, 1
instance = comp, \RF_2out[2]~output , RF_2out[2]~output, lab5, 1
instance = comp, \RF_2out[3]~output , RF_2out[3]~output, lab5, 1
instance = comp, \RF_2out[4]~output , RF_2out[4]~output, lab5, 1
instance = comp, \RF_2out[5]~output , RF_2out[5]~output, lab5, 1
instance = comp, \RF_2out[6]~output , RF_2out[6]~output, lab5, 1
instance = comp, \RF_2out[7]~output , RF_2out[7]~output, lab5, 1
instance = comp, \RF_0out[0]~output , RF_0out[0]~output, lab5, 1
instance = comp, \RF_0out[1]~output , RF_0out[1]~output, lab5, 1
instance = comp, \RF_0out[2]~output , RF_0out[2]~output, lab5, 1
instance = comp, \RF_0out[3]~output , RF_0out[3]~output, lab5, 1
instance = comp, \RF_0out[4]~output , RF_0out[4]~output, lab5, 1
instance = comp, \RF_0out[5]~output , RF_0out[5]~output, lab5, 1
instance = comp, \RF_0out[6]~output , RF_0out[6]~output, lab5, 1
instance = comp, \RF_0out[7]~output , RF_0out[7]~output, lab5, 1
instance = comp, \RF_3out[0]~output , RF_3out[0]~output, lab5, 1
instance = comp, \RF_3out[1]~output , RF_3out[1]~output, lab5, 1
instance = comp, \RF_3out[2]~output , RF_3out[2]~output, lab5, 1
instance = comp, \RF_3out[3]~output , RF_3out[3]~output, lab5, 1
instance = comp, \RF_3out[4]~output , RF_3out[4]~output, lab5, 1
instance = comp, \RF_3out[5]~output , RF_3out[5]~output, lab5, 1
instance = comp, \RF_3out[6]~output , RF_3out[6]~output, lab5, 1
instance = comp, \RF_3out[7]~output , RF_3out[7]~output, lab5, 1
instance = comp, \Op1mux_out[0]~output , Op1mux_out[0]~output, lab5, 1
instance = comp, \Op1mux_out[1]~output , Op1mux_out[1]~output, lab5, 1
instance = comp, \Op1mux_out[2]~output , Op1mux_out[2]~output, lab5, 1
instance = comp, \Op1mux_out[3]~output , Op1mux_out[3]~output, lab5, 1
instance = comp, \Op1mux_out[4]~output , Op1mux_out[4]~output, lab5, 1
instance = comp, \Op1mux_out[5]~output , Op1mux_out[5]~output, lab5, 1
instance = comp, \Op1mux_out[6]~output , Op1mux_out[6]~output, lab5, 1
instance = comp, \Op1mux_out[7]~output , Op1mux_out[7]~output, lab5, 1
instance = comp, \Op2mux_out[0]~output , Op2mux_out[0]~output, lab5, 1
instance = comp, \Op2mux_out[1]~output , Op2mux_out[1]~output, lab5, 1
instance = comp, \Op2mux_out[2]~output , Op2mux_out[2]~output, lab5, 1
instance = comp, \Op2mux_out[3]~output , Op2mux_out[3]~output, lab5, 1
instance = comp, \Op2mux_out[4]~output , Op2mux_out[4]~output, lab5, 1
instance = comp, \Op2mux_out[5]~output , Op2mux_out[5]~output, lab5, 1
instance = comp, \Op2mux_out[6]~output , Op2mux_out[6]~output, lab5, 1
instance = comp, \Op2mux_out[7]~output , Op2mux_out[7]~output, lab5, 1
instance = comp, \PC_out[0]~output , PC_out[0]~output, lab5, 1
instance = comp, \PC_out[1]~output , PC_out[1]~output, lab5, 1
instance = comp, \PC_out[2]~output , PC_out[2]~output, lab5, 1
instance = comp, \PC_out[3]~output , PC_out[3]~output, lab5, 1
instance = comp, \PC_out[4]~output , PC_out[4]~output, lab5, 1
instance = comp, \PC_out[5]~output , PC_out[5]~output, lab5, 1
instance = comp, \PC_out[6]~output , PC_out[6]~output, lab5, 1
instance = comp, \PC_out[7]~output , PC_out[7]~output, lab5, 1
instance = comp, \ALU_out[0]~output , ALU_out[0]~output, lab5, 1
instance = comp, \ALU_out[1]~output , ALU_out[1]~output, lab5, 1
instance = comp, \ALU_out[2]~output , ALU_out[2]~output, lab5, 1
instance = comp, \ALU_out[3]~output , ALU_out[3]~output, lab5, 1
instance = comp, \ALU_out[4]~output , ALU_out[4]~output, lab5, 1
instance = comp, \ALU_out[5]~output , ALU_out[5]~output, lab5, 1
instance = comp, \ALU_out[6]~output , ALU_out[6]~output, lab5, 1
instance = comp, \ALU_out[7]~output , ALU_out[7]~output, lab5, 1
instance = comp, \IM_Q[0]~output , IM_Q[0]~output, lab5, 1
instance = comp, \IM_Q[1]~output , IM_Q[1]~output, lab5, 1
instance = comp, \IM_Q[2]~output , IM_Q[2]~output, lab5, 1
instance = comp, \IM_Q[3]~output , IM_Q[3]~output, lab5, 1
instance = comp, \IM_Q[4]~output , IM_Q[4]~output, lab5, 1
instance = comp, \IM_Q[5]~output , IM_Q[5]~output, lab5, 1
instance = comp, \IM_Q[6]~output , IM_Q[6]~output, lab5, 1
instance = comp, \IM_Q[7]~output , IM_Q[7]~output, lab5, 1
instance = comp, \IE_out[0]~output , IE_out[0]~output, lab5, 1
instance = comp, \IE_out[1]~output , IE_out[1]~output, lab5, 1
instance = comp, \IE_out[2]~output , IE_out[2]~output, lab5, 1
instance = comp, \IE_out[3]~output , IE_out[3]~output, lab5, 1
instance = comp, \IE_out[4]~output , IE_out[4]~output, lab5, 1
instance = comp, \IE_out[5]~output , IE_out[5]~output, lab5, 1
instance = comp, \IE_out[6]~output , IE_out[6]~output, lab5, 1
instance = comp, \IE_out[7]~output , IE_out[7]~output, lab5, 1
instance = comp, \WAS_out[0]~output , WAS_out[0]~output, lab5, 1
instance = comp, \WAS_out[1]~output , WAS_out[1]~output, lab5, 1
instance = comp, \RM_out[0]~output , RM_out[0]~output, lab5, 1
instance = comp, \RM_out[1]~output , RM_out[1]~output, lab5, 1
instance = comp, \RM_out[2]~output , RM_out[2]~output, lab5, 1
instance = comp, \RM_out[3]~output , RM_out[3]~output, lab5, 1
instance = comp, \RM_out[4]~output , RM_out[4]~output, lab5, 1
instance = comp, \RM_out[5]~output , RM_out[5]~output, lab5, 1
instance = comp, \RM_out[6]~output , RM_out[6]~output, lab5, 1
instance = comp, \RM_out[7]~output , RM_out[7]~output, lab5, 1
instance = comp, \br~output , br~output, lab5, 1
instance = comp, \brz~output , brz~output, lab5, 1
instance = comp, \addi~output , addi~output, lab5, 1
instance = comp, \subi~output , subi~output, lab5, 1
instance = comp, \sr0~output , sr0~output, lab5, 1
instance = comp, \srh0~output , srh0~output, lab5, 1
instance = comp, \clr~output , clr~output, lab5, 1
instance = comp, \mov~output , mov~output, lab5, 1
instance = comp, \mova~output , mova~output, lab5, 1
instance = comp, \movr~output , movr~output, lab5, 1
instance = comp, \movrhs~output , movrhs~output, lab5, 1
instance = comp, \pause~output , pause~output, lab5, 1
instance = comp, \delay_done~output , delay_done~output, lab5, 1
instance = comp, \temp_is_positive~output , temp_is_positive~output, lab5, 1
instance = comp, \temp_is_negative~output , temp_is_negative~output, lab5, 1
instance = comp, \temp_is_zero~output , temp_is_zero~output, lab5, 1
instance = comp, \register0_is_zero~output , register0_is_zero~output, lab5, 1
instance = comp, \write_reg_file~output , write_reg_file~output, lab5, 1
instance = comp, \result_mux_select~output , result_mux_select~output, lab5, 1
instance = comp, \op1_mux_select[0]~output , op1_mux_select[0]~output, lab5, 1
instance = comp, \op1_mux_select[1]~output , op1_mux_select[1]~output, lab5, 1
instance = comp, \op2_mux_select[0]~output , op2_mux_select[0]~output, lab5, 1
instance = comp, \op2_mux_select[1]~output , op2_mux_select[1]~output, lab5, 1
instance = comp, \start_delay_counter~output , start_delay_counter~output, lab5, 1
instance = comp, \enable_delay_counter~output , enable_delay_counter~output, lab5, 1
instance = comp, \commit_branch~output , commit_branch~output, lab5, 1
instance = comp, \increment_pc~output , increment_pc~output, lab5, 1
instance = comp, \alu_add_sub~output , alu_add_sub~output, lab5, 1
instance = comp, \alu_set_low~output , alu_set_low~output, lab5, 1
instance = comp, \alu_set_high~output , alu_set_high~output, lab5, 1
instance = comp, \load_temp_register~output , load_temp_register~output, lab5, 1
instance = comp, \increment_temp_register~output , increment_temp_register~output, lab5, 1
instance = comp, \decrement_temp_register~output , decrement_temp_register~output, lab5, 1
instance = comp, \select_immediate[0]~output , select_immediate[0]~output, lab5, 1
instance = comp, \select_immediate[1]~output , select_immediate[1]~output, lab5, 1
instance = comp, \select_write_address[0]~output , select_write_address[0]~output, lab5, 1
instance = comp, \select_write_address[1]~output , select_write_address[1]~output, lab5, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, lab5, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, lab5, 1
instance = comp, \KEY[0]~input , KEY[0]~input, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~1 , the_datapath|the_pc|Add0~1, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~5 , the_datapath|the_pc|Add0~5, lab5, 1
instance = comp, \the_control_fsm|alu_set_low~DUPLICATE , the_control_fsm|alu_set_low~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~9 , the_datapath|the_pc|Add0~9, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~13 , the_datapath|the_pc|Add0~13, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~17 , the_datapath|the_pc|Add0~17, lab5, 1
instance = comp, \the_datapath|the_pc|Add0~21 , the_datapath|the_pc|Add0~21, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal10~0 , the_datapath|the_decoder|Equal10~0, lab5, 1
instance = comp, \the_control_fsm|state~53 , the_control_fsm|state~53, lab5, 1
instance = comp, \the_control_fsm|state.MOVRHS , the_control_fsm|state.MOVRHS, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal6~0 , the_datapath|the_decoder|Equal6~0, lab5, 1
instance = comp, \the_control_fsm|state~49 , the_control_fsm|state~49, lab5, 1
instance = comp, \the_control_fsm|state.CLR , the_control_fsm|state.CLR, lab5, 1
instance = comp, \the_control_fsm|state~59 , the_control_fsm|state~59, lab5, 1
instance = comp, \the_control_fsm|state.ADDI , the_control_fsm|state.ADDI, lab5, 1
instance = comp, \the_control_fsm|state~60 , the_control_fsm|state~60, lab5, 1
instance = comp, \the_control_fsm|state.SUBI , the_control_fsm|state.SUBI, lab5, 1
instance = comp, \the_control_fsm|state~56 , the_control_fsm|state~56, lab5, 1
instance = comp, \the_control_fsm|state.MOV , the_control_fsm|state.MOV, lab5, 1
instance = comp, \the_control_fsm|Selector20~0 , the_control_fsm|Selector20~0, lab5, 1
instance = comp, \the_control_fsm|Selector1~1 , the_control_fsm|Selector1~1, lab5, 1
instance = comp, \the_control_fsm|state.FETCH , the_control_fsm|state.FETCH, lab5, 1
instance = comp, \the_control_fsm|WideOr24~0 , the_control_fsm|WideOr24~0, lab5, 1
instance = comp, \the_control_fsm|Selector27~0 , the_control_fsm|Selector27~0, lab5, 1
instance = comp, \the_control_fsm|enable_delay_counter , the_control_fsm|enable_delay_counter, lab5, 1
instance = comp, \the_control_fsm|Selector18~0 , the_control_fsm|Selector18~0, lab5, 1
instance = comp, \the_control_fsm|state.MOVRHS_DELAY , the_control_fsm|state.MOVRHS_DELAY, lab5, 1
instance = comp, \the_control_fsm|state~52 , the_control_fsm|state~52, lab5, 1
instance = comp, \the_control_fsm|state.MOVRHS_STAGE2 , the_control_fsm|state.MOVRHS_STAGE2, lab5, 1
instance = comp, \the_control_fsm|Selector26~0 , the_control_fsm|Selector26~0, lab5, 1
instance = comp, \the_control_fsm|start_delay_counter , the_control_fsm|start_delay_counter, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~21 , the_datapath|the_delay_counter|msec10|Add0~21, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~1 , the_datapath|the_delay_counter|msec10|Add0~1, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~65 , the_datapath|the_delay_counter|msec10|Add0~65, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[2] , the_datapath|the_delay_counter|msec10|counter[2], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~61 , the_datapath|the_delay_counter|msec10|Add0~61, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[3] , the_datapath|the_delay_counter|msec10|counter[3], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~57 , the_datapath|the_delay_counter|msec10|Add0~57, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[4] , the_datapath|the_delay_counter|msec10|counter[4], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~29 , the_datapath|the_delay_counter|msec10|Add0~29, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[5] , the_datapath|the_delay_counter|msec10|counter[5], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~25 , the_datapath|the_delay_counter|msec10|Add0~25, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[6] , the_datapath|the_delay_counter|msec10|counter[6], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~33 , the_datapath|the_delay_counter|msec10|Add0~33, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[7] , the_datapath|the_delay_counter|msec10|counter[7], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~37 , the_datapath|the_delay_counter|msec10|Add0~37, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[8] , the_datapath|the_delay_counter|msec10|counter[8], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~41 , the_datapath|the_delay_counter|msec10|Add0~41, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[9] , the_datapath|the_delay_counter|msec10|counter[9], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~45 , the_datapath|the_delay_counter|msec10|Add0~45, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[10] , the_datapath|the_delay_counter|msec10|counter[10], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~49 , the_datapath|the_delay_counter|msec10|Add0~49, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[11] , the_datapath|the_delay_counter|msec10|counter[11], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~53 , the_datapath|the_delay_counter|msec10|Add0~53, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[12] , the_datapath|the_delay_counter|msec10|counter[12], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal0~1 , the_datapath|the_delay_counter|Equal0~1, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~69 , the_datapath|the_delay_counter|msec10|Add0~69, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[13] , the_datapath|the_delay_counter|msec10|counter[13], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~73 , the_datapath|the_delay_counter|msec10|Add0~73, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[14] , the_datapath|the_delay_counter|msec10|counter[14], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~9 , the_datapath|the_delay_counter|msec10|Add0~9, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[15] , the_datapath|the_delay_counter|msec10|counter[15], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~5 , the_datapath|the_delay_counter|msec10|Add0~5, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[16] , the_datapath|the_delay_counter|msec10|counter[16], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~13 , the_datapath|the_delay_counter|msec10|Add0~13, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[17] , the_datapath|the_delay_counter|msec10|counter[17], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|Add0~17 , the_datapath|the_delay_counter|msec10|Add0~17, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[18] , the_datapath|the_delay_counter|msec10|counter[18], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal0~0 , the_datapath|the_delay_counter|Equal0~0, lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal0~2 , the_datapath|the_delay_counter|Equal0~2, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[7]~0 , the_datapath|the_delay_counter|msec10|counter[7]~0, lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[0] , the_datapath|the_delay_counter|msec10|counter[0], lab5, 1
instance = comp, \the_datapath|the_delay_counter|msec10|counter[1] , the_datapath|the_delay_counter|msec10|counter[1], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~5 , the_datapath|the_delay_counter|Add0~5, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal0~0 , the_datapath|the_decoder|Equal0~0, lab5, 1
instance = comp, \the_control_fsm|state~61 , the_control_fsm|state~61, lab5, 1
instance = comp, \the_control_fsm|state.BR , the_control_fsm|state.BR, lab5, 1
instance = comp, \the_control_fsm|Selector2~0 , the_control_fsm|Selector2~0, lab5, 1
instance = comp, \the_control_fsm|WideOr12~0 , the_control_fsm|WideOr12~0, lab5, 1
instance = comp, \the_control_fsm|Selector38~0 , the_control_fsm|Selector38~0, lab5, 1
instance = comp, \the_control_fsm|select_write_address[1] , the_control_fsm|select_write_address[1], lab5, 1
instance = comp, \the_control_fsm|Selector39~0 , the_control_fsm|Selector39~0, lab5, 1
instance = comp, \the_control_fsm|Selector39~1 , the_control_fsm|Selector39~1, lab5, 1
instance = comp, \the_control_fsm|select_write_address[0] , the_control_fsm|select_write_address[0], lab5, 1
instance = comp, \the_datapath|the_pc|Add0~25 , the_datapath|the_pc|Add0~25, lab5, 1
instance = comp, \the_control_fsm|Selector37~0 , the_control_fsm|Selector37~0, lab5, 1
instance = comp, \the_control_fsm|WideOr9~0 , the_control_fsm|WideOr9~0, lab5, 1
instance = comp, \the_control_fsm|Selector30~0 , the_control_fsm|Selector30~0, lab5, 1
instance = comp, \the_control_fsm|alu_add_sub~DUPLICATE , the_control_fsm|alu_add_sub~DUPLICATE, lab5, 1
instance = comp, \the_control_fsm|decrement_temp_register , the_control_fsm|decrement_temp_register, lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~25 , the_datapath|the_temp_register|Add0~25, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[0] , the_datapath|the_regfile|reg3[0], lab5, 1
instance = comp, \the_datapath|the_regfile|Decoder0~3 , the_datapath|the_regfile|Decoder0~3, lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[0] , the_datapath|the_regfile|reg1[0], lab5, 1
instance = comp, \the_datapath|the_pc|Add0~29 , the_datapath|the_pc|Add0~29, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[7] , the_datapath|the_regfile|reg0[7], lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[7] , the_datapath|the_regfile|reg2[7], lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[7] , the_datapath|the_regfile|reg3[7], lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[7] , the_datapath|the_regfile|reg1[7], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux0~0 , the_datapath|the_regfile|Mux0~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[7] , the_datapath|the_regfile|selected0[7], lab5, 1
instance = comp, \the_control_fsm|WideOr14~0 , the_control_fsm|WideOr14~0, lab5, 1
instance = comp, \the_control_fsm|Selector23~0 , the_control_fsm|Selector23~0, lab5, 1
instance = comp, \the_control_fsm|op1_mux_select[0]~DUPLICATE , the_control_fsm|op1_mux_select[0]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux0~0 , the_datapath|the_op1_mux|Mux0~0, lab5, 1
instance = comp, \the_control_fsm|Selector36~0 , the_control_fsm|Selector36~0, lab5, 1
instance = comp, \the_control_fsm|select_immediate[1] , the_control_fsm|select_immediate[1], lab5, 1
instance = comp, \the_control_fsm|Selector36~1 , the_control_fsm|Selector36~1, lab5, 1
instance = comp, \the_control_fsm|select_immediate[1]~DUPLICATE , the_control_fsm|select_immediate[1]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux8~0 , the_datapath|the_regfile|Mux8~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[7] , the_datapath|the_regfile|selected1[7], lab5, 1
instance = comp, \the_control_fsm|op2_mux_select[0] , the_control_fsm|op2_mux_select[0], lab5, 1
instance = comp, \the_control_fsm|Selector25~0 , the_control_fsm|Selector25~0, lab5, 1
instance = comp, \the_control_fsm|op2_mux_select[0]~DUPLICATE , the_control_fsm|op2_mux_select[0]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux0~0 , the_datapath|the_op2_mux|Mux0~0, lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[6] , the_datapath|the_regfile|reg1[6], lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[6] , the_datapath|the_regfile|reg2[6], lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[6]~DUPLICATE , the_datapath|the_regfile|reg0[6]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux9~0 , the_datapath|the_regfile|Mux9~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[6] , the_datapath|the_regfile|selected1[6], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux1~0 , the_datapath|the_op2_mux|Mux1~0, lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[5] , the_datapath|the_regfile|reg2[5], lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[5] , the_datapath|the_regfile|reg1[5], lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[5]~DUPLICATE , the_datapath|the_regfile|reg3[5]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux10~0 , the_datapath|the_regfile|Mux10~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[5] , the_datapath|the_regfile|selected1[5], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux2~0 , the_datapath|the_op2_mux|Mux2~0, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux15~0 , the_datapath|the_regfile|Mux15~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[0] , the_datapath|the_regfile|selected1[0], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux7~0 , the_datapath|the_op2_mux|Mux7~0, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux7~1 , the_datapath|the_op2_mux|Mux7~1, lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[3] , the_datapath|the_regfile|reg2[3], lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[3] , the_datapath|the_regfile|reg1[3], lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[3] , the_datapath|the_regfile|reg3[3], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux4~0 , the_datapath|the_regfile|Mux4~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[3] , the_datapath|the_regfile|selected0[3], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux4~0 , the_datapath|the_op1_mux|Mux4~0, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[2] , the_datapath|the_regfile|reg3[2], lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[2] , the_datapath|the_regfile|reg0[2], lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[2] , the_datapath|the_regfile|reg1[2], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux5~0 , the_datapath|the_regfile|Mux5~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[2]~DUPLICATE , the_datapath|the_regfile|selected0[2]~DUPLICATE, lab5, 1
instance = comp, \the_control_fsm|op1_mux_select[0] , the_control_fsm|op1_mux_select[0], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux5~0 , the_datapath|the_op1_mux|Mux5~0, lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux7~0 , the_datapath|the_op1_mux|Mux7~0, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~34 , the_datapath|the_alu|Add0~34, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~1 , the_datapath|the_alu|Add0~1, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~5 , the_datapath|the_alu|Add0~5, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~9 , the_datapath|the_alu|Add0~9, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[2]~2 , the_datapath|the_result_mux|result[2]~2, lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[2] , the_datapath|the_regfile|reg2[2], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux13~0 , the_datapath|the_regfile|Mux13~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[2] , the_datapath|the_regfile|selected1[2], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux5~0 , the_datapath|the_op2_mux|Mux5~0, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~13 , the_datapath|the_alu|Add0~13, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[3]~3 , the_datapath|the_result_mux|result[3]~3, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[3] , the_datapath|the_regfile|reg0[3], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux12~0 , the_datapath|the_regfile|Mux12~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[3]~DUPLICATE , the_datapath|the_regfile|selected1[3]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux4~1 , the_datapath|the_op2_mux|Mux4~1, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~17 , the_datapath|the_alu|Add0~17, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[4]~4 , the_datapath|the_result_mux|result[4]~4, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[4] , the_datapath|the_regfile|reg3[4], lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[4] , the_datapath|the_regfile|reg0[4], lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[4] , the_datapath|the_regfile|reg1[4], lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[4] , the_datapath|the_regfile|reg2[4], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux11~0 , the_datapath|the_regfile|Mux11~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[4] , the_datapath|the_regfile|selected1[4], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux3~0 , the_datapath|the_op2_mux|Mux3~0, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~21 , the_datapath|the_alu|Add0~21, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~25 , the_datapath|the_alu|Add0~25, lab5, 1
instance = comp, \the_datapath|the_alu|Add0~29 , the_datapath|the_alu|Add0~29, lab5, 1
instance = comp, \the_datapath|the_alu|result[7]~7 , the_datapath|the_alu|result[7]~7, lab5, 1
instance = comp, \the_control_fsm|Selector28~0 , the_control_fsm|Selector28~0, lab5, 1
instance = comp, \the_control_fsm|commit_branch , the_control_fsm|commit_branch, lab5, 1
instance = comp, \the_datapath|the_pc|pc[7] , the_datapath|the_pc|pc[7], lab5, 1
instance = comp, \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 , the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux7~0 , the_datapath|the_regfile|Mux7~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[0] , the_datapath|the_regfile|selected0[0], lab5, 1
instance = comp, \the_datapath|the_temp_register|negative , the_datapath|the_temp_register|negative, lab5, 1
instance = comp, \the_control_fsm|WideOr24~1 , the_control_fsm|WideOr24~1, lab5, 1
instance = comp, \the_control_fsm|Selector34~0 , the_control_fsm|Selector34~0, lab5, 1
instance = comp, \the_control_fsm|increment_temp_register , the_control_fsm|increment_temp_register, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp~0 , the_datapath|the_temp_register|temp~0, lab5, 1
instance = comp, \the_control_fsm|state~51 , the_control_fsm|state~51, lab5, 1
instance = comp, \the_control_fsm|state.MOVR_STAGE2 , the_control_fsm|state.MOVR_STAGE2, lab5, 1
instance = comp, \the_control_fsm|Selector33~0 , the_control_fsm|Selector33~0, lab5, 1
instance = comp, \the_control_fsm|load_temp_register , the_control_fsm|load_temp_register, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[7]~1 , the_datapath|the_temp_register|temp[7]~1, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[0] , the_datapath|the_temp_register|temp[0], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~29 , the_datapath|the_temp_register|Add0~29, lab5, 1
instance = comp, \the_datapath|the_regfile|reg1[1] , the_datapath|the_regfile|reg1[1], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux6~0 , the_datapath|the_regfile|Mux6~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[1] , the_datapath|the_regfile|selected0[1], lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[1] , the_datapath|the_temp_register|temp[1], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~21 , the_datapath|the_temp_register|Add0~21, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[2] , the_datapath|the_regfile|selected0[2], lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[2] , the_datapath|the_temp_register|temp[2], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~17 , the_datapath|the_temp_register|Add0~17, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[3] , the_datapath|the_temp_register|temp[3], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~13 , the_datapath|the_temp_register|Add0~13, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux3~0 , the_datapath|the_regfile|Mux3~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[4] , the_datapath|the_regfile|selected0[4], lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[4] , the_datapath|the_temp_register|temp[4], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~9 , the_datapath|the_temp_register|Add0~9, lab5, 1
instance = comp, \the_datapath|the_regfile|Mux2~0 , the_datapath|the_regfile|Mux2~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[5]~DUPLICATE , the_datapath|the_regfile|selected0[5]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[5] , the_datapath|the_temp_register|temp[5], lab5, 1
instance = comp, \the_datapath|the_temp_register|Equal0~1 , the_datapath|the_temp_register|Equal0~1, lab5, 1
instance = comp, \the_datapath|the_temp_register|always0~0 , the_datapath|the_temp_register|always0~0, lab5, 1
instance = comp, \the_datapath|the_temp_register|positive , the_datapath|the_temp_register|positive, lab5, 1
instance = comp, \the_control_fsm|Selector30~1 , the_control_fsm|Selector30~1, lab5, 1
instance = comp, \the_control_fsm|Selector30~2 , the_control_fsm|Selector30~2, lab5, 1
instance = comp, \the_control_fsm|alu_add_sub , the_control_fsm|alu_add_sub, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[6]~6 , the_datapath|the_result_mux|result[6]~6, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[6] , the_datapath|the_regfile|reg3[6], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux1~0 , the_datapath|the_regfile|Mux1~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[6] , the_datapath|the_regfile|selected0[6], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux1~0 , the_datapath|the_op1_mux|Mux1~0, lab5, 1
instance = comp, \the_datapath|the_alu|result[6]~6 , the_datapath|the_alu|result[6]~6, lab5, 1
instance = comp, \the_datapath|the_pc|pc[6] , the_datapath|the_pc|pc[6], lab5, 1
instance = comp, \the_datapath|the_write_address_select|Mux0~0 , the_datapath|the_write_address_select|Mux0~0, lab5, 1
instance = comp, \the_datapath|the_regfile|Decoder0~1 , the_datapath|the_regfile|Decoder0~1, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[0] , the_datapath|the_regfile|reg0[0], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal0~3 , the_datapath|the_delay_counter|Equal0~3, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[3]~0 , the_datapath|the_delay_counter|mydelay[3]~0, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[0] , the_datapath|the_delay_counter|mydelay[0], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~9 , the_datapath|the_delay_counter|Add0~9, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[1] , the_datapath|the_delay_counter|mydelay[1], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~13 , the_datapath|the_delay_counter|Add0~13, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[2] , the_datapath|the_delay_counter|mydelay[2], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~17 , the_datapath|the_delay_counter|Add0~17, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[3] , the_datapath|the_delay_counter|mydelay[3], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~21 , the_datapath|the_delay_counter|Add0~21, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[4] , the_datapath|the_delay_counter|mydelay[4], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~25 , the_datapath|the_delay_counter|Add0~25, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[5] , the_datapath|the_delay_counter|mydelay[5], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~29 , the_datapath|the_delay_counter|Add0~29, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[6] , the_datapath|the_regfile|reg0[6], lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[6] , the_datapath|the_delay_counter|mydelay[6], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal1~0 , the_datapath|the_delay_counter|Equal1~0, lab5, 1
instance = comp, \the_datapath|the_delay_counter|Add0~1 , the_datapath|the_delay_counter|Add0~1, lab5, 1
instance = comp, \the_datapath|the_delay_counter|mydelay[7] , the_datapath|the_delay_counter|mydelay[7], lab5, 1
instance = comp, \the_datapath|the_delay_counter|Equal1~1 , the_datapath|the_delay_counter|Equal1~1, lab5, 1
instance = comp, \the_datapath|the_delay_counter|done~0 , the_datapath|the_delay_counter|done~0, lab5, 1
instance = comp, \the_datapath|the_delay_counter|done , the_datapath|the_delay_counter|done, lab5, 1
instance = comp, \the_control_fsm|Selector19~0 , the_control_fsm|Selector19~0, lab5, 1
instance = comp, \the_control_fsm|state.PAUSE_DELAY , the_control_fsm|state.PAUSE_DELAY, lab5, 1
instance = comp, \the_control_fsm|WideOr9~1 , the_control_fsm|WideOr9~1, lab5, 1
instance = comp, \the_control_fsm|Selector20~1 , the_control_fsm|Selector20~1, lab5, 1
instance = comp, \the_control_fsm|Selector20~2 , the_control_fsm|Selector20~2, lab5, 1
instance = comp, \the_control_fsm|write_reg_file , the_control_fsm|write_reg_file, lab5, 1
instance = comp, \the_datapath|the_regfile|Decoder0~2 , the_datapath|the_regfile|Decoder0~2, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[1] , the_datapath|the_regfile|reg3[1], lab5, 1
instance = comp, \the_datapath|the_regfile|Mux14~0 , the_datapath|the_regfile|Mux14~0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[1] , the_datapath|the_regfile|selected1[1], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux6~0 , the_datapath|the_op2_mux|Mux6~0, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux6~1 , the_datapath|the_op2_mux|Mux6~1, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[5]~5 , the_datapath|the_result_mux|result[5]~5, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[5] , the_datapath|the_regfile|reg0[5], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux2~0 , the_datapath|the_op1_mux|Mux2~0, lab5, 1
instance = comp, \the_datapath|the_alu|result[5]~5 , the_datapath|the_alu|result[5]~5, lab5, 1
instance = comp, \the_datapath|the_pc|pc[5] , the_datapath|the_pc|pc[5], lab5, 1
instance = comp, \the_datapath|the_write_address_select|Mux1~0 , the_datapath|the_write_address_select|Mux1~0, lab5, 1
instance = comp, \the_datapath|the_regfile|Decoder0~0 , the_datapath|the_regfile|Decoder0~0, lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[1] , the_datapath|the_regfile|reg2[1], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux6~0 , the_datapath|the_op1_mux|Mux6~0, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[1]~1 , the_datapath|the_result_mux|result[1]~1, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[1] , the_datapath|the_regfile|reg0[1], lab5, 1
instance = comp, \the_datapath|the_branch_logic|Equal0~1 , the_datapath|the_branch_logic|Equal0~1, lab5, 1
instance = comp, \the_datapath|the_branch_logic|Equal0~2 , the_datapath|the_branch_logic|Equal0~2, lab5, 1
instance = comp, \the_control_fsm|Selector22~0 , the_control_fsm|Selector22~0, lab5, 1
instance = comp, \the_control_fsm|op1_mux_select[1] , the_control_fsm|op1_mux_select[1], lab5, 1
instance = comp, \the_datapath|the_op1_mux|Mux3~0 , the_datapath|the_op1_mux|Mux3~0, lab5, 1
instance = comp, \the_datapath|the_alu|result[4]~4 , the_datapath|the_alu|result[4]~4, lab5, 1
instance = comp, \the_datapath|the_pc|pc[4] , the_datapath|the_pc|pc[4], lab5, 1
instance = comp, \the_datapath|the_decoder|Equal1~0 , the_datapath|the_decoder|Equal1~0, lab5, 1
instance = comp, \the_control_fsm|state~48 , the_control_fsm|state~48, lab5, 1
instance = comp, \the_control_fsm|state.BRZ , the_control_fsm|state.BRZ, lab5, 1
instance = comp, \the_control_fsm|Selector37~1 , the_control_fsm|Selector37~1, lab5, 1
instance = comp, \the_control_fsm|select_immediate[0] , the_control_fsm|select_immediate[0], lab5, 1
instance = comp, \the_datapath|the_regfile|selected1[3] , the_datapath|the_regfile|selected1[3], lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux4~0 , the_datapath|the_op2_mux|Mux4~0, lab5, 1
instance = comp, \the_datapath|the_alu|result[3]~3 , the_datapath|the_alu|result[3]~3, lab5, 1
instance = comp, \the_datapath|the_pc|pc[3] , the_datapath|the_pc|pc[3], lab5, 1
instance = comp, \the_control_fsm|state~47 , the_control_fsm|state~47, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal9~0 , the_datapath|the_decoder|Equal9~0, lab5, 1
instance = comp, \the_control_fsm|state~55 , the_control_fsm|state~55, lab5, 1
instance = comp, \the_control_fsm|state.MOVR , the_control_fsm|state.MOVR, lab5, 1
instance = comp, \the_control_fsm|Selector16~0 , the_control_fsm|Selector16~0, lab5, 1
instance = comp, \the_control_fsm|state.MOVR_DELAY , the_control_fsm|state.MOVR_DELAY, lab5, 1
instance = comp, \the_control_fsm|WideOr27~0 , the_control_fsm|WideOr27~0, lab5, 1
instance = comp, \the_control_fsm|op2_mux_select[1] , the_control_fsm|op2_mux_select[1], lab5, 1
instance = comp, \the_control_fsm|Selector24~0 , the_control_fsm|Selector24~0, lab5, 1
instance = comp, \the_control_fsm|op2_mux_select[1]~DUPLICATE , the_control_fsm|op2_mux_select[1]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux5~1 , the_datapath|the_op2_mux|Mux5~1, lab5, 1
instance = comp, \the_datapath|the_alu|result[2]~2 , the_datapath|the_alu|result[2]~2, lab5, 1
instance = comp, \the_datapath|the_pc|pc[2] , the_datapath|the_pc|pc[2], lab5, 1
instance = comp, \the_control_fsm|state~58 , the_control_fsm|state~58, lab5, 1
instance = comp, \the_control_fsm|state.SRH0 , the_control_fsm|state.SRH0, lab5, 1
instance = comp, \the_control_fsm|Selector32~0 , the_control_fsm|Selector32~0, lab5, 1
instance = comp, \the_control_fsm|alu_set_high , the_control_fsm|alu_set_high, lab5, 1
instance = comp, \the_datapath|the_alu|result[1]~1 , the_datapath|the_alu|result[1]~1, lab5, 1
instance = comp, \the_datapath|the_pc|pc[1] , the_datapath|the_pc|pc[1], lab5, 1
instance = comp, \the_control_fsm|state~57 , the_control_fsm|state~57, lab5, 1
instance = comp, \the_control_fsm|state.SR0 , the_control_fsm|state.SR0, lab5, 1
instance = comp, \the_control_fsm|Selector31~0 , the_control_fsm|Selector31~0, lab5, 1
instance = comp, \the_control_fsm|alu_set_low , the_control_fsm|alu_set_low, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[7]~7 , the_datapath|the_result_mux|result[7]~7, lab5, 1
instance = comp, \the_datapath|the_regfile|reg0[7]~DUPLICATE , the_datapath|the_regfile|reg0[7]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_branch_logic|Equal0~0 , the_datapath|the_branch_logic|Equal0~0, lab5, 1
instance = comp, \the_control_fsm|Selector29~0 , the_control_fsm|Selector29~0, lab5, 1
instance = comp, \the_control_fsm|Selector29~1 , the_control_fsm|Selector29~1, lab5, 1
instance = comp, \the_control_fsm|increment_pc , the_control_fsm|increment_pc, lab5, 1
instance = comp, \the_datapath|the_alu|result[0]~0 , the_datapath|the_alu|result[0]~0, lab5, 1
instance = comp, \the_datapath|the_pc|pc[0] , the_datapath|the_pc|pc[0], lab5, 1
instance = comp, \the_datapath|the_decoder|Equal11~0 , the_datapath|the_decoder|Equal11~0, lab5, 1
instance = comp, \the_control_fsm|state~54 , the_control_fsm|state~54, lab5, 1
instance = comp, \the_control_fsm|state.PAUSE , the_control_fsm|state.PAUSE, lab5, 1
instance = comp, \the_control_fsm|WideNor0~0 , the_control_fsm|WideNor0~0, lab5, 1
instance = comp, \the_control_fsm|Selector35~0 , the_control_fsm|Selector35~0, lab5, 1
instance = comp, \the_control_fsm|decrement_temp_register~DUPLICATE , the_control_fsm|decrement_temp_register~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~5 , the_datapath|the_temp_register|Add0~5, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[6] , the_datapath|the_temp_register|temp[6], lab5, 1
instance = comp, \the_datapath|the_temp_register|Add0~1 , the_datapath|the_temp_register|Add0~1, lab5, 1
instance = comp, \the_datapath|the_temp_register|temp[7] , the_datapath|the_temp_register|temp[7], lab5, 1
instance = comp, \the_datapath|the_temp_register|Equal0~0 , the_datapath|the_temp_register|Equal0~0, lab5, 1
instance = comp, \the_datapath|the_temp_register|Equal0~2 , the_datapath|the_temp_register|Equal0~2, lab5, 1
instance = comp, \the_datapath|the_temp_register|zero , the_datapath|the_temp_register|zero, lab5, 1
instance = comp, \the_control_fsm|state.RESET~0 , the_control_fsm|state.RESET~0, lab5, 1
instance = comp, \the_control_fsm|state.RESET~1 , the_control_fsm|state.RESET~1, lab5, 1
instance = comp, \the_control_fsm|state.RESET , the_control_fsm|state.RESET, lab5, 1
instance = comp, \the_control_fsm|Selector2~2 , the_control_fsm|Selector2~2, lab5, 1
instance = comp, \the_control_fsm|Selector2~1 , the_control_fsm|Selector2~1, lab5, 1
instance = comp, \the_control_fsm|Selector2~3 , the_control_fsm|Selector2~3, lab5, 1
instance = comp, \the_control_fsm|state.DECODE , the_control_fsm|state.DECODE, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal8~0 , the_datapath|the_decoder|Equal8~0, lab5, 1
instance = comp, \the_control_fsm|state~50 , the_control_fsm|state~50, lab5, 1
instance = comp, \the_control_fsm|state.MOVA , the_control_fsm|state.MOVA, lab5, 1
instance = comp, \the_control_fsm|Selector1~0 , the_control_fsm|Selector1~0, lab5, 1
instance = comp, \the_control_fsm|Selector21~0 , the_control_fsm|Selector21~0, lab5, 1
instance = comp, \the_control_fsm|result_mux_select , the_control_fsm|result_mux_select, lab5, 1
instance = comp, \the_datapath|the_result_mux|result[0]~0 , the_datapath|the_result_mux|result[0]~0, lab5, 1
instance = comp, \the_datapath|the_regfile|reg2[0] , the_datapath|the_regfile|reg2[0], lab5, 1
instance = comp, \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 , the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0, lab5, 1
instance = comp, \the_datapath|the_regfile|selected0[5] , the_datapath|the_regfile|selected0[5], lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[3]~DUPLICATE , the_datapath|the_regfile|reg3[3]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[4]~DUPLICATE , the_datapath|the_regfile|reg3[4]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[5] , the_datapath|the_regfile|reg3[5], lab5, 1
instance = comp, \the_datapath|the_regfile|reg3[7]~DUPLICATE , the_datapath|the_regfile|reg3[7]~DUPLICATE, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux3~1 , the_datapath|the_op2_mux|Mux3~1, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux2~1 , the_datapath|the_op2_mux|Mux2~1, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux1~1 , the_datapath|the_op2_mux|Mux1~1, lab5, 1
instance = comp, \the_datapath|the_op2_mux|Mux0~1 , the_datapath|the_op2_mux|Mux0~1, lab5, 1
instance = comp, \the_datapath|the_immediate_extractor|Mux2~0 , the_datapath|the_immediate_extractor|Mux2~0, lab5, 1
instance = comp, \the_datapath|the_immediate_extractor|Mux1~0 , the_datapath|the_immediate_extractor|Mux1~0, lab5, 1
instance = comp, \the_datapath|the_immediate_extractor|Mux0~0 , the_datapath|the_immediate_extractor|Mux0~0, lab5, 1
instance = comp, \the_datapath|the_immediate_extractor|immediate[3]~0 , the_datapath|the_immediate_extractor|immediate[3]~0, lab5, 1
instance = comp, \the_datapath|the_immediate_extractor|immediate[4]~1 , the_datapath|the_immediate_extractor|immediate[4]~1, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal2~0 , the_datapath|the_decoder|Equal2~0, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal3~0 , the_datapath|the_decoder|Equal3~0, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal4~0 , the_datapath|the_decoder|Equal4~0, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal5~0 , the_datapath|the_decoder|Equal5~0, lab5, 1
instance = comp, \the_datapath|the_decoder|Equal7~0 , the_datapath|the_decoder|Equal7~0, lab5, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, lab5, 1
