BREUER, M. 1977. Min-cut placement. J. Des. Autom. Fault-Tolerant Comput., 343-362.
BUCHANAN, B. AND SHORTLIFFE, E. 1984. Rule-Based Expert Systems. Addison-Wesley, Reading, MA.
HAKIMI, S. 1971. Steiner's problem in graphs and its implications. Networks 1, 113-133.
HSIEH, Y. -W. 1992. Architectural synthesis via VHDL. Master's Thesis. University of Pittsburgh, Pittsburgh, PA.
M. J. Irwin , R. M. Owens, A comparison of four two-dimensional gate matrix layout tools, Proceedings of the 26th ACM/IEEE conference on Design automation, p.698-701, June 25-28, 1989, Las Vegas, Nevada, United States[doi>10.1145/74382.74507]
JAIN, R., PARKER, A. C., AND PARK, N. 1992. Predicting system-level area and delay for pipelined and non-pipelined designs. IEEE Trans. Comput.-Aided Des. 12, 8 (Aug.).
Sungho Kang, Linear ordering and application to placement, Proceedings of the 20th conference on Design automation, p.457-464, June 27-29, 1983, Miami Beach, Florida, United States
Soohong Kim, CMOS VLSI layout synthesis for circuit performance, Pennsylvania State University, University Park, PA, 1992
KNAPP, D.W. 1992. FASOLT: A program for feedback-driven data-path optimization. IEEE Trans. Comput.-Aided Des. 11, 6 (June), 677-695.
KURDAHI, F. J. AND PARKER, A. C. 1989. Techniques for area estimation of VLSI layouts. IEEE Trans. Comput.-Aided Des. 8, 1 (Jan.), 81-92.
LANDMAN, B. AND RUSSO, R. 1971. On a pin versus block relationship for partition of logic graphs. IEEE Trans. Comput. C-20 (Apr.).
U. Lauther, A min-cut placement algorithm for general cell assemblies based on a graph representation, Papers on Twenty-five years of electronic design automation, p.182-191, June 1988[doi>10.1145/62882.62901]
Udi Manber, Introduction to Algorithms: A Creative Approach, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989
Mehrdad Nourani , Christos Papachristou, A layout estimation algorithm for RTL datapaths, Proceedings of the 30th international conference on Design automation, p.285-291, June 14-18, 1993, Dallas, Texas, United States[doi>10.1145/157485.164895]
John Foster Provost, Policies for the selection of bias in inductive machine learning, University of Pittsburgh, Pittsburgh, PA, 1992
RAMACHANDRAN, C. AND KURDAHI, F.g. 1992a. TELE: A timing evaluator using layout estimation for high level applications. In Proceedings of the European Conference on Design Automation (EDAC '92, Brussels, Belgium, Mar. 16 - 19), IEEE Computer Society Press, Los Alamitos, CA, 137-141.
Champaka Ramachandran , Fadi J. Kurdahi, Combined topological and functionality based delay estimation using a layout-driven approach for high level applications, Proceedings of the conference on European design automation, p.72-78, November 1992, Congress Centrum Hamburg, Hamburg, Germany
C. Ramachandran , F. J. Kurdahi , D. D. Gajski , A. C.-H. Wu , V. Chaiyakul, Accurate layout area and delay modeling for system level design, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.355-361, November 1992, Santa Clara, California, United States
RUTENBAR, R.A. 1989. Simulated annealing algorithms: An overview. IEEE Circ. Dev. 5, 1 (Jan.), 19-26.
TERMAN, C. 1983. Simulation tools for digital LSI design. Ph.D. Dissertation. MIT Laboratory for Computer Science, Cambridge, MA.
Sholom M. Weiss , Casimir A. Kulikowski, Computer systems that learn: classification and prediction methods from statistics, neural nets, machine learning, and expert systems, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1991
