# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:26:08 on Apr 25,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 14:26:08 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 14:26:09 on Apr 25,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankith  Hostname: DESKTOP-5EU9M1H  ProcessID: 5244
#           Attempting to use alternate WLF file "./wlft3bsdfw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3bsdfw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 64
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 69
# 10900000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 11200 us  Scope: alustim File: ./alustim.sv Line: 112
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alustim File: ./alustim.sv Line: 117
# 11900000.00 ns testing bitwise AND
# 12200000.00 ns testing bitwise OR
# 12500000.00 ns testing bitwise XOR
# End time: 15:04:11 on Apr 25,2025, Elapsed time: 0:38:02
# Errors: 5, Warnings: 2
