

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
910dfbd84a2934819fead806e7b923b8  /home/sr/GPGPU-Sim/Chiplet-GPGPU-Sim-MessagePassing/gpgpu-sim_distribution-master/test
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/sr/BFS/naive4gpuBfs/topDownBfs/main.cu
self exe links to: /home/sr/GPGPU-Sim/Chiplet-GPGPU-Sim-MessagePassing/gpgpu-sim_distribution-master/test
Running md5sum using "md5sum /home/sr/GPGPU-Sim/Chiplet-GPGPU-Sim-MessagePassing/gpgpu-sim_distribution-master/test "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/sr/GPGPU-Sim/Chiplet-GPGPU-Sim-MessagePassing/gpgpu-sim_distribution-master/test > _cuobjdump_complete_output_9Y9AIp"
Parsing file _cuobjdump_complete_output_9Y9AIp
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/sr/BFS/naive4gpuBfs/topDownBfs/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/sr/BFS/naive4gpuBfs/topDownBfs/main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_ii : hostFun 0x0x4015e5, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "__constant845" from 0x100 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant847" from 0x180 to 0x187 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant848" from 0x200 to 0x207 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant849" from 0x280 to 0x287 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant850" from 0x300 to 0x307 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_160" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_ii'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:94) @%p1 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:314) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (_1.ptx:101) @%p2 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:314) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:119) @%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:314) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:133) @%p4 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:307) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:153) @%p5 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a0 (_1.ptx:177) bra.uni $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x310 (_1.ptx:192) @%p6 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3b0 (_1.ptx:216) bra.uni $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x420 (_1.ptx:231) @%p7 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4c0 (_1.ptx:255) bra.uni $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x530 (_1.ptx:270) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:299) mov.s32 %r110, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x618 (_1.ptx:310) @%p9 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:314) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_srS4Ar"
Running: cat _ptx_srS4Ar | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_P5bAtt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_P5bAtt --output-file  /dev/null 2> _ptx_srS4Arinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' : regs=22, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_srS4Ar _ptx2_P5bAtt _ptx_srS4Arinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant845' ...  wrote 5 bytes
GPGPU-Sim PTX:     initializing '__constant847' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant848' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant849' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant850' ...  wrote 7 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

-----------------------------top-down BFS start-----------------------------

-----------------------------Reading File-----------------------------
Without specific, use default input file: SampleGraph.txt
No input file specified, defaulting to SampleGraph.txt
-----------------------------Copied Everything to GPU memory-----------------------------

num_of_blocks: 1
num_of_threads_per_block: 6
-----------------------------！！！！！！！！！！！！！！！！！！！！！！！！-----------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x4015e5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' to stream 0, gridDim= (1,1,1) blockDim = (6,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Mon Dec 20 21:20:06 2021

 6
 6
 6
 6
 6
 6
 0 0!GPGPU-Sim PTX: WARNING (_1.ptx:165) ** reading undefined register '%r29' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA

 0 0!
 0 0!GPGPU-Sim uArch: Shader 1 finished CTA #0 (5055,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5056
gpu_sim_insn = 301
gpu_ipc =       0.0595
gpu_tot_sim_cycle = 5056
gpu_tot_sim_insn = 301
gpu_tot_ipc =       0.0595
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115
	L1I_total_cache_misses = 8
	L1I_total_cache_miss_rate = 0.0696
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 46, Miss = 31, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 46
	L1D_total_cache_misses = 31
	L1D_total_cache_miss_rate = 0.6739
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 12
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 0.0833
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6592
gpgpu_n_tot_w_icount = 206
gpgpu_n_stall_shd_mem = 8
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 17
gpgpu_n_mem_read_global = 7
gpgpu_n_mem_write_global = 11
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 23
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:7462	W0_Scoreboard:2472	W1:184	W2:0	W3:0	W4:0	W5:0	W6:22	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 56 {8:7,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 440 {40:11,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 952 {136:7,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88 {8:11,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 136 {8:17,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 181 
max_icnt2mem_latency = 12 
max_icnt2sh_latency = 5055 
mrq_lat_table:20 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	0 	0 	0 	0 	0 	5 	2 	7 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       281      3228         0         0      2788         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1732         0         0         0      4031         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3129       800         0         0         0      1463         0         0         0         0         0         0         0         0         0         0 
dram[3]:       797         0         0         0         0      2056         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1135         0         0         0         0         0         0         0         0         0         0 
dram[5]:      3747       807         0         0         0      1441         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.250000  1.500000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 27/18 = 1.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         1         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 7
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        107       223    none      none         974    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         266    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0       340    none      none      none         268    none      none      none      none      none      none      none      none      none      none  
dram[3]:        336    none      none      none      none         268    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         828    none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       339    none      none      none         197    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       251         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       252         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       255         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[3]:        252         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       253         0         0         0       252         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6646 n_act=7 n_pre=4 n_req=9 n_rd=14 n_write=2 bw_util=0.004795
n_activity=297 dram_eff=0.1077
bk0: 8a 6559i bk1: 4a 6614i bk2: 0a 6671i bk3: 0a 6672i bk4: 2a 6656i bk5: 0a 6671i bk6: 0a 6672i bk7: 0a 6672i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6675i bk15: 0a 6675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00359658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6664 n_act=2 n_pre=0 n_req=4 n_rd=6 n_write=1 bw_util=0.002098
n_activity=95 dram_eff=0.1474
bk0: 4a 6653i bk1: 0a 6673i bk2: 0a 6673i bk3: 0a 6674i bk4: 2a 6651i bk5: 0a 6672i bk6: 0a 6672i bk7: 0a 6673i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.001049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6661 n_act=3 n_pre=0 n_req=5 n_rd=8 n_write=1 bw_util=0.002697
n_activity=135 dram_eff=0.1333
bk0: 4a 6653i bk1: 2a 6650i bk2: 0a 6671i bk3: 0a 6672i bk4: 0a 6673i bk5: 2a 6656i bk6: 0a 6671i bk7: 0a 6672i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.001049
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6666 n_act=2 n_pre=0 n_req=3 n_rd=4 n_write=1 bw_util=0.001499
n_activity=80 dram_eff=0.125
bk0: 2a 6651i bk1: 0a 6673i bk2: 0a 6673i bk3: 0a 6674i bk4: 0a 6674i bk5: 2a 6657i bk6: 0a 6672i bk7: 0a 6672i bk8: 0a 6672i bk9: 0a 6673i bk10: 0a 6673i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.001049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6670 n_act=1 n_pre=0 n_req=1 n_rd=2 n_write=0 bw_util=0.0005994
n_activity=40 dram_eff=0.1
bk0: 0a 6673i bk1: 0a 6674i bk2: 0a 6674i bk3: 0a 6674i bk4: 0a 6674i bk5: 2a 6657i bk6: 0a 6672i bk7: 0a 6672i bk8: 0a 6672i bk9: 0a 6672i bk10: 0a 6672i bk11: 0a 6673i bk12: 0a 6673i bk13: 0a 6673i bk14: 0a 6673i bk15: 0a 6673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6673 n_nop=6662 n_act=3 n_pre=0 n_req=5 n_rd=6 n_write=2 bw_util=0.002398
n_activity=120 dram_eff=0.1333
bk0: 2a 6657i bk1: 2a 6650i bk2: 0a 6671i bk3: 0a 6672i bk4: 0a 6673i bk5: 2a 6650i bk6: 0a 6671i bk7: 0a 6671i bk8: 0a 6673i bk9: 0a 6673i bk10: 0a 6674i bk11: 0a 6674i bk12: 0a 6674i bk13: 0a 6674i bk14: 0a 6674i bk15: 0a 6674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00194815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 5, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 2, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 2, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 1, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 1, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 44
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 0.4545
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=106
icnt_total_pkts_simt_to_mem=72
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.26136
	minimum = 6
	maximum = 10
Network latency average = 7.14773
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6.10674
	minimum = 6
	maximum = 7
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000644632
	minimum = 0 (at node 0)
	maximum = 0.00870253 (at node 1)
Accepted packet rate average = 0.000644632
	minimum = 0 (at node 0)
	maximum = 0.00870253 (at node 1)
Injected flit rate average = 0.00130391
	minimum = 0 (at node 0)
	maximum = 0.0142405 (at node 1)
Accepted flit rate average= 0.00130391
	minimum = 0 (at node 0)
	maximum = 0.0209652 (at node 1)
Injected packet length average = 2.02273
Accepted packet length average = 2.02273
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.26136 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 7.14773 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6.10674 (1 samples)
	minimum = 6 (1 samples)
	maximum = 7 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000644632 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00870253 (1 samples)
Accepted packet rate average = 0.000644632 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00870253 (1 samples)
Injected flit rate average = 0.00130391 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0142405 (1 samples)
Accepted flit rate average = 0.00130391 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0209652 (1 samples)
Injected packet size average = 2.02273 (1 samples)
Accepted packet size average = 2.02273 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 301 (inst/sec)
gpgpu_simulation_rate = 5056 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4015e5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' to stream 0, gridDim= (1,1,1) blockDim = (6,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5056)

 6
 6
 6
 6
 6
 6
 1 0!
 0 1!
 1 1!
 1 0!
 1 1!GPGPU-Sim uArch: Shader 2 finished CTA #0 (5682,5056), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5683
gpu_sim_insn = 646
gpu_ipc =       0.1137
gpu_tot_sim_cycle = 10739
gpu_tot_sim_insn = 947
gpu_tot_ipc =       0.0882
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 325
	L1I_total_cache_misses = 21
	L1I_total_cache_miss_rate = 0.0646
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 46, Miss = 31, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 56, Miss = 39, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 102
	L1D_total_cache_misses = 70
	L1D_total_cache_miss_rate = 0.6863
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 24
	L1C_total_cache_misses = 2
	L1C_total_cache_miss_rate = 0.0833
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 42
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 304
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 18336
gpgpu_n_tot_w_icount = 573
gpgpu_n_stall_shd_mem = 20
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 42
gpgpu_n_mem_read_global = 14
gpgpu_n_mem_write_global = 22
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 70
gpgpu_n_store_insn = 44
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:15981	W0_Scoreboard:4980	W1:387	W2:90	W3:52	W4:0	W5:0	W6:44	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 880 {40:22,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1680 {40:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1904 {136:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 176 {8:22,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 336 {8:42,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 167 
max_icnt2mem_latency = 12 
max_icnt2sh_latency = 10738 
mrq_lat_table:32 	0 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	73 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16 	0 	0 	0 	0 	0 	5 	2 	7 	23 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       281      3228         0         0      2788         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1732       546         0         0      4031         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3129       800         0         0         0      1463         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1765         0         0         0         0      2056         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2636         0         0         0         0      1135         0         0         0         0         0         0         0         0         0         0 
dram[5]:      3747       807         0         0         0      1441         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.250000  1.500000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  4.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  4.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 42/23 = 1.826087
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         1         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 30
min_bank_accesses = 0!
chip skew: 7/4 = 1.75
number of total write accesses:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 3/1 = 3.00
average mf latency per bank:
dram[0]:        135       223    none      none        1823    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         65       476    none      none         476    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0       409    none      none      none         411    none      none      none      none      none      none      none      none      none      none  
dram[3]:        168    none      none      none      none         411    none      none      none      none      none      none      none      none      none      none  
dram[4]:        238    none      none      none      none        1531    none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       409    none      none      none         339    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       251         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        262       252         0         0       252         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       255         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[3]:        252         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[4]:        252         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       253         0         0         0       252         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14147 n_act=7 n_pre=4 n_req=9 n_rd=14 n_write=2 bw_util=0.002258
n_activity=297 dram_eff=0.1077
bk0: 8a 14060i bk1: 4a 14115i bk2: 0a 14172i bk3: 0a 14173i bk4: 2a 14157i bk5: 0a 14172i bk6: 0a 14173i bk7: 0a 14173i bk8: 0a 14174i bk9: 0a 14174i bk10: 0a 14174i bk11: 0a 14174i bk12: 0a 14174i bk13: 0a 14174i bk14: 0a 14176i bk15: 0a 14176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00169324
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14156 n_act=4 n_pre=1 n_req=8 n_rd=10 n_write=3 bw_util=0.001834
n_activity=157 dram_eff=0.1656
bk0: 6a 14110i bk1: 2a 14145i bk2: 0a 14172i bk3: 0a 14174i bk4: 2a 14151i bk5: 0a 14172i bk6: 0a 14172i bk7: 0a 14174i bk8: 0a 14174i bk9: 0a 14174i bk10: 0a 14174i bk11: 0a 14175i bk12: 0a 14175i bk13: 0a 14175i bk14: 0a 14175i bk15: 0a 14175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00225765
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14159 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=2 bw_util=0.001693
n_activity=161 dram_eff=0.1491
bk0: 4a 14154i bk1: 4a 14136i bk2: 0a 14172i bk3: 0a 14173i bk4: 0a 14174i bk5: 2a 14157i bk6: 0a 14172i bk7: 0a 14173i bk8: 0a 14174i bk9: 0a 14174i bk10: 0a 14174i bk11: 0a 14175i bk12: 0a 14175i bk13: 0a 14175i bk14: 0a 14175i bk15: 0a 14175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000493862
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14161 n_act=3 n_pre=1 n_req=5 n_rd=8 n_write=1 bw_util=0.00127
n_activity=147 dram_eff=0.1224
bk0: 6a 14120i bk1: 0a 14173i bk2: 0a 14173i bk3: 0a 14174i bk4: 0a 14174i bk5: 2a 14157i bk6: 0a 14172i bk7: 0a 14173i bk8: 0a 14173i bk9: 0a 14174i bk10: 0a 14174i bk11: 0a 14175i bk12: 0a 14175i bk13: 0a 14175i bk14: 0a 14175i bk15: 0a 14175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000493862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14161 n_act=3 n_pre=1 n_req=5 n_rd=8 n_write=1 bw_util=0.00127
n_activity=147 dram_eff=0.1224
bk0: 6a 14120i bk1: 0a 14173i bk2: 0a 14173i bk3: 0a 14174i bk4: 0a 14174i bk5: 2a 14157i bk6: 0a 14172i bk7: 0a 14173i bk8: 0a 14173i bk9: 0a 14173i bk10: 0a 14173i bk11: 0a 14175i bk12: 0a 14175i bk13: 0a 14175i bk14: 0a 14175i bk15: 0a 14176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000493862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14174 n_nop=14158 n_act=3 n_pre=0 n_req=8 n_rd=10 n_write=3 bw_util=0.001834
n_activity=161 dram_eff=0.1615
bk0: 4a 14154i bk1: 4a 14136i bk2: 0a 14172i bk3: 0a 14173i bk4: 0a 14174i bk5: 2a 14151i bk6: 0a 14172i bk7: 0a 14172i bk8: 0a 14174i bk9: 0a 14174i bk10: 0a 14175i bk11: 0a 14175i bk12: 0a 14175i bk13: 0a 14175i bk14: 0a 14175i bk15: 0a 14175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000917172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19, Miss = 5, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11, Miss = 4, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 1, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 3, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 3, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 3, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10, Miss = 1, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3, Miss = 2, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14, Miss = 3, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 101
L2_total_cache_misses = 30
L2_total_cache_miss_rate = 0.2970
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=245
icnt_total_pkts_simt_to_mem=165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.26316
	minimum = 6
	maximum = 10
Network latency average = 7.15789
	minimum = 6
	maximum = 10
Slowest packet = 89
Flit latency average = 6.11207
	minimum = 6
	maximum = 8
Slowest flit = 206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000742957
	minimum = 0 (at node 0)
	maximum = 0.0100299 (at node 2)
Accepted packet rate average = 0.000742957
	minimum = 0 (at node 0)
	maximum = 0.0100299 (at node 2)
Injected flit rate average = 0.00151198
	minimum = 0 (at node 0)
	maximum = 0.0163646 (at node 2)
Accepted flit rate average= 0.00151198
	minimum = 0 (at node 0)
	maximum = 0.0244589 (at node 2)
Injected packet length average = 2.03509
Accepted packet length average = 2.03509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.26226 (2 samples)
	minimum = 6 (2 samples)
	maximum = 10 (2 samples)
Network latency average = 7.15281 (2 samples)
	minimum = 6 (2 samples)
	maximum = 10 (2 samples)
Flit latency average = 6.10941 (2 samples)
	minimum = 6 (2 samples)
	maximum = 7.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000693794 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00936622 (2 samples)
Accepted packet rate average = 0.000693794 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00936622 (2 samples)
Injected flit rate average = 0.00140795 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0153026 (2 samples)
Accepted flit rate average = 0.00140795 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0227121 (2 samples)
Injected packet size average = 2.02935 (2 samples)
Accepted packet size average = 2.02935 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 947 (inst/sec)
gpgpu_simulation_rate = 10739 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4015e5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' to stream 0, gridDim= (1,1,1) blockDim = (6,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10739)

 6
 6
 6
 6
 6
 6GPGPU-Sim uArch: Shader 3 finished CTA #0 (1736,10739), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_ii' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1737
gpu_sim_insn = 235
gpu_ipc =       0.1353
gpu_tot_sim_cycle = 12476
gpu_tot_sim_insn = 1182
gpu_tot_ipc =       0.0947
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=1182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 377
	L1I_total_cache_misses = 25
	L1I_total_cache_miss_rate = 0.0663
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 46, Miss = 31, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 56, Miss = 39, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 120
	L1D_total_cache_misses = 80
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 30
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.1000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 47
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 21056
gpgpu_n_tot_w_icount = 658
gpgpu_n_stall_shd_mem = 22
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 47
gpgpu_n_mem_read_global = 18
gpgpu_n_mem_write_global = 24
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 94
gpgpu_n_store_insn = 54
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 140
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:18381	W0_Scoreboard:5997	W1:398	W2:142	W3:52	W4:0	W5:0	W6:66	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144 {8:18,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 960 {40:24,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1880 {40:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2448 {136:18,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192 {8:24,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 376 {8:47,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 275 
averagemflatency = 168 
max_icnt2mem_latency = 12 
max_icnt2sh_latency = 11568 
mrq_lat_table:38 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21 	0 	0 	0 	0 	0 	5 	2 	7 	23 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       281      3228         0         0      2788         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1732       546         0         0      4031         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3129       800         0         0         0      1463         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1765       541         0         0         0      2056         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2636         0         0         0         0      1135         0         0         0         0         0         0         0         0         0         0 
dram[5]:      3747       807         0         0         0      1441         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.400000  1.500000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  4.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  4.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  4.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 52/26 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         1         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 35
min_bank_accesses = 0!
chip skew: 8/5 = 1.60
number of total write accesses:
dram[0]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
total reads: 17
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
average mf latency per bank:
dram[0]:        154       223    none      none        1823    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         84       300    none      none         476    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0       409    none      none      none         554    none      none      none      none      none      none      none      none      none      none  
dram[3]:        168       127    none      none      none         554    none      none      none      none      none      none      none      none      none      none  
dram[4]:        202    none      none      none      none        1814    none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       409    none      none      none         480    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       251         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        262       252         0         0       252         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       255         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[3]:        252       254         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[4]:        261         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       253         0         0         0       252         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16434 n_act=8 n_pre=5 n_req=11 n_rd=16 n_write=3 bw_util=0.002308
n_activity=349 dram_eff=0.1089
bk0: 10a 16318i bk1: 4a 16406i bk2: 0a 16463i bk3: 0a 16465i bk4: 2a 16449i bk5: 0a 16464i bk6: 0a 16465i bk7: 0a 16465i bk8: 0a 16466i bk9: 0a 16466i bk10: 0a 16466i bk11: 0a 16466i bk12: 0a 16466i bk13: 0a 16466i bk14: 0a 16468i bk15: 0a 16469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00261144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16442 n_act=4 n_pre=1 n_req=12 n_rd=14 n_write=5 bw_util=0.002308
n_activity=209 dram_eff=0.1818
bk0: 8a 16388i bk1: 4a 16418i bk2: 0a 16464i bk3: 0a 16466i bk4: 2a 16443i bk5: 0a 16464i bk6: 0a 16464i bk7: 0a 16466i bk8: 0a 16466i bk9: 0a 16466i bk10: 0a 16466i bk11: 0a 16467i bk12: 0a 16467i bk13: 0a 16467i bk14: 0a 16467i bk15: 0a 16467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00218632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16451 n_act=3 n_pre=0 n_req=7 n_rd=10 n_write=2 bw_util=0.001458
n_activity=161 dram_eff=0.1491
bk0: 4a 16446i bk1: 4a 16428i bk2: 0a 16464i bk3: 0a 16465i bk4: 0a 16466i bk5: 2a 16449i bk6: 0a 16464i bk7: 0a 16465i bk8: 0a 16466i bk9: 0a 16466i bk10: 0a 16466i bk11: 0a 16467i bk12: 0a 16467i bk13: 0a 16467i bk14: 0a 16467i bk15: 0a 16467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16449 n_act=4 n_pre=1 n_req=7 n_rd=10 n_write=2 bw_util=0.001458
n_activity=187 dram_eff=0.1283
bk0: 6a 16412i bk1: 2a 16443i bk2: 0a 16464i bk3: 0a 16466i bk4: 0a 16466i bk5: 2a 16449i bk6: 0a 16464i bk7: 0a 16465i bk8: 0a 16465i bk9: 0a 16466i bk10: 0a 16466i bk11: 0a 16467i bk12: 0a 16467i bk13: 0a 16467i bk14: 0a 16467i bk15: 0a 16467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000850237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16448 n_act=4 n_pre=2 n_req=7 n_rd=10 n_write=2 bw_util=0.001458
n_activity=199 dram_eff=0.1206
bk0: 8a 16378i bk1: 0a 16464i bk2: 0a 16464i bk3: 0a 16466i bk4: 0a 16466i bk5: 2a 16449i bk6: 0a 16464i bk7: 0a 16465i bk8: 0a 16465i bk9: 0a 16465i bk10: 0a 16465i bk11: 0a 16467i bk12: 0a 16467i bk13: 0a 16467i bk14: 0a 16467i bk15: 0a 16469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00157901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16466 n_nop=16450 n_act=3 n_pre=0 n_req=8 n_rd=10 n_write=3 bw_util=0.001579
n_activity=161 dram_eff=0.1615
bk0: 4a 16446i bk1: 4a 16428i bk2: 0a 16464i bk3: 0a 16465i bk4: 0a 16466i bk5: 2a 16443i bk6: 0a 16464i bk7: 0a 16464i bk8: 0a 16466i bk9: 0a 16466i bk10: 0a 16467i bk11: 0a 16467i bk12: 0a 16467i bk13: 0a 16467i bk14: 0a 16467i bk15: 0a 16467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000789506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23, Miss = 6, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 2, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13, Miss = 5, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 2, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 13, Miss = 3, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 3, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 4, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 1, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3, Miss = 2, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 3, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 117
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.2991
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=295
icnt_total_pkts_simt_to_mem=188
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40625
	minimum = 6
	maximum = 10
Network latency average = 7.34375
	minimum = 6
	maximum = 10
Slowest packet = 203
Flit latency average = 6.05479
	minimum = 6
	maximum = 7
Slowest flit = 424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000682317
	minimum = 0 (at node 0)
	maximum = 0.00921128 (at node 3)
Accepted packet rate average = 0.000682317
	minimum = 0 (at node 0)
	maximum = 0.00921128 (at node 3)
Injected flit rate average = 0.00155654
	minimum = 0 (at node 0)
	maximum = 0.0132412 (at node 3)
Accepted flit rate average= 0.00155654
	minimum = 0 (at node 0)
	maximum = 0.0287853 (at node 3)
Injected packet length average = 2.28125
Accepted packet length average = 2.28125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.31026 (3 samples)
	minimum = 6 (3 samples)
	maximum = 10 (3 samples)
Network latency average = 7.21646 (3 samples)
	minimum = 6 (3 samples)
	maximum = 10 (3 samples)
Flit latency average = 6.0912 (3 samples)
	minimum = 6 (3 samples)
	maximum = 7.33333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000689969 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00931458 (3 samples)
Accepted packet rate average = 0.000689969 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00931458 (3 samples)
Injected flit rate average = 0.00145748 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0146154 (3 samples)
Accepted flit rate average = 0.00145748 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0247365 (3 samples)
Injected packet size average = 2.11238 (3 samples)
Accepted packet size average = 2.11238 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 1182 (inst/sec)
gpgpu_simulation_rate = 12476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 3 times
Result stored in result.txt

----------------------------- top-down BFS end -----------------------------
