
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys HDL Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Verilog Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v" (library work)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v" (library work)
@N: CG334 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":137:12:137:24|Read directive translate_off.
@N: CG333 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":139:12:139:23|Read directive translate_on.
@I:"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_defines.v" (library work)
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":406:41:406:49|Read full_case directive.
@N: CG347 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":406:51:406:63|Read a parallel_case directive.
@N: CG346 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:47:410:55|Read full_case directive.
@N: CG347 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:57:410:69|Read a parallel_case directive.
@W: CG286 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v" (library work)
@N: CG334 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":69:12:69:24|Read directive translate_off.
@N: CG333 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":71:12:71:23|Read directive translate_on.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":230:34:230:42|Read full_case directive.
@N: CG347 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":230:44:230:56|Read a parallel_case directive.
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\cmos_8_16bit.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\cmos_write_req_gen.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\dvi_encoder.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v" (library work)
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v" (library work)
@I:"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_define.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_5hz.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_10hz.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Frequency_divider_dynamic_scanning.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_buffer.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Nixie_Light_Display.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Pulse.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\pulse_zhuanghuan.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_3_afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_3_afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\clk_200M\clk_200M.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v" (library work)
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v" (library work)
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":656:40:656:52|Read a parallel_case directive.
@I::"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v" (library work)
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":656:40:656:52|Read a parallel_case directive.
Verilog syntax check successful!
File C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":257:14:257:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":263:15:263:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":269:16:269:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":143:7:143:25|Synthesizing module i2c_master_bit_ctrl in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":221:23:221:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":418:38:418:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":419:38:419:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":427:38:427:44|Removing redundant assignment.
Running optimization stage 1 on i2c_master_bit_ctrl .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":75:7:75:26|Synthesizing module i2c_master_byte_ctrl in library work.
Running optimization stage 1 on i2c_master_byte_ctrl .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":30:7:30:20|Synthesizing module i2c_master_top in library work.
Running optimization stage 1 on i2c_master_top .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":30:7:30:16|Synthesizing module i2c_config in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":113:27:113:31|Removing redundant assignment.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on i2c_config .......
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Feedback mux created for signal i2c_write_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":30:7:30:32|Synthesizing module lut_ov5640_rgb565_1024_768 in library work.
Running optimization stage 1 on lut_ov5640_rgb565_1024_768 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\cmos_8_16bit.v":30:7:30:18|Synthesizing module cmos_8_16bit in library work.
Running optimization stage 1 on cmos_8_16bit .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\cmos_write_req_gen.v":30:7:30:24|Synthesizing module cmos_write_req_gen in library work.
Running optimization stage 1 on cmos_write_req_gen .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":222:14:222:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":235:11:235:15|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":247:12:247:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":259:14:259:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":271:12:271:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":283:14:283:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":345:17:345:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":346:17:346:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":347:17:347:25|Removing redundant assignment.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":174:10:174:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":30:7:30:23|Synthesizing module video_timing_data in library work.
Running optimization stage 1 on video_timing_data .......
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_vs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_hs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_de_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_3_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000000
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001011
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001001
	ADDR_WIDTH_A=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001001
	MODE_RATIO=32'b00000000000000000000000000001000
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000111
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001000
   Generated name = ipml_sdpram_v1_3_afifo_16i_64o_512_Z1
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1064:8:1064:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_3_afifo_16i_64o_512_Z1 .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1053:0:1053:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1044:0:1044:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1035:0:1035:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_3_afifo_16i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_3_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_3_afifo_16i_64o_512_Z2
Running optimization stage 1 on ipml_fifo_v1_3_afifo_16i_64o_512_Z2 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":18:7:18:23|Synthesizing module afifo_16i_64o_512 in library work.
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_16i_64o_512 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":31:7:31:22|Synthesizing module frame_fifo_write in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_CHECK_FIFO=32'b00000000000000000000000000000010
	S_WRITE_BURST=32'b00000000000000000000000000000011
	S_WRITE_BURST_END=32'b00000000000000000000000000000100
	S_END=32'b00000000000000000000000000000101
   Generated name = frame_fifo_write_Z3
Running optimization stage 1 on frame_fifo_write_Z3 .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_3_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001011
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000010
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001001
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_sdpram_v1_3_afifo_64i_16o_128_Z4
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1064:8:1064:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1078:9:1078:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1078:18:1078:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_3_afifo_64i_16o_128_Z4 .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1053:0:1053:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1044:0:1044:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1035:0:1035:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_3_afifo_64i_16o_128.v":25:7:25:38|Synthesizing module ipml_fifo_v1_3_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_3_afifo_64i_16o_128_Z5
Running optimization stage 1 on ipml_fifo_v1_3_afifo_64i_16o_128_Z5 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":18:7:18:23|Synthesizing module afifo_64i_16o_128 in library work.
@W: CG390 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_16o_128 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":31:7:31:21|Synthesizing module frame_fifo_read in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	FIFO_DEPTH=32'b00000000000000000000000010000000
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_WAIT=32'b00000000000000000000000000000010
	S_CHECK_FIFO=32'b00000000000000000000000000000011
	S_READ_BURST=32'b00000000000000000000000000000100
	S_READ_BURST_END=32'b00000000000000000000000000000101
	S_END=32'b00000000000000000000000000000110
   Generated name = frame_fifo_read_Z6
Running optimization stage 1 on frame_fifo_read_Z6 .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":31:7:31:22|Synthesizing module frame_read_write in library work.
Running optimization stage 1 on frame_read_write .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":5:7:5:16|Synthesizing module pll_50_400 in library work.
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
Running optimization stage 1 on pll_50_400 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":1:7:1:28|Synthesizing module ipsl_ddrphy_reset_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_reset_ctrl .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v":1:7:1:31|Synthesizing module ipsl_ddrphy_training_ctrl in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v":34:37:34:61|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrphy_training_ctrl .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v":1:7:1:33|Synthesizing module ipsl_ddrphy_dll_update_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_dll_update_ctrl .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":1:7:1:29|Synthesizing module ipsl_ddrphy_update_ctrl in library work.

	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DLL_OFFSET=32'b00000000000000000000000000000010
	IDLE=32'b00000000000000000000000000000000
	REQ=32'b00000000000000000000000000000001
	UPDATE=32'b00000000000000000000000000000010
	WAIT_END=32'b00000000000000000000000000000011
	DQSH_REQ_EN=1'b1
   Generated name = ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1316:7:1316:13|Synthesizing module GTP_DLL in library work.
Running optimization stage 1 on GTP_DLL .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":696:7:696:16|Synthesizing module GTP_DDRPHY in library work.
Running optimization stage 1 on GTP_DDRPHY .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1737:7:1737:18|Synthesizing module GTP_IOCLKBUF in library work.
Running optimization stage 1 on GTP_IOCLKBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1766:7:1766:18|Synthesizing module GTP_IOCLKDIV in library work.
Running optimization stage 1 on GTP_IOCLKDIV .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":195:7:195:16|Synthesizing module GTP_DDC_E1 in library work.
Running optimization stage 1 on GTP_DDC_E1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1779:7:1779:17|Synthesizing module GTP_IODELAY in library work.
Running optimization stage 1 on GTP_IODELAY .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1819:7:1819:17|Synthesizing module GTP_ISERDES in library work.
Running optimization stage 1 on GTP_ISERDES .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1612:7:1612:16|Synthesizing module GTP_INBUFG in library work.
Running optimization stage 1 on GTP_INBUFG .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2175:7:2175:16|Synthesizing module GTP_OUTBUF in library work.
Running optimization stage 1 on GTP_OUTBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1645:7:1645:15|Synthesizing module GTP_IOBUF in library work.
Running optimization stage 1 on GTP_IOBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2226:7:2226:19|Synthesizing module GTP_OUTBUFTCO in library work.
Running optimization stage 1 on GTP_OUTBUFTCO .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":27:7:27:17|Synthesizing module ipsl_phy_io in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	TMRD=32'b00000000000000000000000000000010
	TMOD=32'b00000000000000000000000000000110
	TZQINIT=32'b00000000000000000000000100000000
	TXPR=32'b00000000000000000000000000111110
	TRP=32'b00000000000000000000000000000011
	TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
   Generated name = ipsl_phy_io_Z7
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1636:7:1636:13|Synthesizing module GTP_INV in library work.
Running optimization stage 1 on GTP_INV .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1661:7:1661:17|Synthesizing module GTP_IOBUFCO in library work.
Running optimization stage 1 on GTP_IOBUFCO .......
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
Running optimization stage 1 on ipsl_phy_io_Z7 .......
@W: CL318 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":1:7:1:24|Synthesizing module ipsl_hmemc_phy_top in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	PHY_TMRD=32'b00000000000000000000000000000010
	PHY_TMOD=32'b00000000000000000000000000000110
	PHY_TZQINIT=32'b00000000000000000000000100000000
	PHY_TXPR=32'b00000000000000000000000000111110
	PHY_TRP=32'b00000000000000000000000000000011
	PHY_TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	PHY_TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
	UPDATE_MASK=3'b000
   Generated name = ipsl_hmemc_phy_top_Z8
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
Running optimization stage 1 on ipsl_hmemc_phy_top_Z8 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":1:7:1:25|Synthesizing module ipsl_ddrc_apb_reset in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
	addrmap_bank_b0=8'b00001000
	addrmap_bank_b1=8'b00001000
	addrmap_bank_b2=8'b00001000
	addrmap_col_b2=8'b00000000
	addrmap_col_b3=8'b00000000
	addrmap_col_b4=8'b00000000
	addrmap_col_b5=8'b00000000
	addrmap_col_b6=8'b00000000
	addrmap_col_b7=8'b00000000
	addrmap_col_b8=8'b00000000
	addrmap_col_b9=8'b00000000
	addrmap_col_b10=8'b00011111
	addrmap_col_b11=8'b00011111
	addrmap_row_b0=8'b00000111
	addrmap_row_b1=8'b00000111
	addrmap_row_b2=8'b00000111
	addrmap_row_b3=8'b00000111
	addrmap_row_b4=8'b00000111
	addrmap_row_b5=8'b00000111
	addrmap_row_b6=8'b00000111
	addrmap_row_b7=8'b00000111
	addrmap_row_b8=8'b00000111
	addrmap_row_b9=8'b00000111
	addrmap_row_b10=8'b00000111
	addrmap_row_b11=8'b00000111
	addrmap_row_b12=8'b00000111
	addrmap_row_b13=8'b00000111
	addrmap_row_b14=8'b00000111
	addrmap_row_b15=8'b00011111
   Generated name = ipsl_ddrc_apb_reset_Z9
Running optimization stage 1 on ipsl_ddrc_apb_reset_Z9 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":2:7:2:26|Synthesizing module ipsl_ddrc_reset_ctrl in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_ddrc_reset_ctrl_Z10
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":93:15:93:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":122:20:122:31|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrc_reset_ctrl_Z10 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":248:7:248:14|Synthesizing module GTP_DDRC in library work.
Running optimization stage 1 on GTP_DDRC .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":1:7:1:25|Synthesizing module ipsl_hmemc_ddrc_top in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_hmemc_ddrc_top_Z11
Running optimization stage 1 on ipsl_hmemc_ddrc_top_Z11 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":10:7:10:10|Synthesizing module ddr3 in library work.
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":596:38:596:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":597:38:597:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":598:38:598:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":599:38:599:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":600:38:600:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":601:38:601:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":602:38:602:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":603:38:603:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":605:38:605:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":606:38:606:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":607:38:607:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":608:38:608:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":609:38:609:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":610:38:610:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":615:38:615:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":616:38:616:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":617:38:617:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":618:38:618:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":619:38:619:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":620:38:620:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":621:38:621:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":622:38:622:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":624:38:624:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":625:38:625:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":631:38:631:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":638:38:638:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":690:38:690:38|Input aclk_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":691:38:691:38|Input awid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":692:38:692:38|Input awaddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":693:38:693:38|Input awlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":694:38:694:38|Input awsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":695:38:695:38|Input awburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":696:38:696:38|Input awlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":697:38:697:38|Input awvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":699:38:699:38|Input awurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":700:38:700:38|Input awpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":701:38:701:38|Input wdata_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":702:38:702:38|Input wstrb_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":703:38:703:38|Input wlast_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":704:38:704:38|Input wvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":709:38:709:38|Input bready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":710:38:710:38|Input arid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":711:38:711:38|Input araddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":712:38:712:38|Input arlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":713:38:713:38|Input arsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":714:38:714:38|Input arburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":715:38:715:38|Input arlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":716:38:716:38|Input arvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":718:38:718:38|Input arurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":719:38:719:38|Input arpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":725:38:725:38|Input rready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":733:38:733:38|Input csysreq_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":783:38:783:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":784:38:784:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":785:38:785:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":786:38:786:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":788:38:788:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ddr3 .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":39:7:39:19|Synthesizing module aq_axi_master in library work.
Running optimization stage 1 on aq_axi_master .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\pulse_zhuanghuan.v":1:7:1:22|Synthesizing module pulse_zhuanghuan in library work.
Running optimization stage 1 on pulse_zhuanghuan .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_10hz.v":1:7:1:14|Synthesizing module clk_10hz in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_10hz.v":20:10:20:17|Removing redundant assignment.
Running optimization stage 1 on clk_10hz .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_5hz.v":1:7:1:13|Synthesizing module clk_5hz in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\clk_5hz.v":20:9:20:15|Removing redundant assignment.
Running optimization stage 1 on clk_5hz .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":1:7:1:17|Synthesizing module Count_pulse in library work.
Running optimization stage 1 on Count_pulse .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":1:7:1:16|Synthesizing module Controller in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":224:67:224:75|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":224:90:224:98|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":224:113:224:121|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":224:136:224:144|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":226:66:226:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":226:89:226:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":226:112:226:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":226:135:226:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":228:66:228:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":228:89:228:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":228:112:228:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":228:135:228:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":230:66:230:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":230:89:230:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":230:112:230:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":230:135:230:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":232:66:232:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":232:89:232:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":232:112:232:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":232:135:232:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":234:66:234:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":234:89:234:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":234:112:234:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":234:135:234:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":236:66:236:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":236:89:236:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":236:112:236:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":236:135:236:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":238:66:238:74|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":238:89:238:97|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":238:112:238:120|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":238:135:238:143|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":240:33:240:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":240:44:240:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":240:51:240:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":242:33:242:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":242:44:242:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":242:51:242:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":244:33:244:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":244:44:244:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":244:51:244:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":246:33:246:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":246:44:246:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":246:51:246:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:33:248:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:43:248:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:50:248:50|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:64:248:72|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:87:248:95|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:110:248:118|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":248:133:248:141|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":278:16:278:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":336:22:336:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":344:22:344:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":352:22:352:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":354:22:354:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":582:17:582:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":623:14:623:15|Removing redundant assignment.
Running optimization stage 1 on Controller .......
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":432:0:432:5|Pruning unused register yc[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":405:0:405:5|Pruning unused register xc[23:0]. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":636:0:636:5|Feedback mux created for signal dirc_y. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":636:0:636:5|Feedback mux created for signal dirc_x. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 0 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 1 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 2 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 3 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 4 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 5 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 6 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 7 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 8 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 9 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 10 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 11 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 12 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 13 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 14 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 15 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 16 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 17 of ycount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 18 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 19 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":509:0:509:5|All reachable assignments to bit 20 of ycount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 0 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 1 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 2 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 3 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 4 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 5 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 6 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 7 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 8 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 9 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 10 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 11 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 12 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 13 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 14 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 15 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 16 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 17 of xcount[20:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 18 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 19 of xcount[20:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":450:0:450:5|All reachable assignments to bit 20 of xcount[20:0] assign 0, register removed by optimization.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":366:0:366:5|Feedback mux created for signal xdirc[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":274:0:274:5|Feedback mux created for signal dirc[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[0] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[1] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[2] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[3] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[4] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[5] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[6] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[7] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[8] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[9] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[13] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[17] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[19] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[20] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[21] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[22] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit x[23] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[0] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[1] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[2] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[3] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[4] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[5] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[6] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[7] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[8] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[9] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[11] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[15] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[19] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[22] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Register bit y[23] is always 0.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bits 23 to 19 of x[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bit 17 of x[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bit 13 of x[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bits 9 to 0 of x[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bits 23 to 22 of y[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bit 19 of y[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bit 15 of y[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bit 11 of y[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":219:0:219:5|Pruning register bits 9 to 0 of y[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Pulse.v":1:7:1:11|Synthesizing module Pulse in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Pulse.v":95:25:95:29|Removing redundant assignment.
Running optimization stage 1 on Pulse .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":1:7:1:22|Synthesizing module keyboard_encoder in library work.
Running optimization stage 1 on keyboard_encoder .......
@W: CL118 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":107:11:107:12|Latch generated from always block for signal key_value[3:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":33:4:33:9|Feedback mux created for signal row_reg[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":33:4:33:9|Feedback mux created for signal key_flag. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":33:4:33:9|Feedback mux created for signal col_reg[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_buffer.v":1:7:1:21|Synthesizing module keyboard_buffer in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_buffer.v":92:29:92:32|Removing redundant assignment.
Running optimization stage 1 on keyboard_buffer .......
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_buffer.v":26:4:26:9|Feedback mux created for signal keystrokes_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Frequency_divider_dynamic_scanning.v":1:7:1:40|Synthesizing module Frequency_divider_dynamic_scanning in library work.
@N: CG179 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Frequency_divider_dynamic_scanning.v":29:7:29:11|Removing redundant assignment.
Running optimization stage 1 on Frequency_divider_dynamic_scanning .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Nixie_Light_Display.v":1:7:1:25|Synthesizing module Nixie_Light_Display in library work.
Running optimization stage 1 on Nixie_Light_Display .......
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v":1:7:1:26|Synthesizing module seven_decode_control in library work.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v":82:30:82:38|Port-width mismatch for port q_num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on seven_decode_control .......
@W: CL271 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v":46:0:46:5|Pruning unused bits 7 to 4 of d_tmp_num[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v":46:0:46:5|Feedback mux created for signal d_tmp_num[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":30:7:30:9|Synthesizing module top in library work.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":360:30:360:34|Port-width mismatch for port read_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":361:30:361:40|Port-width mismatch for port read_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":362:30:362:40|Port-width mismatch for port read_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":363:30:363:40|Port-width mismatch for port read_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":365:30:365:39|Port-width mismatch for port read_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":379:30:379:34|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":380:30:380:40|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":381:30:381:40|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":382:30:382:40|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":384:30:384:39|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":402:23:402:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":404:23:404:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":406:23:406:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":407:23:407:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":427:23:427:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":428:23:428:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":432:23:432:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":423:23:423:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":437:23:437:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":496:33:496:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":513:33:513:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":522:34:522:52|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":523:34:523:51|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":531:34:531:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":532:34:532:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":478:33:478:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":479:33:479:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":501:33:501:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":502:33:502:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":630:14:630:19|Port-width mismatch for port counter. The port definition is 20 bits, but the actual port connection bit width is 21. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":650:14:650:19|Port-width mismatch for port counter. The port definition is 20 bits, but the actual port connection bit width is 21. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":145:32:145:46|Removing wire ui_clk_sync_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":146:32:146:50|Removing wire init_calib_complete, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":170:32:170:44|Removing wire s00_axi_buser, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":191:32:191:44|Removing wire s00_axi_ruser, as there is no assignment to it.
@W: CG360 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":194:32:194:41|Removing wire clk_200MHz, as there is no assignment to it.
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":170:32:170:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\top.v":191:32:191:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on seven_decode_control .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\seven_decode_control.v":46:0:46:5|Trying to extract state machine for register d1_wx.
Extracted state machine for register d1_wx
State machine has 4 reachable states with original encodings of:
   0111
   1011
   1101
   1110
Running optimization stage 2 on Nixie_Light_Display .......
Running optimization stage 2 on Frequency_divider_dynamic_scanning .......
Running optimization stage 2 on keyboard_buffer .......
Running optimization stage 2 on keyboard_encoder .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":17:4:17:9|Optimizing register bit count[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":17:4:17:9|Pruning register bit 19 of count[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\keyboard_encoder.v":33:4:33:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Running optimization stage 2 on Pulse .......
Running optimization stage 2 on Controller .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Optimizing register bit xplace1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Optimizing register bit ya[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":593:0:593:5|Pruning register bits 7 to 0 of ya[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":314:0:314:5|Pruning register bits 7 to 0 of xplace1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":195:0:195:5|Pruning register bits 23 to 19 of xe1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":195:0:195:5|Pruning register bit 13 of xe1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":195:0:195:5|Pruning register bit 9 of xe1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":195:0:195:5|Pruning register bits 7 to 1 of xe1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Controller.v":195:0:195:5|Register bit xe1[0] is always 0.
Running optimization stage 2 on Count_pulse .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Optimizing register bit count_speed2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Pruning register bits 7 to 0 of count_speed2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":77:0:77:5|Pruning register bits 7 to 0 of count_speed1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[7] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[6] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[5] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[4] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[3] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[2] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[1] is always 0.
@N: CL189 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Register bit count_speed[0] is always 0.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\Dynamo\Count_pulse.v":108:0:108:5|Pruning register bits 7 to 0 of count_speed[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on clk_5hz .......
Running optimization stage 2 on clk_10hz .......
Running optimization stage 2 on pulse_zhuanghuan .......
Running optimization stage 2 on aq_axi_master .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on ddr3 .......
Running optimization stage 2 on ipsl_hmemc_ddrc_top_Z11 .......
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":215:25:215:33|Input dfi_error is unused.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":216:25:216:38|Input dfi_error_info is unused.
Running optimization stage 2 on GTP_DDRC .......
Running optimization stage 2 on ipsl_ddrc_reset_ctrl_Z10 .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ipsl_ddrc_apb_reset_Z9 .......
@W: CL246 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ipsl_hmemc_phy_top_Z8 .......
Running optimization stage 2 on GTP_IOBUFCO .......
Running optimization stage 2 on GTP_INV .......
Running optimization stage 2 on ipsl_phy_io_Z7 .......
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":90:41:90:52|Input SRB_CORE_CLK is unused.
Running optimization stage 2 on GTP_OUTBUFTCO .......
Running optimization stage 2 on GTP_IOBUF .......
Running optimization stage 2 on GTP_OUTBUF .......
Running optimization stage 2 on GTP_INBUFG .......
Running optimization stage 2 on GTP_ISERDES .......
Running optimization stage 2 on GTP_IODELAY .......
Running optimization stage 2 on GTP_DDC_E1 .......
Running optimization stage 2 on GTP_IOCLKDIV .......
Running optimization stage 2 on GTP_IOCLKBUF .......
Running optimization stage 2 on GTP_DDRPHY .......
Running optimization stage 2 on GTP_DLL .......
Running optimization stage 2 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   10
@W: CL247 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused

Running optimization stage 2 on ipsl_ddrphy_dll_update_ctrl .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ipsl_ddrphy_training_ctrl .......
Running optimization stage 2 on ipsl_ddrphy_reset_ctrl .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pll_50_400 .......
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on frame_read_write .......
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":99:20:99:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":140:20:140:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on frame_fifo_read_Z6 .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 15 to 8 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of read_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on afifo_64i_16o_128 .......
Running optimization stage 2 on ipml_fifo_v1_3_afifo_64i_16o_128_Z5 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 8 of ASYN_CTRL.wptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_3_afifo_64i_16o_128_Z4 .......
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on frame_fifo_write_Z3 .......
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of write_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":45:34:45:50|Input wr_burst_data_req is unused.
Running optimization stage 2 on afifo_16i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_3_afifo_16i_64o_512_Z2 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 8 of ASYN_CTRL.rptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_sdpram_v1_3_afifo_16i_64o_512_Z1 .......
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on video_timing_data .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on cmos_write_req_gen .......
Running optimization stage 2 on cmos_8_16bit .......
Running optimization stage 2 on lut_ov5640_rgb565_1024_768 .......
Running optimization stage 2 on i2c_config .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@A: CL153 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":57:4:57:15|*Unassigned bits of i2c_read_req are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on i2c_master_top .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL247 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused

Running optimization stage 2 on i2c_master_byte_ctrl .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":201:1:201:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on i2c_master_bit_ctrl .......
@N: CL201 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":384:4:384:9|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000000
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 114MB peak: 122MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime

Process completed successfully.
# Sun Nov 24 22:26:13 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
File C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 22:26:14 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 19MB peak: 19MB)

Process took 0h:00m:22s realtime, 0h:00m:22s cputime

Process completed successfully.
# Sun Nov 24 22:26:14 2019

###########################################################]
