{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714322009656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714322009656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:33:29 2024 " "Processing started: Sun Apr 28 18:33:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714322009656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322009656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322009656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714322010030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714322010030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/spi_interface_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi/spi_interface_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_INTERFACE_ELEM-beh " "Found design unit 1: SPI_INTERFACE_ELEM-beh" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016506 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_INTERFACE_ELEM " "Found entity 1: SPI_INTERFACE_ELEM" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm/pwm_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm/pwm_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_ELEM-beh " "Found design unit 1: PWM_ELEM-beh" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_ELEM " "Found entity 1: PWM_ELEM" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/start_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/start_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_counter-beh " "Found design unit 1: start_counter-beh" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016530 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_counter " "Found entity 1: start_counter" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/prox_sensor_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/prox_sensor_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROX_SENSOR_ELEM-struct_box " "Found design unit 1: PROX_SENSOR_ELEM-struct_box" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016543 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROX_SENSOR_ELEM " "Found entity 1: PROX_SENSOR_ELEM" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/prox_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/prox_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prox_sensor-beh " "Found design unit 1: prox_sensor-beh" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016554 ""} { "Info" "ISGN_ENTITY_NAME" "1 prox_sensor " "Found entity 1: prox_sensor" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/measure_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/measure_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measure_counter-beh " "Found design unit 1: measure_counter-beh" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016566 ""} { "Info" "ISGN_ENTITY_NAME" "1 measure_counter " "Found entity 1: measure_counter" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_DP-struct " "Found design unit 1: SAR_DP-struct" {  } { { "adc/SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016574 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_DP " "Found entity 1: SAR_DP" {  } { { "adc/SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_CU-fsm " "Found design unit 1: SAR_CU-fsm" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016579 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_CU " "Found entity 1: SAR_CU" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_adc_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_adc_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC_ELEM-struct " "Found design unit 1: SAR_ADC_ELEM-struct" {  } { { "adc/SAR_ADC_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016584 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC_ELEM " "Found entity 1: SAR_ADC_ELEM" {  } { { "adc/SAR_ADC_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/mask_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/mask_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mask_reg-beh " "Found design unit 1: mask_reg-beh" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016588 ""} { "Info" "ISGN_ENTITY_NAME" "1 mask_reg " "Found entity 1: mask_reg" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/final_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/final_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_reg-beh " "Found design unit 1: final_reg-beh" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016592 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_reg " "Found entity 1: final_reg" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Found design unit 1: counter-beh" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016602 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-beh " "Found design unit 1: register_Nbit-beh" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016607 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/mypackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016627 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efes_project_rover.vhd 2 1 " "Found 2 design units, including 1 entities, in source file efes_project_rover.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EFES_PROJECT_ROVER-top " "Found design unit 1: EFES_PROJECT_ROVER-top" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016646 ""} { "Info" "ISGN_ENTITY_NAME" "1 EFES_PROJECT_ROVER " "Found entity 1: EFES_PROJECT_ROVER" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "datapath.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016662 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016662 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/Documenti/GitHub/EFES_project/tests/final/counter.vhd D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd " "File \"D:/Documenti/GitHub/EFES_project/tests/final/counter.vhd\" is a duplicate of already analyzed file \"D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1714322016673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016679 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016693 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714322016693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EFES_PROJECT_ROVER " "Elaborating entity \"EFES_PROJECT_ROVER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714322016800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR EFES_PROJECT_ROVER.vhd(23) " "VHDL Signal Declaration warning at EFES_PROJECT_ROVER.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714322016865 "|EFES_PROJECT_ROVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "EFES_PROJECT_ROVER.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322016879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROLLER_INSTANCE " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROLLER_INSTANCE\"" {  } { { "EFES_PROJECT_ROVER.vhd" "CONTROLLER_INSTANCE" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322016920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_distance controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): signal \"current_distance\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_light controller.vhd(62) " "VHDL Process Statement warning at controller.vhd(62): signal \"current_light\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_generator controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): signal \"random_generator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_direction controller.vhd(151) " "VHDL Process Statement warning at controller.vhd(151): signal \"random_direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed_dc_int controller.vhd(82) " "VHDL Process Statement warning at controller.vhd(82): inferring latch(es) for signal or variable \"speed_dc_int\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random_direction controller.vhd(82) " "VHDL Process Statement warning at controller.vhd(82): inferring latch(es) for signal or variable \"random_direction\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "measured_distance_int controller.vhd(226) " "VHDL Process Statement warning at controller.vhd(226): signal \"measured_distance_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_distance controller.vhd(190) " "VHDL Process Statement warning at controller.vhd(190): inferring latch(es) for signal or variable \"current_distance\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "measured_light_int controller.vhd(289) " "VHDL Process Statement warning at controller.vhd(289): signal \"measured_light_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_light controller.vhd(252) " "VHDL Process Statement warning at controller.vhd(252): inferring latch(es) for signal or variable \"current_light\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[0\] controller.vhd(252) " "Inferred latch for \"current_light\[0\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[1\] controller.vhd(252) " "Inferred latch for \"current_light\[1\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[2\] controller.vhd(252) " "Inferred latch for \"current_light\[2\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[3\] controller.vhd(252) " "Inferred latch for \"current_light\[3\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[4\] controller.vhd(252) " "Inferred latch for \"current_light\[4\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[5\] controller.vhd(252) " "Inferred latch for \"current_light\[5\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[6\] controller.vhd(252) " "Inferred latch for \"current_light\[6\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[7\] controller.vhd(252) " "Inferred latch for \"current_light\[7\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[0\] controller.vhd(190) " "Inferred latch for \"current_distance\[0\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[1\] controller.vhd(190) " "Inferred latch for \"current_distance\[1\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[2\] controller.vhd(190) " "Inferred latch for \"current_distance\[2\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[3\] controller.vhd(190) " "Inferred latch for \"current_distance\[3\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[4\] controller.vhd(190) " "Inferred latch for \"current_distance\[4\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[5\] controller.vhd(190) " "Inferred latch for \"current_distance\[5\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[6\] controller.vhd(190) " "Inferred latch for \"current_distance\[6\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[7\] controller.vhd(190) " "Inferred latch for \"current_distance\[7\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[8\] controller.vhd(190) " "Inferred latch for \"current_distance\[8\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016939 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[9\] controller.vhd(190) " "Inferred latch for \"current_distance\[9\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[10\] controller.vhd(190) " "Inferred latch for \"current_distance\[10\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[11\] controller.vhd(190) " "Inferred latch for \"current_distance\[11\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[12\] controller.vhd(190) " "Inferred latch for \"current_distance\[12\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[13\] controller.vhd(190) " "Inferred latch for \"current_distance\[13\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[14\] controller.vhd(190) " "Inferred latch for \"current_distance\[14\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[15\] controller.vhd(190) " "Inferred latch for \"current_distance\[15\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[16\] controller.vhd(190) " "Inferred latch for \"current_distance\[16\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[17\] controller.vhd(190) " "Inferred latch for \"current_distance\[17\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[18\] controller.vhd(190) " "Inferred latch for \"current_distance\[18\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[19\] controller.vhd(190) " "Inferred latch for \"current_distance\[19\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[20\] controller.vhd(190) " "Inferred latch for \"current_distance\[20\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[21\] controller.vhd(190) " "Inferred latch for \"current_distance\[21\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[22\] controller.vhd(190) " "Inferred latch for \"current_distance\[22\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[23\] controller.vhd(190) " "Inferred latch for \"current_distance\[23\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[24\] controller.vhd(190) " "Inferred latch for \"current_distance\[24\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[25\] controller.vhd(190) " "Inferred latch for \"current_distance\[25\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[26\] controller.vhd(190) " "Inferred latch for \"current_distance\[26\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[27\] controller.vhd(190) " "Inferred latch for \"current_distance\[27\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[28\] controller.vhd(190) " "Inferred latch for \"current_distance\[28\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[29\] controller.vhd(190) " "Inferred latch for \"current_distance\[29\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[30\] controller.vhd(190) " "Inferred latch for \"current_distance\[30\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_direction controller.vhd(82) " "Inferred latch for \"random_direction\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[0\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[0\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[1\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[1\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[2\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[2\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322016940 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH_INSTANCE " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH_INSTANCE\"" {  } { { "EFES_PROJECT_ROVER.vhd" "DATAPATH_INSTANCE" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322016941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROX_SENSOR_ELEM datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor " "Elaborating entity \"PROX_SENSOR_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\"" {  } { { "datapath.vhd" "proximity_sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322016971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prox_sensor datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor " "Elaborating entity \"prox_sensor\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dist_value prox_sensor.vhd(148) " "VHDL Process Statement warning at prox_sensor.vhd(148): signal \"dist_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"distance\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_start prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"init_start\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_en prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"start_en\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_measure prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"init_measure\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "measure_en prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"measure_en\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017025 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "terminated prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"terminated\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dist_value prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"dist_value\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[11\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[11\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[12\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[12\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[13\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[13\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[14\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[14\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[15\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[15\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[16\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[16\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[17\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[17\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[18\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[18\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[19\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[19\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[20\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[20\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[21\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[21\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[22\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[22\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[23\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[23\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[24\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[24\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[25\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[25\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[26\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[26\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[27\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[27\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[28\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[28\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[29\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[29\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[30\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[30\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[31\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[31\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[32\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[32\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[33\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[33\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[34\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[34\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[35\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[35\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[36\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[36\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[37\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[37\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[38\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[38\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[39\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[39\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[40\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[40\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[41\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[41\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminated prox_sensor.vhd(48) " "Inferred latch for \"terminated\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger prox_sensor.vhd(48) " "Inferred latch for \"trigger\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_en prox_sensor.vhd(48) " "Inferred latch for \"measure_en\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_measure prox_sensor.vhd(48) " "Inferred latch for \"init_measure\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_en prox_sensor.vhd(48) " "Inferred latch for \"start_en\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_start prox_sensor.vhd(48) " "Inferred latch for \"init_start\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[0\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[0\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[1\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[1\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[2\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[2\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[3\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[3\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[4\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[4\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[5\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[5\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[6\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[6\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[7\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[7\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[8\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[8\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[9\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[9\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[10\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[10\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[11\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[11\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[12\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[12\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[13\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[13\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[14\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[14\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[15\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[15\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[16\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[16\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[17\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[17\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[18\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[18\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[19\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[19\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[20\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[20\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[21\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[21\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[22\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[22\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017026 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[23\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[23\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[24\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[24\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[25\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[25\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[26\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[26\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[27\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[27\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[28\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[28\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[29\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[29\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[30\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[30\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[31\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[31\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measure_counter datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|measure_counter:measure " "Elaborating entity \"measure_counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|measure_counter:measure\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "measure" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017027 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable measure_counter.vhd(26) " "VHDL Process Statement warning at measure_counter.vhd(26): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017048 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|measure_counter:measure"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_counter datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count " "Elaborating entity \"start_counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "start_count" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable start_counter.vhd(28) " "VHDL Process Statement warning at start_counter.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017056 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|start_counter:start_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Nbit datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|register_Nbit:out_reg " "Elaborating entity \"register_Nbit\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|register_Nbit:out_reg\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "out_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_Nbit.vhd(28) " "VHDL Process Statement warning at register_Nbit.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017234 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|register_Nbit:out_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_ADC_ELEM datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc " "Elaborating entity \"SAR_ADC_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\"" {  } { { "datapath.vhd" "sar_adc" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_DP datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar " "Elaborating entity \"SAR_DP\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\"" {  } { { "adc/SAR_ADC_ELEM.vhd" "sar" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_reg datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|mask_reg:mask " "Elaborating entity \"mask_reg\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|mask_reg:mask\"" {  } { { "adc/SAR_DP.vhd" "mask" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017256 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift mask_reg.vhd(30) " "VHDL Process Statement warning at mask_reg.vhd(30): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017268 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|mask_reg:mask"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Nbit datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|register_Nbit:data_reg " "Elaborating entity \"register_Nbit\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|register_Nbit:data_reg\"" {  } { { "adc/SAR_DP.vhd" "data_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017269 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_Nbit.vhd(28) " "VHDL Process Statement warning at register_Nbit.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017276 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|register_Nbit:data_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\"" {  } { { "adc/SAR_DP.vhd" "count" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017292 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_reg datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|final_reg:final_val " "Elaborating entity \"final_reg\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|final_reg:final_val\"" {  } { { "adc/SAR_DP.vhd" "final_val" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable final_reg.vhd(28) " "VHDL Process Statement warning at final_reg.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp final_reg.vhd(29) " "VHDL Process Statement warning at final_reg.vhd(29): signal \"inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp final_reg.vhd(24) " "VHDL Process Statement warning at final_reg.vhd(24): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[0\] final_reg.vhd(24) " "Inferred latch for \"outp\[0\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[1\] final_reg.vhd(24) " "Inferred latch for \"outp\[1\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[2\] final_reg.vhd(24) " "Inferred latch for \"outp\[2\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[3\] final_reg.vhd(24) " "Inferred latch for \"outp\[3\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[4\] final_reg.vhd(24) " "Inferred latch for \"outp\[4\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[5\] final_reg.vhd(24) " "Inferred latch for \"outp\[5\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[6\] final_reg.vhd(24) " "Inferred latch for \"outp\[6\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[7\] final_reg.vhd(24) " "Inferred latch for \"outp\[7\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017322 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_CU datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit " "Elaborating entity \"SAR_CU\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\"" {  } { { "adc/SAR_ADC_ELEM.vhd" "control_unit" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017323 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done SAR_CU.vhd(42) " "VHDL Process Statement warning at SAR_CU.vhd(42): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017347 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_CU:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done SAR_CU.vhd(42) " "Inferred latch for \"done\" at SAR_CU.vhd(42)" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017347 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_CU:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_ELEM datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm " "Elaborating entity \"PWM_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\"" {  } { { "datapath.vhd" "pwm" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_ELEM.vhd(31) " "VHDL Process Statement warning at PWM_ELEM.vhd(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017357 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PWM_ELEM:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_ELEM.vhd(45) " "VHDL Process Statement warning at PWM_ELEM.vhd(45): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017357 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PWM_ELEM:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INTERFACE_ELEM datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface " "Elaborating entity \"SPI_INTERFACE_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\"" {  } { { "datapath.vhd" "spi_interface" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "for_out SPI_INTERFACE_ELEM.vhd(47) " "VHDL Process Statement warning at SPI_INTERFACE_ELEM.vhd(47): signal \"for_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out SPI_INTERFACE_ELEM.vhd(34) " "VHDL Process Statement warning at SPI_INTERFACE_ELEM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017367 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:dist_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:dist_counter\"" {  } { { "datapath.vhd" "dist_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017368 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017387 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:dist_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:light_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:light_counter\"" {  } { { "datapath.vhd" "light_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017407 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:light_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:motor_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:motor_counter\"" {  } { { "datapath.vhd" "motor_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714322017418 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:motor_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divisor " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divisor\"" {  } { { "EFES_PROJECT_ROVER.vhd" "clk_divisor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322017418 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIV clk_div.vhd(23) " "VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable \"DIV\", which holds its previous value in one or more paths through the process" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[0\] clk_div.vhd(23) " "Inferred latch for \"DIV\[0\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[1\] clk_div.vhd(23) " "Inferred latch for \"DIV\[1\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[2\] clk_div.vhd(23) " "Inferred latch for \"DIV\[2\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[3\] clk_div.vhd(23) " "Inferred latch for \"DIV\[3\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[4\] clk_div.vhd(23) " "Inferred latch for \"DIV\[4\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[5\] clk_div.vhd(23) " "Inferred latch for \"DIV\[5\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[6\] clk_div.vhd(23) " "Inferred latch for \"DIV\[6\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[7\] clk_div.vhd(23) " "Inferred latch for \"DIV\[7\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[8\] clk_div.vhd(23) " "Inferred latch for \"DIV\[8\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[9\] clk_div.vhd(23) " "Inferred latch for \"DIV\[9\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[10\] clk_div.vhd(23) " "Inferred latch for \"DIV\[10\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[11\] clk_div.vhd(23) " "Inferred latch for \"DIV\[11\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[12\] clk_div.vhd(23) " "Inferred latch for \"DIV\[12\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[13\] clk_div.vhd(23) " "Inferred latch for \"DIV\[13\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[14\] clk_div.vhd(23) " "Inferred latch for \"DIV\[14\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[15\] clk_div.vhd(23) " "Inferred latch for \"DIV\[15\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[16\] clk_div.vhd(23) " "Inferred latch for \"DIV\[16\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[17\] clk_div.vhd(23) " "Inferred latch for \"DIV\[17\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[18\] clk_div.vhd(23) " "Inferred latch for \"DIV\[18\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[19\] clk_div.vhd(23) " "Inferred latch for \"DIV\[19\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[20\] clk_div.vhd(23) " "Inferred latch for \"DIV\[20\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[21\] clk_div.vhd(23) " "Inferred latch for \"DIV\[21\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[22\] clk_div.vhd(23) " "Inferred latch for \"DIV\[22\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[23\] clk_div.vhd(23) " "Inferred latch for \"DIV\[23\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[24\] clk_div.vhd(23) " "Inferred latch for \"DIV\[24\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[25\] clk_div.vhd(23) " "Inferred latch for \"DIV\[25\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[26\] clk_div.vhd(23) " "Inferred latch for \"DIV\[26\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[27\] clk_div.vhd(23) " "Inferred latch for \"DIV\[27\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[28\] clk_div.vhd(23) " "Inferred latch for \"DIV\[28\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[29\] clk_div.vhd(23) " "Inferred latch for \"DIV\[29\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[30\] clk_div.vhd(23) " "Inferred latch for \"DIV\[30\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[31\] clk_div.vhd(23) " "Inferred latch for \"DIV\[31\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322017426 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714322018979 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1714322018979 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714322018980 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714322018980 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|start_en datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|trigger " "Duplicate LATCH primitive \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|start_en\" merged with LATCH primitive \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|trigger\"" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714322018982 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[0\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[1\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[2\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[3\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[4\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[5\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[6\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[7\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018982 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[5\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[7\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[8\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[9\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[10\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[11\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[12\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[13\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[14\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[15\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[16\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[17\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[18\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[4\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[2\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[3\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[2\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|current_distance\[6\]" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[1\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|current_distance\[6\]" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[0\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_RUN " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_RUN" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[6\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[5\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[4\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[3\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[2\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[1\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[1\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[7\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018983 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[0\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[8\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[9\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[10\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[11\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[12\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[13\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[14\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[15\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[16\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[17\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[18\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[0\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714322018984 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714322018984 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~1 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~1\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~5 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~5\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~9 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~9\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~13 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~13\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~17 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~17\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~21 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~21\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~25 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~25\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~29 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~29\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714322018985 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1714322018985 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322019072 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714322019072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714322019072 "|EFES_PROJECT_ROVER|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714322019072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714322019187 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[31\] Low " "Register clk_div:clk_divisor\|count\[31\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[0\] Low " "Register clk_div:clk_divisor\|count\[0\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[3\] High " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[3\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[31\] will power up to Low" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[0\] will power up to Low" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[5\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[5\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[7\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[7\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[9\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[9\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[10\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[10\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[15\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[15\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[16\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[16\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[6\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[6\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[8\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[8\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[10\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[10\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[11\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[11\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[16\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[16\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[17\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[17\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[3\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[3\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[6\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[6\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[7\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[7\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[1\] High " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[1\] will power up to High" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[31\] will power up to Low" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1714322019317 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1714322019317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714322020581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714322020581 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714322021241 "|EFES_PROJECT_ROVER|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714322021241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714322021244 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714322021244 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714322021244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714322021244 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714322021244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714322021244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714322021306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:33:41 2024 " "Processing ended: Sun Apr 28 18:33:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714322021306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714322021306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714322021306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714322021306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714322025232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714322025232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:33:44 2024 " "Processing started: Sun Apr 28 18:33:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714322025232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714322025232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714322025232 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714322026248 ""}
{ "Info" "0" "" "Project  = EFES_PROJECT_ROVER" {  } {  } 0 0 "Project  = EFES_PROJECT_ROVER" 0 0 "Fitter" 0 0 1714322026249 ""}
{ "Info" "0" "" "Revision = EFES_PROJECT_ROVER" {  } {  } 0 0 "Revision = EFES_PROJECT_ROVER" 0 0 "Fitter" 0 0 1714322026250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714322026376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714322026377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EFES_PROJECT_ROVER 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"EFES_PROJECT_ROVER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714322026448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714322026497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714322026497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714322026917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714322027759 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1714322034759 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 33 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714322035057 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[35\]~inputCLKENA0 17 global CLKCTRL_G7 " "GPIO_1\[35\]~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1714322035057 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714322035057 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714322035057 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver GPIO_1\[35\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver GPIO_1\[35\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_1\[35\] PIN_AC22 " "Refclk input I/O pad GPIO_1\[35\] is placed onto PIN_AC22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1714322035062 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1714322035062 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1714322035062 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322035072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714322035190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714322035192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714322035194 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714322035195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "The Timing Analyzer is analyzing 99 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714322036570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EFES_PROJECT_ROVER.sdc " "Synopsys Design Constraints File file not found: 'EFES_PROJECT_ROVER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714322036571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714322036572 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714322036607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714322036619 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714322036620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714322036633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714322036633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714322036759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "21 DSP block " "Packed 21 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1714322036770 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "21 " "Created 21 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1714322036770 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714322036770 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_0 " "Node \"DRAM_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_1 " "Node \"DRAM_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_10 " "Node \"DRAM_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_11 " "Node \"DRAM_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_12 " "Node \"DRAM_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_2 " "Node \"DRAM_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_3 " "Node \"DRAM_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_4 " "Node \"DRAM_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_5 " "Node \"DRAM_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_6 " "Node \"DRAM_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_7 " "Node \"DRAM_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_8 " "Node \"DRAM_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_9 " "Node \"DRAM_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_0 " "Node \"DRAM_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_1 " "Node \"DRAM_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_10 " "Node \"DRAM_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_11 " "Node \"DRAM_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_12 " "Node \"DRAM_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_13 " "Node \"DRAM_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_14 " "Node \"DRAM_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_15 " "Node \"DRAM_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_2 " "Node \"DRAM_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_3 " "Node \"DRAM_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_4 " "Node \"DRAM_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_5 " "Node \"DRAM_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_6 " "Node \"DRAM_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_7 " "Node \"DRAM_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_8 " "Node \"DRAM_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_9 " "Node \"DRAM_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_0 " "Node \"GPIO_0_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_1 " "Node \"GPIO_0_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_10 " "Node \"GPIO_0_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_11 " "Node \"GPIO_0_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_12 " "Node \"GPIO_0_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_13 " "Node \"GPIO_0_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_14 " "Node \"GPIO_0_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_15 " "Node \"GPIO_0_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_16 " "Node \"GPIO_0_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_17 " "Node \"GPIO_0_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_18 " "Node \"GPIO_0_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_19 " "Node \"GPIO_0_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_2 " "Node \"GPIO_0_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_20 " "Node \"GPIO_0_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_21 " "Node \"GPIO_0_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_22 " "Node \"GPIO_0_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_23 " "Node \"GPIO_0_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_24 " "Node \"GPIO_0_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_25 " "Node \"GPIO_0_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_26 " "Node \"GPIO_0_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_27 " "Node \"GPIO_0_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_28 " "Node \"GPIO_0_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_29 " "Node \"GPIO_0_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_3 " "Node \"GPIO_0_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_30 " "Node \"GPIO_0_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_31 " "Node \"GPIO_0_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_32 " "Node \"GPIO_0_32\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_33 " "Node \"GPIO_0_33\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_34 " "Node \"GPIO_0_34\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_35 " "Node \"GPIO_0_35\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_4 " "Node \"GPIO_0_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_5 " "Node \"GPIO_0_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_6 " "Node \"GPIO_0_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_7 " "Node \"GPIO_0_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_8 " "Node \"GPIO_0_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_9 " "Node \"GPIO_0_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_0 " "Node \"GPIO_1_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_1 " "Node \"GPIO_1_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_10 " "Node \"GPIO_1_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_11 " "Node \"GPIO_1_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_12 " "Node \"GPIO_1_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_13 " "Node \"GPIO_1_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_14 " "Node \"GPIO_1_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_15 " "Node \"GPIO_1_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_16 " "Node \"GPIO_1_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_17 " "Node \"GPIO_1_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_18 " "Node \"GPIO_1_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_19 " "Node \"GPIO_1_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_2 " "Node \"GPIO_1_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_20 " "Node \"GPIO_1_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_21 " "Node \"GPIO_1_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_22 " "Node \"GPIO_1_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_23 " "Node \"GPIO_1_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_24 " "Node \"GPIO_1_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_25 " "Node \"GPIO_1_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_26 " "Node \"GPIO_1_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_27 " "Node \"GPIO_1_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_28 " "Node \"GPIO_1_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_29 " "Node \"GPIO_1_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_3 " "Node \"GPIO_1_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_30 " "Node \"GPIO_1_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_31 " "Node \"GPIO_1_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_32 " "Node \"GPIO_1_32\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_33 " "Node \"GPIO_1_33\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_34 " "Node \"GPIO_1_34\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_35 " "Node \"GPIO_1_35\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_4 " "Node \"GPIO_1_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_5 " "Node \"GPIO_1_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_6 " "Node \"GPIO_1_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_7 " "Node \"GPIO_1_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_8 " "Node \"GPIO_1_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_9 " "Node \"GPIO_1_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_0 " "Node \"HEX0_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_1 " "Node \"HEX0_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_2 " "Node \"HEX0_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_3 " "Node \"HEX0_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_4 " "Node \"HEX0_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_5 " "Node \"HEX0_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_6 " "Node \"HEX0_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_0 " "Node \"HEX1_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_1 " "Node \"HEX1_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_2 " "Node \"HEX1_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_3 " "Node \"HEX1_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_4 " "Node \"HEX1_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_5 " "Node \"HEX1_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_6 " "Node \"HEX1_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_0 " "Node \"HEX2_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_1 " "Node \"HEX2_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_2 " "Node \"HEX2_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_3 " "Node \"HEX2_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_4 " "Node \"HEX2_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_5 " "Node \"HEX2_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_6 " "Node \"HEX2_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_0 " "Node \"HEX3_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_1 " "Node \"HEX3_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_2 " "Node \"HEX3_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_3 " "Node \"HEX3_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_4 " "Node \"HEX3_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_5 " "Node \"HEX3_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_6 " "Node \"HEX3_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_0 " "Node \"HEX4_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_1 " "Node \"HEX4_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_2 " "Node \"HEX4_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_3 " "Node \"HEX4_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_4 " "Node \"HEX4_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_5 " "Node \"HEX4_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_6 " "Node \"HEX4_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_0 " "Node \"HEX5_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_1 " "Node \"HEX5_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_2 " "Node \"HEX5_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_3 " "Node \"HEX5_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_4 " "Node \"HEX5_N_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_5 " "Node \"HEX5_N_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_6 " "Node \"HEX5_N_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_0 " "Node \"HPS_DDR3_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_1 " "Node \"HPS_DDR3_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_10 " "Node \"HPS_DDR3_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_11 " "Node \"HPS_DDR3_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_12 " "Node \"HPS_DDR3_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_13 " "Node \"HPS_DDR3_ADDR_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_14 " "Node \"HPS_DDR3_ADDR_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_2 " "Node \"HPS_DDR3_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_3 " "Node \"HPS_DDR3_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_4 " "Node \"HPS_DDR3_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_5 " "Node \"HPS_DDR3_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_6 " "Node \"HPS_DDR3_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_7 " "Node \"HPS_DDR3_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_8 " "Node \"HPS_DDR3_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_9 " "Node \"HPS_DDR3_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_0 " "Node \"HPS_DDR3_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_1 " "Node \"HPS_DDR3_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_2 " "Node \"HPS_DDR3_BA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_0 " "Node \"HPS_DDR3_DM_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_1 " "Node \"HPS_DDR3_DM_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_2 " "Node \"HPS_DDR3_DM_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_3 " "Node \"HPS_DDR3_DM_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_0 " "Node \"HPS_DDR3_DQS_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_1 " "Node \"HPS_DDR3_DQS_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_2 " "Node \"HPS_DDR3_DQS_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_3 " "Node \"HPS_DDR3_DQS_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_0 " "Node \"HPS_DDR3_DQS_P_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_1 " "Node \"HPS_DDR3_DQS_P_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_2 " "Node \"HPS_DDR3_DQS_P_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_3 " "Node \"HPS_DDR3_DQS_P_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_0 " "Node \"HPS_DDR3_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_1 " "Node \"HPS_DDR3_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_10 " "Node \"HPS_DDR3_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_11 " "Node \"HPS_DDR3_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_12 " "Node \"HPS_DDR3_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_13 " "Node \"HPS_DDR3_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_14 " "Node \"HPS_DDR3_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_15 " "Node \"HPS_DDR3_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_16 " "Node \"HPS_DDR3_DQ_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_17 " "Node \"HPS_DDR3_DQ_17\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_18 " "Node \"HPS_DDR3_DQ_18\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_19 " "Node \"HPS_DDR3_DQ_19\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_2 " "Node \"HPS_DDR3_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_20 " "Node \"HPS_DDR3_DQ_20\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_21 " "Node \"HPS_DDR3_DQ_21\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_22 " "Node \"HPS_DDR3_DQ_22\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_23 " "Node \"HPS_DDR3_DQ_23\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_24 " "Node \"HPS_DDR3_DQ_24\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_25 " "Node \"HPS_DDR3_DQ_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_26 " "Node \"HPS_DDR3_DQ_26\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_27 " "Node \"HPS_DDR3_DQ_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_28 " "Node \"HPS_DDR3_DQ_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_29 " "Node \"HPS_DDR3_DQ_29\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_3 " "Node \"HPS_DDR3_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_30 " "Node \"HPS_DDR3_DQ_30\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_31 " "Node \"HPS_DDR3_DQ_31\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_4 " "Node \"HPS_DDR3_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_5 " "Node \"HPS_DDR3_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_6 " "Node \"HPS_DDR3_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_7 " "Node \"HPS_DDR3_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_8 " "Node \"HPS_DDR3_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_9 " "Node \"HPS_DDR3_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_0 " "Node \"HPS_ENET_RX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_1 " "Node \"HPS_ENET_RX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_2 " "Node \"HPS_ENET_RX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_3 " "Node \"HPS_ENET_RX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_0 " "Node \"HPS_ENET_TX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_1 " "Node \"HPS_ENET_TX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_2 " "Node \"HPS_ENET_TX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_3 " "Node \"HPS_ENET_TX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_0 " "Node \"HPS_FLASH_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_1 " "Node \"HPS_FLASH_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_2 " "Node \"HPS_FLASH_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA_3 " "Node \"HPS_FLASH_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SCLK " "Node \"HPS_I2C2_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C2_SDAT " "Node \"HPS_I2C2_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CONTROL " "Node \"HPS_I2C_CONTROL\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY_N " "Node \"HPS_KEY_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_0 " "Node \"HPS_SD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_1 " "Node \"HPS_SD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_2 " "Node \"HPS_SD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_3 " "Node \"HPS_SD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_0 " "Node \"HPS_USB_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_1 " "Node \"HPS_USB_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_2 " "Node \"HPS_USB_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_3 " "Node \"HPS_USB_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_4 " "Node \"HPS_USB_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_5 " "Node \"HPS_USB_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_6 " "Node \"HPS_USB_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_7 " "Node \"HPS_USB_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_2 " "Node \"KEY_N_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_3 " "Node \"KEY_N_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_0 " "Node \"TD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_1 " "Node \"TD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_2 " "Node \"TD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_3 " "Node \"TD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_4 " "Node \"TD_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_5 " "Node \"TD_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_6 " "Node \"TD_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_7 " "Node \"TD_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714322037116 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1714322037116 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322037151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714322041460 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1714322042053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322058110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714322089895 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714322092144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322092144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714322093807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714322098487 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714322098487 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1714322111720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714322115946 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714322115946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322115962 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.56 " "Total time spent on timing analysis during the Fitter is 2.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714322118656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714322118730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714322119289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714322119290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714322119741 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714322124633 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714322124899 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/23.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/23.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenti/GitHub/EFES_project/tests/final/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714322124926 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714322124926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documenti/GitHub/EFES_project/tests/final/output_files/EFES_PROJECT_ROVER.fit.smsg " "Generated suppressed messages file D:/Documenti/GitHub/EFES_project/tests/final/output_files/EFES_PROJECT_ROVER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714322125417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 527 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 527 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7338 " "Peak virtual memory: 7338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714322126105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:35:26 2024 " "Processing ended: Sun Apr 28 18:35:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714322126105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714322126105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:10 " "Total CPU time (on all processors): 00:05:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714322126105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714322126105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714322130110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714322130110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:35:30 2024 " "Processing started: Sun Apr 28 18:35:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714322130110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714322130110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714322130110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714322130651 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714322137427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714322138128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:35:38 2024 " "Processing ended: Sun Apr 28 18:35:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714322138128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714322138128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714322138128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714322138128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714322138875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714322139640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714322139640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:35:39 2024 " "Processing started: Sun Apr 28 18:35:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714322139640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714322139640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_sta EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714322139640 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714322139734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714322140139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714322140139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322140167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322140167 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "The Timing Analyzer is analyzing 99 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714322140578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EFES_PROJECT_ROVER.sdc " "Synopsys Design Constraints File file not found: 'EFES_PROJECT_ROVER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714322140624 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322140624 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:clk_divisor\|internal clk_div:clk_divisor\|internal " "create_clock -period 1.000 -name clk_div:clk_divisor\|internal clk_div:clk_divisor\|internal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[34\] GPIO_1\[34\] " "create_clock -period 1.000 -name GPIO_1\[34\] GPIO_1\[34\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|current_distance\[10\] controller:CONTROLLER_INSTANCE\|current_distance\[10\] " "create_clock -period 1.000 -name controller:CONTROLLER_INSTANCE\|current_distance\[10\] controller:CONTROLLER_INSTANCE\|current_distance\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " "create_clock -period 1.000 -name datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[35\] GPIO_1\[35\] " "create_clock -period 1.000 -name GPIO_1\[35\] GPIO_1\[35\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714322140628 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714322140628 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714322140633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714322140851 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714322140904 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714322141021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714322141131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714322141131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.054 " "Worst-case setup slack is -11.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.054            -135.372 GPIO_1\[35\]  " "  -11.054            -135.372 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.744            -118.877 GPIO_1\[34\]  " "   -8.744            -118.877 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.712             -22.316 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -7.712             -22.316 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.066            -114.811 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "   -7.066            -114.811 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.484            -114.497 CLOCK_50  " "   -5.484            -114.497 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166            -778.668 clk_div:clk_divisor\|internal  " "   -5.166            -778.668 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610            -139.337 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -3.610            -139.337 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293             -16.751 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -2.293             -16.751 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955              -1.955 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.955              -1.955 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.448 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "   -1.448              -1.448 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322141133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.104 " "Worst-case hold slack is -8.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.104            -105.940 GPIO_1\[35\]  " "   -8.104            -105.940 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270              -5.081 GPIO_1\[34\]  " "   -1.270              -5.081 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -1.100 CLOCK_50  " "   -1.100              -1.100 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825              -7.795 clk_div:clk_divisor\|internal  " "   -0.825              -7.795 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.096               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.271               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.480               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.600               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    1.556               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    1.871               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322141141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.834 " "Worst-case recovery slack is -8.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.834             -52.620 GPIO_1\[35\]  " "   -8.834             -52.620 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547              -4.201 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -2.547              -4.201 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234            -470.065 clk_div:clk_divisor\|internal  " "   -2.234            -470.065 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322141146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.800 " "Worst-case removal slack is -7.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.800             -15.600 GPIO_1\[35\]  " "   -7.800             -15.600 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.511               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clk_div:clk_divisor\|internal  " "    0.545               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322141152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -255.059 clk_div:clk_divisor\|internal  " "   -2.225            -255.059 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438             -23.683 CLOCK_50  " "   -0.438             -23.683 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.851 GPIO_1\[35\]  " "   -0.394              -9.851 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.005               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 GPIO_1\[34\]  " "    0.027               0.000 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    0.263               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.354               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.392               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.426               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.460               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322141153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322141153 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714322141189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714322141239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714322142301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714322142578 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714322142593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714322142593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.437 " "Worst-case setup slack is -10.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.437            -127.049 GPIO_1\[35\]  " "  -10.437            -127.049 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.581            -115.742 GPIO_1\[34\]  " "   -8.581            -115.742 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.563             -21.799 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -7.563             -21.799 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.076            -116.754 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "   -7.076            -116.754 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.553            -113.539 CLOCK_50  " "   -5.553            -113.539 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.213            -777.150 clk_div:clk_divisor\|internal  " "   -5.213            -777.150 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409            -134.020 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -3.409            -134.020 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223             -16.370 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -2.223             -16.370 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880              -1.880 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.880              -1.880 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -1.410 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "   -1.410              -1.410 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322142594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.952 " "Worst-case hold slack is -7.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.952            -104.264 GPIO_1\[35\]  " "   -7.952            -104.264 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266              -5.077 GPIO_1\[34\]  " "   -1.266              -5.077 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -1.136 CLOCK_50  " "   -1.136              -1.136 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -6.432 clk_div:clk_divisor\|internal  " "   -0.748              -6.432 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.043               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.179               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.365               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.477               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    1.401               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.922               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    1.922               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322142601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.238 " "Worst-case recovery slack is -8.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.238             -49.022 GPIO_1\[35\]  " "   -8.238             -49.022 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434              -4.075 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -2.434              -4.075 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.155            -458.976 clk_div:clk_divisor\|internal  " "   -2.155            -458.976 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322142605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.679 " "Worst-case removal slack is -7.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.679             -16.538 GPIO_1\[35\]  " "   -7.679             -16.538 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.409               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clk_div:clk_divisor\|internal  " "    0.506               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322142610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -250.607 clk_div:clk_divisor\|internal  " "   -2.225            -250.607 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475             -25.515 CLOCK_50  " "   -0.475             -25.515 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.514 GPIO_1\[35\]  " "   -0.394              -9.514 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 GPIO_1\[34\]  " "    0.046               0.000 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.087               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    0.273               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.349               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.417               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.423               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.441               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322142611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322142611 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714322142623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714322142784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714322143624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714322143909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714322143915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714322143915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.467 " "Worst-case setup slack is -8.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.467            -105.690 GPIO_1\[35\]  " "   -8.467            -105.690 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.921             -65.933 GPIO_1\[34\]  " "   -5.921             -65.933 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.326             -12.836 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -4.326             -12.836 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943             -61.416 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "   -3.943             -61.416 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353             -50.854 CLOCK_50  " "   -3.353             -50.854 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867            -371.096 clk_div:clk_divisor\|internal  " "   -2.867            -371.096 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -72.594 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -1.978             -72.594 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142              -8.240 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -1.142              -8.240 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088              -1.088 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "   -1.088              -1.088 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636              -0.636 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "   -0.636              -0.636 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322143917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.576 " "Worst-case hold slack is -4.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.576             -59.029 GPIO_1\[35\]  " "   -4.576             -59.029 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -3.158 GPIO_1\[34\]  " "   -0.766              -3.158 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650              -6.892 clk_div:clk_divisor\|internal  " "   -0.650              -6.892 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -0.534 CLOCK_50  " "   -0.534              -0.534 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.162 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -0.085              -0.162 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.179               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.189               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.392               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.970               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.099               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    1.099               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322143923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.141 " "Worst-case recovery slack is -7.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.141             -42.633 GPIO_1\[35\]  " "   -7.141             -42.633 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584            -274.430 clk_div:clk_divisor\|internal  " "   -1.584            -274.430 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307              -1.997 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -1.307              -1.997 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322143927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.380 " "Worst-case removal slack is -4.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.380              -8.760 GPIO_1\[35\]  " "   -4.380              -8.760 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk_div:clk_divisor\|internal  " "    0.192               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.400               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322143931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -45.234 clk_div:clk_divisor\|internal  " "   -1.702             -45.234 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -4.523 CLOCK_50  " "   -0.490              -4.523 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -5.759 GPIO_1\[35\]  " "   -0.333              -5.759 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -2.667 GPIO_1\[34\]  " "   -0.138              -2.667 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.094               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    0.255               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.373               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.388               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.410               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.479               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322143933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322143933 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714322143945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714322144277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714322144282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714322144282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.169 " "Worst-case setup slack is -7.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.169             -88.565 GPIO_1\[35\]  " "   -7.169             -88.565 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.982             -59.687 GPIO_1\[34\]  " "   -4.982             -59.687 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884             -11.478 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -3.884             -11.478 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669             -58.102 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "   -3.669             -58.102 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.045             -44.501 CLOCK_50  " "   -3.045             -44.501 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557            -325.810 clk_div:clk_divisor\|internal  " "   -2.557            -325.810 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670             -62.022 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -1.670             -62.022 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -7.494 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "   -1.029              -7.494 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964              -0.964 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "   -0.964              -0.964 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -0.566 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "   -0.566              -0.566 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322144284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.510 " "Worst-case hold slack is -4.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.510             -58.823 GPIO_1\[35\]  " "   -4.510             -58.823 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798              -3.462 GPIO_1\[34\]  " "   -0.798              -3.462 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 CLOCK_50  " "   -0.631              -0.631 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -6.377 clk_div:clk_divisor\|internal  " "   -0.602              -6.377 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.278 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "   -0.097              -0.278 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.112               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.143               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.344               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.856               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    1.096               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322144292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.969 " "Worst-case recovery slack is -5.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.969             -35.624 GPIO_1\[35\]  " "   -5.969             -35.624 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349            -241.423 clk_div:clk_divisor\|internal  " "   -1.349            -241.423 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -1.754 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "   -1.140              -1.754 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322144296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.281 " "Worst-case removal slack is -4.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.281              -8.562 GPIO_1\[35\]  " "   -4.281              -8.562 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 clk_div:clk_divisor\|internal  " "    0.135               0.000 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.352               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322144300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -40.147 clk_div:clk_divisor\|internal  " "   -1.702             -40.147 clk_div:clk_divisor\|internal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -4.477 CLOCK_50  " "   -0.497              -4.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -5.687 GPIO_1\[35\]  " "   -0.326              -5.687 GPIO_1\[35\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -2.167 GPIO_1\[34\]  " "   -0.116              -2.167 GPIO_1\[34\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET  " "    0.167               0.000 controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1  " "    0.304               0.000 datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE  " "    0.392               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\]  " "    0.417               0.000 controller:CONTROLLER_INSTANCE\|current_distance\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK  " "    0.418               0.000 controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_BACK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE  " "    0.469               0.000 datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\|curr_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714322144302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714322144302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714322145762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714322145762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5255 " "Peak virtual memory: 5255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714322145833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:35:45 2024 " "Processing ended: Sun Apr 28 18:35:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714322145833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714322145833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714322145833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714322145833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714322147218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714322147218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:35:47 2024 " "Processing started: Sun Apr 28 18:35:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714322147218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714322147218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714322147218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714322147824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_PROJECT_ROVER.vo D:/Documenti/GitHub/EFES_project/tests/final/simulation/questa/ simulation " "Generated file EFES_PROJECT_ROVER.vo in folder \"D:/Documenti/GitHub/EFES_project/tests/final/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714322147892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714322147934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 18:35:47 2024 " "Processing ended: Sun Apr 28 18:35:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714322147934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714322147934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714322147934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714322147934 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 823 s " "Quartus Prime Full Compilation was successful. 0 errors, 823 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714322148653 ""}
