// Seed: 2068500355
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_2 = id_3;
  always @(*) begin : LABEL_0
    $signed(60);
    ;
  end
  wire id_9;
endmodule
module module_1 #(
    parameter id_15 = 32'd24
) (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    input tri id_4
    , id_19,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    output wor id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    output supply1 id_12,
    input supply1 id_13,
    input uwire id_14,
    input wand _id_15,
    output tri0 id_16,
    output tri1 id_17
);
  logic id_20;
  wire  id_21;
  logic id_22 = !1;
  always @(posedge -1 or posedge -1);
  parameter id_23 = 1;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_16,
      id_10,
      id_7,
      id_11,
      id_13
  );
  wire id_25;
  parameter [id_15 : (  -1  )] id_26 = 1'b0;
endmodule
