{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@58:68@HdlIdDef", "   output reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data\n);\n\nreg [NUM_LANES-1:0] disparity = 'h00;\n\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n\nalways @(posedge clk) begin\n  data <= INVERT_OUTPUTS ? ~data_s : data_s;\nend\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@61:73", "reg [NUM_LANES-1:0] disparity = 'h00;\n\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n\nalways @(posedge clk) begin\n  data <= INVERT_OUTPUTS ? ~data_s : data_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nfor (lane = 0; lane < NUM_LANES; lane = lane + 1) begin: gen_lane\n"], ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@59:69", ");\n\nreg [NUM_LANES-1:0] disparity = 'h00;\n\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n\nalways @(posedge clk) begin\n  data <= INVERT_OUTPUTS ? ~data_s : data_s;\nend\n\n"], ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@56:66", "   input [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk,\n\n   output reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data\n);\n\nreg [NUM_LANES-1:0] disparity = 'h00;\n\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n\nalways @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[63, "wire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n"]], "Add": []}}