// Seed: 939730607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3
    , id_6,
    input  tri1 id_4
);
  assign id_6[1] = id_3;
  supply1 id_7 = (1) == "";
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
  assign id_7 = 1;
endmodule
