/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// rcc_ahb1enr_v1: AHB1ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"dma2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"dma1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved1", std::uint8_t, 20, 13, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved0", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"gpiohen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioeen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpioden", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioben", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb1lpenr_v1: AHB1LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"dma2lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"dma1lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved2", std::uint8_t, 20, 18, common::access::ro>,
               groov::field<"sram2lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"sram1lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"flitflpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint8_t, 14, 13, common::access::ro>,
               groov::field<"crclpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved0", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"gpiohlpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpioglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpioflpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioelpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpiodlpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpioclpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioblpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb1rstr_v1: AHB1RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"dma2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"dma1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved1", std::uint8_t, 20, 13, common::access::ro>,
               groov::field<"crcrst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved0", std::uint8_t, 11, 8, common::access::ro>,
               groov::field<"gpiohrst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"gpiogrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"gpiofrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"gpioerst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"gpiodrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"gpiocrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"gpiobrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"gpioarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_ahb2enr_v1: AHB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 8, common::access::ro>,
               groov::field<"otgfsen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"rngen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", bool, 5, 5, common::access::ro>,
               groov::field<"crypen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_ahb2lpenr_v1: AHB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 8, common::access::ro>,
               groov::field<"otgfslpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"rnglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved0", std::uint8_t, 5, 2, common::access::ro>,
               groov::field<"qspilpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"fsmclpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb2rstr_v1: AHB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 8, common::access::ro>,
               groov::field<"otgfsrst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"rngrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"reserved1", bool, 5, 5, common::access::ro>,
               groov::field<"cryprst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_ahb3enr_v1: AHB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"qspien", common::bittypes::bit_enable, 1, 1>,
               groov::field<"fsmcen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb3lpenr_v1: AHB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"qspilpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"fsmclpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb3rstr_v1: AHB3RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"qspirst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"fsmcrst", common::bittypes::bit_reset, 0, 0>>;

// rcc_apb1enr_v1: APB1ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"uart7en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dacen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"pwren", common::bittypes::bit_enable, 28, 28>,
               groov::field<"can3en", common::bittypes::bit_enable, 27, 27>,
               groov::field<"can2en", common::bittypes::bit_enable, 26, 26>,
               groov::field<"can1en", common::bittypes::bit_enable, 25, 25>,
               groov::field<"i2c4en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"i2c3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"reserved1", bool, 16, 16, common::access::ro>,
               groov::field<"spi3en", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 12, common::access::ro>,
               groov::field<"wwdgen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"rtcapb", bool, 10, 10>,
               groov::field<"lptimer1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4en", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2en", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb1lpenr_v1: APB1LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"uart7lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"daclpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"pwrlpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"can3lpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"can2lpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"can1lpen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"i2c4lpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"i2c3lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"usart5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"usart4lpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"reserved1", bool, 16, 16, common::access::ro>,
               groov::field<"spi3lpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 12, common::access::ro>,
               groov::field<"wwdglpen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"rtcapben", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptimer1lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14lpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4lpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb1rstr_v1: APB1RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"uart8rst", common::bittypes::bit_reset, 31, 31>,
               groov::field<"uart7rst", common::bittypes::bit_reset, 30, 30>,
               groov::field<"dacrst", common::bittypes::bit_reset, 29, 29>,
               groov::field<"pwrrst", common::bittypes::bit_reset, 28, 28>,
               groov::field<"can3rst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"can2rst", common::bittypes::bit_reset, 26, 26>,
               groov::field<"can1rst", common::bittypes::bit_reset, 25, 25>,
               groov::field<"i2c4rst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"i2c3rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"i2c2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"i2c1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"usart5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"usart4rst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"usart3rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"uart2rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"reserved2", bool, 16, 16, common::access::ro>,
               groov::field<"spi3rst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"spi2rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved1", std::uint8_t, 13, 12, common::access::ro>,
               groov::field<"wwdgrst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"reserved0", bool, 10, 10, common::access::ro>,
               groov::field<"lptimer1rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"tim14rst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"tim13rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"tim12rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"tim7rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"tim6rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"tim5rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"tim4rst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"tim3rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim2rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_apb2enr_v1: APB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"dfsdm2en", common::bittypes::bit_enable, 25, 25>,
               groov::field<"dfsdmen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved6", bool, 23, 23, common::access::ro>,
               groov::field<"sai1en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved5", bool, 21, 21, common::access::ro>,
               groov::field<"spi5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved4", bool, 19, 19, common::access::ro>,
               groov::field<"tim11en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim10en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim9en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"syscfgen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"spi4en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"sdioen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved2", std::uint8_t, 10, 9, common::access::ro>,
               groov::field<"adc1en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"usart6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb2lpenr_v1: APB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved5", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"dfsdm2lpen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"dfsdmlpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved4", bool, 23, 23, common::access::ro>,
               groov::field<"sai1lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved3", bool, 21, 21, common::access::ro>,
               groov::field<"spi5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved2", bool, 19, 19, common::access::ro>,
               groov::field<"tim11lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim10lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim9lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"extiten", common::bittypes::bit_enable, 15, 15>,
               groov::field<"syscfglpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"spi4lpen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"sdiolpen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved1", std::uint8_t, 10, 9, common::access::ro>,
               groov::field<"adc1lpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"usart10lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"usart9lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"usart6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb2rstr_v1: APB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"dfsdm2rst", common::bittypes::bit_reset, 25, 25>,
               groov::field<"dfsdmrst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"reserved5", bool, 23, 23, common::access::ro>,
               groov::field<"sai1rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim11rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"tim10rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"tim9rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved2", bool, 15, 15, common::access::ro>,
               groov::field<"syscfgrst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"spi4rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"spi1rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"sdiorst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"reserved1", std::uint8_t, 10, 9, common::access::ro>,
               groov::field<"adcrst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"sart10rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"usart9rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"usart6rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"usart1rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_bdcr_v1: BDCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_bdcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"bdrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"rtcen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint8_t, 14, 10, common::access::ro>,
               groov::field<"rtcsel1", bool, 9, 9>,
               groov::field<"rtcsel0", bool, 8, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 4, common::access::ro>,
               groov::field<"lsemod", bool, 3, 3>,
               groov::field<"lsebyp", bool, 2, 2>,
               groov::field<"lserdy", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lseon", bool, 0, 0>>;

// rcc_cfgr_v1: CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"mco2", std::uint8_t, 31, 30>,
               groov::field<"mco2pre", std::uint8_t, 29, 27>,
               groov::field<"mco1pre", std::uint8_t, 26, 24>,
               groov::field<"reserved1", bool, 23, 23, common::access::ro>,
               groov::field<"mco1", std::uint8_t, 22, 21>,
               groov::field<"rtcpre", std::uint8_t, 20, 16>,
               groov::field<"ppre2", std::uint8_t, 15, 13>,
               groov::field<"ppre1", std::uint8_t, 12, 10>,
               groov::field<"reserved0", std::uint8_t, 9, 8, common::access::ro>,
               groov::field<"hpre", std::uint8_t, 7, 4>,
               groov::field<"sws1", bool, 3, 3, common::access::ro>,
               groov::field<"sws0", bool, 2, 2, common::access::ro>,
               groov::field<"sw1", bool, 1, 1>,
               groov::field<"sw0", bool, 0, 0>>;

// rcc_cir_v1: CIR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cir_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 24, common::access::ro>,
               groov::field<"cssc", bool, 23, 23, common::access::wo>,
               groov::field<"reserved2", bool, 22, 22, common::access::ro>,
               groov::field<"plli2srdyc", common::bittypes::bit_ready, 21, 21, common::access::wo>,
               groov::field<"pllrdyc", common::bittypes::bit_ready, 20, 20, common::access::wo>,
               groov::field<"hserdyc", common::bittypes::bit_ready, 19, 19, common::access::wo>,
               groov::field<"hsirdyc", common::bittypes::bit_ready, 18, 18, common::access::wo>,
               groov::field<"lserdyc", common::bittypes::bit_ready, 17, 17, common::access::wo>,
               groov::field<"lsirdyc", common::bittypes::bit_ready, 16, 16, common::access::wo>,
               groov::field<"reserved1", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"plli2srdyie", common::bittypes::bit_ready, 13, 13>,
               groov::field<"pllrdyie", common::bittypes::bit_ready, 12, 12>,
               groov::field<"hserdyie", common::bittypes::bit_ready, 11, 11>,
               groov::field<"hsirdyie", common::bittypes::bit_ready, 10, 10>,
               groov::field<"lserdyie", common::bittypes::bit_ready, 9, 9>,
               groov::field<"lsirdyie", common::bittypes::bit_ready, 8, 8>,
               groov::field<"cssf", bool, 7, 7, common::access::ro>,
               groov::field<"reserved0", bool, 6, 6, common::access::ro>,
               groov::field<"plli2srdyf", common::bittypes::bit_ready, 5, 5, common::access::ro>,
               groov::field<"pllrdyf", common::bittypes::bit_ready, 4, 4, common::access::ro>,
               groov::field<"hserdyf", common::bittypes::bit_ready, 3, 3, common::access::ro>,
               groov::field<"hsirdyf", common::bittypes::bit_ready, 2, 2, common::access::ro>,
               groov::field<"lserdyf", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lsirdyf", common::bittypes::bit_ready, 0, 0, common::access::ro>>;

// rcc_ckgatenr_v1: CKGATENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ckgatenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 8, common::access::ro>,
               groov::field<"evtcl_cken", common::bittypes::bit_enable, 7, 7>,
               groov::field<"rcc_cken", common::bittypes::bit_enable, 6, 6>,
               groov::field<"flitf_cken", common::bittypes::bit_enable, 5, 5>,
               groov::field<"sram_cken", common::bittypes::bit_enable, 4, 4>,
               groov::field<"spare_cken", common::bittypes::bit_enable, 3, 3>,
               groov::field<"cm4dbg_cken", common::bittypes::bit_enable, 2, 2>,
               groov::field<"ahb2apb2_cken", common::bittypes::bit_enable, 1, 1>,
               groov::field<"ahb2apb1_cken", common::bittypes::bit_enable, 0, 0>>;

// rcc_cr_v1: CR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint8_t, 31, 28, common::access::ro>,
               groov::field<"plli2srdy", common::bittypes::bit_ready, 27, 27>,
               groov::field<"plli2son", bool, 26, 26>,
               groov::field<"pllrdy", common::bittypes::bit_ready, 25, 25>,
               groov::field<"pllon", bool, 24, 24>,
               groov::field<"reserved1", std::uint8_t, 23, 20, common::access::ro>,
               groov::field<"csson", bool, 19, 19>,
               groov::field<"hsebyp", bool, 18, 18>,
               groov::field<"hserdy", common::bittypes::bit_ready, 17, 17>,
               groov::field<"hseon", bool, 16, 16>,
               groov::field<"hsical", std::uint8_t, 15, 8>,
               groov::field<"hsitrim", std::uint8_t, 7, 3>,
               groov::field<"reserved0", bool, 2, 2, common::access::ro>,
               groov::field<"hsirdy", common::bittypes::bit_ready, 1, 1>,
               groov::field<"hsion", bool, 0, 0>>;

// rcc_csr_v1: CSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lpwrrstf", bool, 31, 31>,
               groov::field<"wwdgrstf", bool, 30, 30>,
               groov::field<"wdgrstf", bool, 29, 29>,
               groov::field<"sftrstf", bool, 28, 28>,
               groov::field<"porrstf", bool, 27, 27>,
               groov::field<"padrstf", bool, 26, 26>,
               groov::field<"borrstf", bool, 25, 25>,
               groov::field<"rmvf", bool, 24, 24>,
               groov::field<"reserved0", std::uint32_t, 23, 2, common::access::ro>,
               groov::field<"lsirdy", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lsion", bool, 0, 0>>;

// rcc_dckcfgr_v1: DCKCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_dckcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lptimer1sel", std::uint8_t, 31, 30>,
               groov::field<"reserved2", bool, 29, 29, common::access::ro>,
               groov::field<"i2s2src", std::uint8_t, 28, 27>,
               groov::field<"i2s1src", std::uint8_t, 26, 25>,
               groov::field<"timpre", bool, 24, 24>,
               groov::field<"reserved1", std::uint8_t, 23, 16, common::access::ro>,
               groov::field<"ckdfsdm1asel", bool, 15, 15>,
               groov::field<"reserved0", std::uint16_t, 14, 0, common::access::ro>>;

// rcc_dckcfgr2_v1: DCKCFGR2
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_dckcfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"cksdiosel", bool, 28, 28>,
               groov::field<"ck48msel", bool, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 23, common::access::ro>,
               groov::field<"i2cfmp1sel", bool, 22, 22>,
               groov::field<"reserved0", std::uint32_t, 21, 0, common::access::ro>>;

// rcc_pllcfgr_v1: PLLCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pllcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", bool, 31, 31, common::access::ro>,
               groov::field<"pllr", std::uint8_t, 30, 28>,
               groov::field<"pllq3", bool, 27, 27>,
               groov::field<"pllq2", bool, 26, 26>,
               groov::field<"pllq1", bool, 25, 25>,
               groov::field<"pllq0", bool, 24, 24>,
               groov::field<"reserved2", bool, 23, 23, common::access::ro>,
               groov::field<"pllsrc", bool, 22, 22>,
               groov::field<"reserved1", std::uint8_t, 21, 18, common::access::ro>,
               groov::field<"pllp1", bool, 17, 17>,
               groov::field<"pllp0", bool, 16, 16>,
               groov::field<"reserved0", bool, 15, 15, common::access::ro>,
               groov::field<"plln8", bool, 14, 14>,
               groov::field<"plln7", bool, 13, 13>,
               groov::field<"plln6", bool, 12, 12>,
               groov::field<"plln5", bool, 11, 11>,
               groov::field<"plln4", bool, 10, 10>,
               groov::field<"plln3", bool, 9, 9>,
               groov::field<"plln2", bool, 8, 8>,
               groov::field<"plln1", bool, 7, 7>,
               groov::field<"plln0", bool, 6, 6>,
               groov::field<"pllm5", bool, 5, 5>,
               groov::field<"pllm4", bool, 4, 4>,
               groov::field<"pllm3", bool, 3, 3>,
               groov::field<"pllm2", bool, 2, 2>,
               groov::field<"pllm1", bool, 1, 1>,
               groov::field<"pllm0", bool, 0, 0>>;

// rcc_plli2scfgr_v1: PLLI2SCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_plli2scfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", bool, 31, 31, common::access::ro>,
               groov::field<"plli2sr", std::uint8_t, 30, 28>,
               groov::field<"plli2sq", std::uint8_t, 27, 24>,
               groov::field<"reserved1", bool, 23, 23, common::access::ro>,
               groov::field<"plli2ssrc", bool, 22, 22>,
               groov::field<"reserved0", std::uint8_t, 21, 15, common::access::ro>,
               groov::field<"plli2sn", std::uint16_t, 14, 6>,
               groov::field<"plli2sm", std::uint8_t, 5, 0>>;

// rcc_sscgr_v1: SSCGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_sscgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sscgen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"spreadsel", bool, 30, 30>,
               groov::field<"reserved0", std::uint8_t, 29, 28, common::access::ro>,
               groov::field<"incstep", std::uint16_t, 27, 13>,
               groov::field<"modper", std::uint16_t, 12, 0>>;

} // namespace stm32::regs
