============================================
github/issue_27
============================================

module m
  import mp::*;
`ifdef EX_V
  import mv::*;
`endif
   (
    input logic                              clk,
    input logic                              nrst
   );

endmodule

----

(source_file
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier)
      (package_import_declaration
        (package_import_item
          (simple_identifier)))
      (conditional_compilation_directive
        (ifdef_condition
          (simple_identifier)))
      (package_import_declaration
        (package_import_item
          (simple_identifier)))
      (conditional_compilation_directive)
      (list_of_port_declarations
        (ansi_port_declaration
          (variable_port_header
            (port_direction)
            (variable_port_type
              (data_type
                (integer_vector_type))))
          port_name: (simple_identifier))
        (ansi_port_declaration
          (variable_port_header
            (port_direction)
            (variable_port_type
              (data_type
                (integer_vector_type))))
          port_name: (simple_identifier))))))
