v 20110115 2
C 40000 40000 0 0 0 EMBEDDEDtitle-B.sym
[
B 40000 40000 17000 11000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54400 41500 5 10 0 0 0 0 1
graphical=1
L 52900 40600 52900 40000 15 0 0 0 -1 -1
T 49500 40400 15 8 1 0 0 0 1
FILE:
T 53000 40400 15 8 1 0 0 0 1
REVISION:
T 53000 40100 15 8 1 0 0 0 1
DRAWN BY: 
T 49500 40100 15 8 1 0 0 0 1
PAGE
T 51200 40100 15 8 1 0 0 0 1
OF
T 49500 40700 15 8 1 0 0 0 1
TITLE
B 49400 40000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 49400 40600 57000 40600 15 0 0 0 -1 -1
]
C 43200 42800 1 0 0 EMBEDDEDstm32l151RDT6.sym
[
P 43200 45100 43800 45100 1 0 0
{
T 43200 45100 5 10 0 0 0 0 1
pintype=pas
T 43855 45095 5 10 1 1 0 0 1
pinlabel=PC3
T 43705 45145 5 10 1 1 0 6 1
pinnumber=11
T 43200 45100 5 10 0 0 0 0 1
pinseq=11
}
P 43200 44900 43800 44900 1 0 0
{
T 43200 44900 5 10 0 0 0 0 1
pintype=pas
T 43855 44895 5 10 1 1 0 0 1
pinlabel=VSSA
T 43705 44945 5 10 1 1 0 6 1
pinnumber=12
T 43200 44900 5 10 0 0 0 0 1
pinseq=12
}
P 44500 42800 44500 43400 1 0 0
{
T 44500 42800 5 10 0 0 90 0 1
pintype=pas
T 44500 43455 5 10 1 1 90 0 1
pinlabel=PA3
T 44450 43305 5 10 1 1 90 6 1
pinnumber=17
T 44500 42800 5 10 0 0 90 0 1
pinseq=17
}
P 44700 42800 44700 43400 1 0 0
{
T 44700 42800 5 10 0 0 90 0 1
pintype=pas
T 44700 43455 5 10 1 1 90 0 1
pinlabel=VSS_4
T 44650 43305 5 10 1 1 90 6 1
pinnumber=18
T 44700 42800 5 10 0 0 90 0 1
pinseq=18
}
P 44900 42800 44900 43400 1 0 0
{
T 44900 42800 5 10 0 0 90 0 1
pintype=pas
T 44900 43455 5 10 1 1 90 0 1
pinlabel=VDD_4
T 44850 43305 5 10 1 1 90 6 1
pinnumber=19
T 44900 42800 5 10 0 0 90 0 1
pinseq=19
}
P 45100 42800 45100 43400 1 0 0
{
T 45100 42800 5 10 0 0 90 0 1
pintype=pas
T 45100 43455 5 10 1 1 90 0 1
pinlabel=PA4
T 45050 43305 5 10 1 1 90 6 1
pinnumber=20
T 45100 42800 5 10 0 0 90 0 1
pinseq=20
}
P 45300 42800 45300 43400 1 0 0
{
T 45300 42800 5 10 0 0 90 0 1
pintype=pas
T 45300 43455 5 10 1 1 90 0 1
pinlabel=PA5
T 45250 43305 5 10 1 1 90 6 1
pinnumber=21
T 45300 42800 5 10 0 0 90 0 1
pinseq=21
}
P 45500 42800 45500 43400 1 0 0
{
T 45500 42800 5 10 0 0 90 0 1
pintype=pas
T 45500 43455 5 10 1 1 90 0 1
pinlabel=PA6
T 45450 43305 5 10 1 1 90 6 1
pinnumber=22
T 45500 42800 5 10 0 0 90 0 1
pinseq=22
}
P 45700 42800 45700 43400 1 0 0
{
T 45700 42800 5 10 0 0 90 0 1
pintype=pas
T 45700 43455 5 10 1 1 90 0 1
pinlabel=PA7
T 45650 43305 5 10 1 1 90 6 1
pinnumber=23
T 45700 42800 5 10 0 0 90 0 1
pinseq=23
}
P 45900 42800 45900 43400 1 0 0
{
T 45900 42800 5 10 0 0 90 0 1
pintype=pas
T 45900 43455 5 10 1 1 90 0 1
pinlabel=PC4
T 45850 43305 5 10 1 1 90 6 1
pinnumber=24
T 45900 42800 5 10 0 0 90 0 1
pinseq=24
}
P 43200 47100 43800 47100 1 0 0
{
T 43200 47100 5 10 0 0 0 0 1
pintype=pas
T 43855 47095 5 10 1 1 0 0 1
pinlabel=VLCD
T 43705 47145 5 10 1 1 0 6 1
pinnumber=1
T 43200 47100 5 10 0 0 0 0 1
pinseq=1
}
P 43200 46900 43800 46900 1 0 0
{
T 43200 46900 5 10 0 0 0 0 1
pintype=pas
T 43855 46895 5 10 1 1 0 0 1
pinlabel=PC13_WKUP2
T 43705 46945 5 10 1 1 0 6 1
pinnumber=2
T 43200 46900 5 10 0 0 0 0 1
pinseq=2
}
P 43200 46700 43800 46700 1 0 0
{
T 43200 46700 5 10 0 0 0 0 1
pintype=pas
T 43855 46695 5 10 1 1 0 0 1
pinlabel=PC14-OSC32_IN
T 43705 46745 5 10 1 1 0 6 1
pinnumber=3
T 43200 46700 5 10 0 0 0 0 1
pinseq=3
}
P 43200 46500 43800 46500 1 0 0
{
T 43200 46500 5 10 0 0 0 0 1
pintype=pas
T 43855 46495 5 10 1 1 0 0 1
pinlabel=PC15-OSC32_OUT
T 43705 46545 5 10 1 1 0 6 1
pinnumber=4
T 43200 46500 5 10 0 0 0 0 1
pinseq=4
}
P 43200 46300 43800 46300 1 0 0
{
T 43200 46300 5 10 0 0 0 0 1
pintype=pas
T 43855 46295 5 10 1 1 0 0 1
pinlabel=PH0-OSC_IN
T 43705 46345 5 10 1 1 0 6 1
pinnumber=5
T 43200 46300 5 10 0 0 0 0 1
pinseq=5
}
P 43200 46100 43800 46100 1 0 0
{
T 43200 46100 5 10 0 0 0 0 1
pintype=pas
T 43855 46095 5 10 1 1 0 0 1
pinlabel=PH1-OSC_OUT
T 43705 46145 5 10 1 1 0 6 1
pinnumber=6
T 43200 46100 5 10 0 0 0 0 1
pinseq=6
}
P 43200 45900 43800 45900 1 0 0
{
T 43200 45900 5 10 0 0 0 0 1
pintype=pas
T 43855 45895 5 10 1 1 0 0 1
pinlabel=NRST
T 43705 45945 5 10 1 1 0 6 1
pinnumber=7
T 43200 45900 5 10 0 0 0 0 1
pinseq=7
}
P 43200 45700 43800 45700 1 0 0
{
T 43200 45700 5 10 0 0 0 0 1
pintype=pas
T 43855 45695 5 10 1 1 0 0 1
pinlabel=PC0
T 43705 45745 5 10 1 1 0 6 1
pinnumber=8
T 43200 45700 5 10 0 0 0 0 1
pinseq=8
}
P 43200 45500 43800 45500 1 0 0
{
T 43200 45500 5 10 0 0 0 0 1
pintype=pas
T 43855 45495 5 10 1 1 0 0 1
pinlabel=PC1
T 43705 45545 5 10 1 1 0 6 1
pinnumber=9
T 43200 45500 5 10 0 0 0 0 1
pinseq=9
}
P 43200 45300 43800 45300 1 0 0
{
T 43200 45300 5 10 0 0 0 0 1
pintype=pas
T 43855 45295 5 10 1 1 0 0 1
pinlabel=PC2
T 43705 45345 5 10 1 1 0 6 1
pinnumber=10
T 43200 45300 5 10 0 0 0 0 1
pinseq=10
}
P 48800 45300 48200 45300 1 0 0
{
T 48800 45300 5 10 0 0 180 0 1
pintype=pas
T 48145 45295 5 10 1 1 0 6 1
pinlabel=PC8
T 48295 45345 5 10 1 1 0 0 1
pinnumber=39
T 48800 45300 5 10 0 0 180 0 1
pinseq=39
}
P 48800 45500 48200 45500 1 0 0
{
T 48800 45500 5 10 0 0 180 0 1
pintype=pas
T 48145 45495 5 10 1 1 0 6 1
pinlabel=PC9
T 48295 45545 5 10 1 1 0 0 1
pinnumber=40
T 48800 45500 5 10 0 0 180 0 1
pinseq=40
}
P 48800 45700 48200 45700 1 0 0
{
T 48800 45700 5 10 0 0 180 0 1
pintype=pas
T 48145 45695 5 10 1 1 0 6 1
pinlabel=PA8
T 48295 45745 5 10 1 1 0 0 1
pinnumber=41
T 48800 45700 5 10 0 0 180 0 1
pinseq=41
}
P 48800 45900 48200 45900 1 0 0
{
T 48800 45900 5 10 0 0 180 0 1
pintype=pas
T 48145 45895 5 10 1 1 0 6 1
pinlabel=PA9
T 48295 45945 5 10 1 1 0 0 1
pinnumber=42
T 48800 45900 5 10 0 0 180 0 1
pinseq=42
}
P 48800 46900 48200 46900 1 0 0
{
T 48800 46900 5 10 0 0 180 0 1
pintype=pas
T 48145 46895 5 10 1 1 0 6 1
pinlabel=VSS_2
T 48295 46945 5 10 1 1 0 0 1
pinnumber=47
T 48800 46900 5 10 0 0 180 0 1
pinseq=47
}
P 48800 47100 48200 47100 1 0 0
{
T 48800 47100 5 10 0 0 180 0 1
pintype=pas
T 48145 47095 5 10 1 1 0 6 1
pinlabel=VDD_2
T 48295 47145 5 10 1 1 0 0 1
pinnumber=48
T 48800 47100 5 10 0 0 180 0 1
pinseq=48
}
P 47500 48400 47500 47800 1 0 0
{
T 47500 48400 5 10 0 0 270 0 1
pintype=pas
T 47500 47745 5 10 1 1 90 6 1
pinlabel=PA14
T 47450 47895 5 10 1 1 90 0 1
pinnumber=49
T 47500 48400 5 10 0 0 270 0 1
pinseq=49
}
P 46500 48400 46500 47800 1 0 0
{
T 46500 48400 5 10 0 0 270 0 1
pintype=pas
T 46500 47745 5 10 1 1 90 6 1
pinlabel=PD2
T 46450 47895 5 10 1 1 90 0 1
pinnumber=54
T 46500 48400 5 10 0 0 270 0 1
pinseq=54
}
P 46300 48400 46300 47800 1 0 0
{
T 46300 48400 5 10 0 0 270 0 1
pintype=pas
T 46300 47745 5 10 1 1 90 6 1
pinlabel=PB3
T 46250 47895 5 10 1 1 90 0 1
pinnumber=55
T 46300 48400 5 10 0 0 270 0 1
pinseq=55
}
P 46100 48400 46100 47800 1 0 0
{
T 46100 48400 5 10 0 0 270 0 1
pintype=pas
T 46100 47745 5 10 1 1 90 6 1
pinlabel=PB4
T 46050 47895 5 10 1 1 90 0 1
pinnumber=56
T 46100 48400 5 10 0 0 270 0 1
pinseq=56
}
P 46100 42800 46100 43400 1 0 0
{
T 46100 42800 5 10 0 0 90 0 1
pintype=pas
T 46100 43455 5 10 1 1 90 0 1
pinlabel=PC5
T 46050 43305 5 10 1 1 90 6 1
pinnumber=25
T 46100 42800 5 10 0 0 90 0 1
pinseq=25
}
P 46300 42800 46300 43400 1 0 0
{
T 46300 42800 5 10 0 0 90 0 1
pintype=pas
T 46300 43455 5 10 1 1 90 0 1
pinlabel=PB0
T 46250 43305 5 10 1 1 90 6 1
pinnumber=26
T 46300 42800 5 10 0 0 90 0 1
pinseq=26
}
P 46500 42800 46500 43400 1 0 0
{
T 46500 42800 5 10 0 0 90 0 1
pintype=pas
T 46500 43455 5 10 1 1 90 0 1
pinlabel=PB1
T 46450 43305 5 10 1 1 90 6 1
pinnumber=27
T 46500 42800 5 10 0 0 90 0 1
pinseq=27
}
P 46700 42800 46700 43400 1 0 0
{
T 46700 42800 5 10 0 0 90 0 1
pintype=pas
T 46700 43455 5 10 1 1 90 0 1
pinlabel=PB2
T 46650 43305 5 10 1 1 90 6 1
pinnumber=28
T 46700 42800 5 10 0 0 90 0 1
pinseq=28
}
P 48800 44100 48200 44100 1 0 0
{
T 48800 44100 5 10 0 0 180 0 1
pintype=pas
T 48145 44095 5 10 1 1 0 6 1
pinlabel=PB12
T 48295 44145 5 10 1 1 0 0 1
pinnumber=33
T 48800 44100 5 10 0 0 180 0 1
pinseq=33
}
P 48800 44300 48200 44300 1 0 0
{
T 48800 44300 5 10 0 0 180 0 1
pintype=pas
T 48145 44295 5 10 1 1 0 6 1
pinlabel=PB13
T 48295 44345 5 10 1 1 0 0 1
pinnumber=34
T 48800 44300 5 10 0 0 180 0 1
pinseq=34
}
P 48800 44500 48200 44500 1 0 0
{
T 48800 44500 5 10 0 0 180 0 1
pintype=pas
T 48145 44495 5 10 1 1 0 6 1
pinlabel=PB14
T 48295 44545 5 10 1 1 0 0 1
pinnumber=35
T 48800 44500 5 10 0 0 180 0 1
pinseq=35
}
P 48800 44700 48200 44700 1 0 0
{
T 48800 44700 5 10 0 0 180 0 1
pintype=pas
T 48145 44695 5 10 1 1 0 6 1
pinlabel=PB15
T 48295 44745 5 10 1 1 0 0 1
pinnumber=36
T 48800 44700 5 10 0 0 180 0 1
pinseq=36
}
P 48800 44900 48200 44900 1 0 0
{
T 48800 44900 5 10 0 0 180 0 1
pintype=pas
T 48145 44895 5 10 1 1 0 6 1
pinlabel=PC6
T 48295 44945 5 10 1 1 0 0 1
pinnumber=37
T 48800 44900 5 10 0 0 180 0 1
pinseq=37
}
P 48800 45100 48200 45100 1 0 0
{
T 48800 45100 5 10 0 0 180 0 1
pintype=pas
T 48145 45095 5 10 1 1 0 6 1
pinlabel=PC7
T 48295 45145 5 10 1 1 0 0 1
pinnumber=38
T 48800 45100 5 10 0 0 180 0 1
pinseq=38
}
P 45900 48400 45900 47800 1 0 0
{
T 45900 48400 5 10 0 0 270 0 1
pintype=pas
T 45900 47745 5 10 1 1 90 6 1
pinlabel=PB5
T 45850 47895 5 10 1 1 90 0 1
pinnumber=57
T 45900 48400 5 10 0 0 270 0 1
pinseq=57
}
P 45700 48400 45700 47800 1 0 0
{
T 45700 48400 5 10 0 0 270 0 1
pintype=pas
T 45700 47745 5 10 1 1 90 6 1
pinlabel=PB6
T 45650 47895 5 10 1 1 90 0 1
pinnumber=58
T 45700 48400 5 10 0 0 270 0 1
pinseq=58
}
P 45500 48400 45500 47800 1 0 0
{
T 45500 48400 5 10 0 0 270 0 1
pintype=pas
T 45500 47745 5 10 1 1 90 6 1
pinlabel=PB7
T 45450 47895 5 10 1 1 90 0 1
pinnumber=59
T 45500 48400 5 10 0 0 270 0 1
pinseq=59
}
P 45300 48400 45300 47800 1 0 0
{
T 45300 48400 5 10 0 0 270 0 1
pintype=pas
T 45300 47745 5 10 1 1 90 6 1
pinlabel=BOOT0
T 45250 47895 5 10 1 1 90 0 1
pinnumber=60
T 45300 48400 5 10 0 0 270 0 1
pinseq=60
}
P 45100 48400 45100 47800 1 0 0
{
T 45100 48400 5 10 0 0 270 0 1
pintype=pas
T 45100 47745 5 10 1 1 90 6 1
pinlabel=PB8
T 45050 47895 5 10 1 1 90 0 1
pinnumber=61
T 45100 48400 5 10 0 0 270 0 1
pinseq=61
}
P 44900 48400 44900 47800 1 0 0
{
T 44900 48400 5 10 0 0 270 0 1
pintype=pas
T 44900 47745 5 10 1 1 90 6 1
pinlabel=BP9
T 44850 47895 5 10 1 1 90 0 1
pinnumber=62
T 44900 48400 5 10 0 0 270 0 1
pinseq=62
}
P 44700 48400 44700 47800 1 0 0
{
T 44700 48400 5 10 0 0 270 0 1
pintype=pas
T 44700 47745 5 10 1 1 90 6 1
pinlabel=VSS_3
T 44650 47895 5 10 1 1 90 0 1
pinnumber=63
T 44700 48400 5 10 0 0 270 0 1
pinseq=63
}
P 44500 48400 44500 47800 1 0 0
{
T 44500 48400 5 10 0 0 270 0 1
pintype=pas
T 44500 47745 5 10 1 1 90 6 1
pinlabel=VDD_3
T 44450 47895 5 10 1 1 90 0 1
pinnumber=64
T 44500 48400 5 10 0 0 270 0 1
pinseq=64
}
L 43800 47400 44200 47800 3 0 0 0 -1 -1
L 43800 43400 43800 47400 3 0 0 0 -1 -1
L 48200 47800 48200 43400 3 0 0 0 -1 -1
L 48200 47800 44200 47800 3 0 0 0 -1 -1
L 48200 43400 43800 43400 3 0 0 0 -1 -1
P 43200 44700 43800 44700 1 0 0
{
T 43200 44700 5 10 0 0 0 0 1
pintype=pas
T 43855 44695 5 10 1 1 0 0 1
pinlabel=VDDA
T 43705 44745 5 10 1 1 0 6 1
pinnumber=13
T 43200 44700 5 10 0 0 0 0 1
pinseq=13
}
P 43200 44500 43800 44500 1 0 0
{
T 43200 44500 5 10 0 0 0 0 1
pintype=pas
T 43855 44495 5 10 1 1 0 0 1
pinlabel=PA0_WKUP
T 43705 44545 5 10 1 1 0 6 1
pinnumber=14
T 43200 44500 5 10 0 0 0 0 1
pinseq=14
}
P 43200 44300 43800 44300 1 0 0
{
T 43200 44300 5 10 0 0 0 0 1
pintype=pas
T 43855 44295 5 10 1 1 0 0 1
pinlabel=PA1
T 43705 44345 5 10 1 1 0 6 1
pinnumber=15
T 43200 44300 5 10 0 0 0 0 1
pinseq=15
}
P 43200 44100 43800 44100 1 0 0
{
T 43200 44100 5 10 0 0 0 0 1
pintype=pas
T 43855 44095 5 10 1 1 0 0 1
pinlabel=PA2
T 43705 44145 5 10 1 1 0 6 1
pinnumber=16
T 43200 44100 5 10 0 0 0 0 1
pinseq=16
}
P 46900 42800 46900 43400 1 0 0
{
T 46900 42800 5 10 0 0 90 0 1
pintype=pas
T 46900 43455 5 10 1 1 90 0 1
pinlabel=PB10
T 46850 43305 5 10 1 1 90 6 1
pinnumber=29
T 46900 42800 5 10 0 0 90 0 1
pinseq=29
}
P 47100 42800 47100 43400 1 0 0
{
T 47100 42800 5 10 0 0 90 0 1
pintype=pas
T 47100 43455 5 10 1 1 90 0 1
pinlabel=PB11
T 47050 43305 5 10 1 1 90 6 1
pinnumber=30
T 47100 42800 5 10 0 0 90 0 1
pinseq=30
}
P 47300 42800 47300 43400 1 0 0
{
T 47300 42800 5 10 0 0 90 0 1
pintype=pas
T 47300 43455 5 10 1 1 90 0 1
pinlabel=VSS_1
T 47250 43305 5 10 1 1 90 6 1
pinnumber=31
T 47300 42800 5 10 0 0 90 0 1
pinseq=31
}
P 47500 42800 47500 43400 1 0 0
{
T 47500 42800 5 10 0 0 90 0 1
pintype=pas
T 47500 43455 5 10 1 1 90 0 1
pinlabel=VDD_1
T 47450 43305 5 10 1 1 90 6 1
pinnumber=32
T 47500 42800 5 10 0 0 90 0 1
pinseq=32
}
P 48800 46100 48200 46100 1 0 0
{
T 48800 46100 5 10 0 0 180 0 1
pintype=pas
T 48145 46095 5 10 1 1 0 6 1
pinlabel=PA10
T 48295 46145 5 10 1 1 0 0 1
pinnumber=43
T 48800 46100 5 10 0 0 180 0 1
pinseq=43
}
P 48800 46500 48200 46500 1 0 0
{
T 48800 46500 5 10 0 0 180 0 1
pintype=pas
T 48145 46495 5 10 1 1 0 6 1
pinlabel=PA12
T 48295 46545 5 10 1 1 0 0 1
pinnumber=45
T 48800 46500 5 10 0 0 180 0 1
pinseq=45
}
P 48800 46300 48200 46300 1 0 0
{
T 48800 46300 5 10 0 0 180 0 1
pintype=pas
T 48145 46295 5 10 1 1 0 6 1
pinlabel=PA11
T 48295 46345 5 10 1 1 0 0 1
pinnumber=44
T 48800 46300 5 10 0 0 180 0 1
pinseq=44
}
P 48800 46700 48200 46700 1 0 0
{
T 48800 46700 5 10 0 0 180 0 1
pintype=pas
T 48145 46695 5 10 1 1 0 6 1
pinlabel=PA13
T 48295 46745 5 10 1 1 0 0 1
pinnumber=46
T 48800 46700 5 10 0 0 180 0 1
pinseq=46
}
P 47300 48400 47300 47800 1 0 0
{
T 47300 48400 5 10 0 0 270 0 1
pintype=pas
T 47300 47745 5 10 1 1 90 6 1
pinlabel=PA15
T 47250 47895 5 10 1 1 90 0 1
pinnumber=50
T 47300 48400 5 10 0 0 270 0 1
pinseq=50
}
P 47100 48400 47100 47800 1 0 0
{
T 47100 48400 5 10 0 0 270 0 1
pintype=pas
T 47100 47745 5 10 1 1 90 6 1
pinlabel=PC10
T 47050 47895 5 10 1 1 90 0 1
pinnumber=51
T 47100 48400 5 10 0 0 270 0 1
pinseq=51
}
P 46900 48400 46900 47800 1 0 0
{
T 46900 48400 5 10 0 0 270 0 1
pintype=pas
T 46900 47745 5 10 1 1 90 6 1
pinlabel=PC11
T 46850 47895 5 10 1 1 90 0 1
pinnumber=52
T 46900 48400 5 10 0 0 270 0 1
pinseq=52
}
P 46700 48400 46700 47800 1 0 0
{
T 46700 48400 5 10 0 0 270 0 1
pintype=pas
T 46700 47745 5 10 1 1 90 6 1
pinlabel=PC12
T 46650 47895 5 10 1 1 90 0 1
pinnumber=53
T 46700 48400 5 10 0 0 270 0 1
pinseq=53
}
T 45295 45295 8 10 0 1 0 0 1
device=STM32L151RDT6
T 45895 45695 8 10 0 1 0 0 1
refdes=U?
]
{
T 45295 45295 5 10 1 1 0 0 1
device=STM32L151RDT6
T 45895 45695 5 10 1 1 0 0 1
refdes=U1
}
C 53500 48600 1 0 0 EMBEDDEDat45db321d.sym
[
P 55200 49300 55500 49300 1 0 1
{
T 55350 49350 5 10 1 1 0 0 1
pinnumber=8
T 55350 49350 5 10 0 0 0 0 1
pinseq=8
T 55150 49250 5 10 1 1 0 6 1
pinlabel=SO
T 55350 49350 5 10 0 1 0 0 1
pintype=pas
}
B 53800 48600 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 55200 49100 55500 49100 1 0 1
{
T 55350 49150 5 10 1 1 0 0 1
pinnumber=7
T 55350 49150 5 10 0 0 0 0 1
pinseq=7
T 55150 49050 5 10 1 1 0 6 1
pinlabel=GND
T 55350 49150 5 10 0 1 0 0 1
pintype=pas
}
P 55200 48900 55500 48900 1 0 1
{
T 55350 48950 5 10 1 1 0 0 1
pinnumber=6
T 55350 48950 5 10 0 0 0 0 1
pinseq=6
T 55150 48850 5 10 1 1 0 6 1
pinlabel=VCC
T 55350 48950 5 10 0 1 0 0 1
pintype=pas
}
P 53500 49300 53800 49300 1 0 0
{
T 53400 49300 5 10 0 0 0 0 1
pintype=pas
T 53855 49295 5 10 1 1 0 0 1
pinlabel=SI
T 53705 49345 5 10 1 1 0 6 1
pinnumber=1
T 53400 49300 5 10 0 0 0 0 1
pinseq=1
}
P 53500 49100 53800 49100 1 0 0
{
T 53400 49100 5 10 0 0 0 0 1
pintype=pas
T 53855 49095 5 10 1 1 0 0 1
pinlabel=SCK
T 53705 49145 5 10 1 1 0 6 1
pinnumber=2
T 53400 49100 5 10 0 0 0 0 1
pinseq=2
}
P 53500 48900 53800 48900 1 0 0
{
T 53400 48900 5 10 0 0 0 0 1
pintype=pas
T 53855 48895 5 10 1 1 0 0 1
pinlabel=/RESET
T 53705 48945 5 10 1 1 0 6 1
pinnumber=3
T 53400 48900 5 10 0 0 0 0 1
pinseq=3
}
P 53500 48700 53800 48700 1 0 0
{
T 53400 48700 5 10 0 0 0 0 1
pintype=pas
T 53855 48695 5 10 1 1 0 0 1
pinlabel=/CS
T 53705 48745 5 10 1 1 0 6 1
pinnumber=4
T 53400 48700 5 10 0 0 0 0 1
pinseq=4
}
P 55500 48700 55200 48700 1 0 0
{
T 55600 48700 5 10 0 0 0 6 1
pintype=pas
T 55145 48695 5 10 1 1 0 6 1
pinlabel=/WP
T 55295 48745 5 10 1 1 0 0 1
pinnumber=5
T 55600 48700 5 10 0 0 0 6 1
pinseq=5
}
T 50195 45100 8 10 0 1 0 0 1
device=AT45DB321D
T 54400 49600 9 10 1 0 0 0 1
AT45DB321D
T 53695 49900 8 10 0 1 0 0 1
footprint=SOIC-127P-600L1-8N
T 53895 49600 8 10 0 1 0 0 1
refdes=U?
]
{
T 50195 45100 5 10 0 1 0 0 1
device=AT45DB321D
T 53695 49900 5 10 0 1 0 0 1
footprint=SOIC-127P-600L1-8N
T 53895 49600 5 10 1 1 0 0 1
refdes=U2
}
C 54800 43700 1 270 0 EMBEDDEDbattery-2.sym
[
P 55000 43700 55000 43500 1 0 0
{
T 55050 43550 5 8 1 1 270 6 1
pinnumber=1
T 54950 43550 5 8 0 1 270 8 1
pinseq=1
T 55000 43500 9 8 0 1 270 0 1
pinlabel=+
T 55000 43500 5 8 0 1 270 2 1
pintype=pwr
}
P 55000 42800 55000 43000 1 0 0
{
T 55050 42950 5 8 1 1 270 0 1
pinnumber=2
T 54950 42950 5 8 0 1 270 2 1
pinseq=2
T 55000 43000 9 8 0 1 270 6 1
pinlabel=-
T 55000 43000 5 8 0 1 270 8 1
pintype=pwr
}
L 55200 43400 54800 43400 3 0 0 0 -1 -1
L 55100 43300 54900 43300 3 0 0 0 -1 -1
L 55200 43200 54800 43200 3 0 0 0 -1 -1
L 55100 43100 54900 43100 3 0 0 0 -1 -1
L 55000 43000 55000 43100 3 0 0 0 -1 -1
L 55000 43500 55000 43400 3 0 0 0 -1 -1
T 55500 43400 5 10 0 0 270 0 1
device=BATTERY
T 55300 43400 8 10 0 1 270 0 1
refdes=B?
T 55900 43400 5 10 0 0 270 0 1
description=battery stack
T 55700 43400 5 10 0 0 270 0 1
numslots=0
T 56100 43400 5 10 0 0 270 0 1
symversion=0.1
]
{
T 55500 43400 5 10 0 0 270 0 1
device=BATTERY
T 55300 43400 5 10 1 1 270 0 1
refdes=B1
T 56100 43400 5 10 0 0 270 0 1
symversion=0.1
}
C 55000 43500 1 0 1 EMBEDDEDschottky-1.sym
[
L 54700 43900 54700 43500 3 0 0 0 -1 -1
L 54700 43900 54400 43700 3 0 0 0 -1 -1
L 54400 43700 54700 43500 3 0 0 0 -1 -1
L 54400 43900 54400 43500 3 0 0 0 -1 -1
P 55000 43700 54800 43700 1 0 0
{
T 54795 43756 5 8 0 1 0 6 1
pinnumber=2
T 54830 43786 5 8 0 0 90 2 1
pinseq=2
T 55010 43581 5 10 0 1 0 6 1
pintype=pas
T 54925 43788 5 10 0 1 90 2 1
pinlabel=anode
}
P 54100 43700 54300 43700 1 0 0
{
T 54300 43750 5 8 0 1 0 6 1
pinnumber=1
T 54270 43550 5 8 0 0 0 6 1
pinseq=1
T 54202 43765 5 10 0 1 0 6 1
pintype=pas
T 54069 43638 5 10 0 1 0 6 1
pinlabel=cathode
}
L 54300 43700 54400 43700 3 0 0 0 -1 -1
L 54700 43700 54800 43700 3 0 0 0 -1 -1
A 54350 43900 50 180 -180 3 0 0 0 -1 -1
A 54450 43500 50 0 -180 3 0 0 0 -1 -1
T 54678 44172 8 10 0 0 0 6 1
device=DIODE
T 54700 44000 8 10 0 1 0 6 1
refdes=D?
T 54659 44332 8 10 0 1 0 6 1
footprint=SOD80
T 54433 44015 8 10 0 0 0 6 1
numslots=0
]
{
T 54678 44172 5 10 0 0 0 6 1
device=DIODE
T 54700 44000 5 10 1 1 0 6 1
refdes=D1
T 54659 44332 5 10 0 1 0 6 1
footprint=SOD80
}
C 40900 49500 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41000 49500 41000 49700 1 0 0
{
T 41200 49500 5 10 0 0 0 0 1
pinseq=1
T 41200 49700 5 10 0 0 0 0 1
pinnumber=1
T 41000 49500 5 10 0 1 0 0 1
pintype=io
T 41000 49500 5 10 0 1 0 0 1
pinlabel=1
}
L 40900 49800 41000 49700 3 0 0 0 -1 -1
L 41000 49700 41100 49800 3 0 0 0 -1 -1
L 40900 49800 41000 49900 3 0 0 0 -1 -1
L 41000 49900 41100 49800 3 0 0 0 -1 -1
T 41000 49900 8 10 0 1 0 0 1
refdes=TP?
T 41300 50400 8 10 0 0 0 0 1
device=TESTPOINT
T 41300 50200 8 10 0 0 0 0 1
footprint=none
T 41300 50600 8 10 0 0 0 0 1
numslots=0
]
{
T 41000 49900 5 10 1 1 0 0 1
refdes=TP2
T 41300 50400 5 10 0 0 0 0 1
device=TESTPOINT
T 41300 50200 5 10 0 0 0 0 1
footprint=none
}
C 53400 43700 1 0 0 EMBEDDEDtestpt-1.sym
[
P 53500 43700 53500 43900 1 0 0
{
T 53700 43700 5 10 0 0 0 0 1
pinseq=1
T 53700 43900 5 10 0 0 0 0 1
pinnumber=1
T 53500 43700 5 10 0 1 0 0 1
pintype=io
T 53500 43700 5 10 0 1 0 0 1
pinlabel=1
}
L 53400 44000 53500 43900 3 0 0 0 -1 -1
L 53500 43900 53600 44000 3 0 0 0 -1 -1
L 53400 44000 53500 44100 3 0 0 0 -1 -1
L 53500 44100 53600 44000 3 0 0 0 -1 -1
T 53500 44100 8 10 0 1 0 0 1
refdes=TP?
T 53800 44600 8 10 0 0 0 0 1
device=TESTPOINT
T 53800 44400 8 10 0 0 0 0 1
footprint=none
T 53800 44800 8 10 0 0 0 0 1
numslots=0
]
{
T 53500 44100 5 10 1 1 0 0 1
refdes=TP33
T 53800 44600 5 10 0 0 0 0 1
device=TESTPOINT
T 53800 44400 5 10 0 0 0 0 1
footprint=none
}
C 51400 47100 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51500 47100 51500 47300 1 0 0
{
T 51700 47100 5 10 0 0 0 0 1
pinseq=1
T 51700 47300 5 10 0 0 0 0 1
pinnumber=1
T 51500 47100 5 10 0 1 0 0 1
pintype=io
T 51500 47100 5 10 0 1 0 0 1
pinlabel=1
}
L 51400 47400 51500 47300 3 0 0 0 -1 -1
L 51500 47300 51600 47400 3 0 0 0 -1 -1
L 51400 47400 51500 47500 3 0 0 0 -1 -1
L 51500 47500 51600 47400 3 0 0 0 -1 -1
T 51500 47500 8 10 0 1 0 0 1
refdes=TP?
T 51800 48000 8 10 0 0 0 0 1
device=TESTPOINT
T 51800 47800 8 10 0 0 0 0 1
footprint=none
T 51800 48200 8 10 0 0 0 0 1
numslots=0
]
{
T 51500 47500 5 10 1 1 0 0 1
refdes=TP29
T 51800 48000 5 10 0 0 0 0 1
device=TESTPOINT
T 51800 47800 5 10 0 0 0 0 1
footprint=none
}
C 55700 42600 1 0 0 EMBEDDEDtestpt-1.sym
[
P 55800 42600 55800 42800 1 0 0
{
T 56000 42600 5 10 0 0 0 0 1
pinseq=1
T 56000 42800 5 10 0 0 0 0 1
pinnumber=1
T 55800 42600 5 10 0 1 0 0 1
pintype=io
T 55800 42600 5 10 0 1 0 0 1
pinlabel=1
}
L 55700 42900 55800 42800 3 0 0 0 -1 -1
L 55800 42800 55900 42900 3 0 0 0 -1 -1
L 55700 42900 55800 43000 3 0 0 0 -1 -1
L 55800 43000 55900 42900 3 0 0 0 -1 -1
T 55800 43000 8 10 0 1 0 0 1
refdes=TP?
T 56100 43500 8 10 0 0 0 0 1
device=TESTPOINT
T 56100 43300 8 10 0 0 0 0 1
footprint=none
T 56100 43700 8 10 0 0 0 0 1
numslots=0
]
{
T 55800 43000 5 10 1 1 0 0 1
refdes=TP31
T 56100 43500 5 10 0 0 0 0 1
device=TESTPOINT
T 56100 43300 5 10 0 0 0 0 1
footprint=none
}
C 55700 43700 1 0 0 EMBEDDEDtestpt-1.sym
[
P 55800 43700 55800 43900 1 0 0
{
T 56000 43700 5 10 0 0 0 0 1
pinseq=1
T 56000 43900 5 10 0 0 0 0 1
pinnumber=1
T 55800 43700 5 10 0 1 0 0 1
pintype=io
T 55800 43700 5 10 0 1 0 0 1
pinlabel=1
}
L 55700 44000 55800 43900 3 0 0 0 -1 -1
L 55800 43900 55900 44000 3 0 0 0 -1 -1
L 55700 44000 55800 44100 3 0 0 0 -1 -1
L 55800 44100 55900 44000 3 0 0 0 -1 -1
T 55800 44100 8 10 0 1 0 0 1
refdes=TP?
T 56100 44600 8 10 0 0 0 0 1
device=TESTPOINT
T 56100 44400 8 10 0 0 0 0 1
footprint=none
T 56100 44800 8 10 0 0 0 0 1
numslots=0
]
{
T 55800 44100 5 10 1 1 0 0 1
refdes=TP32
T 56100 44600 5 10 0 0 0 0 1
device=TESTPOINT
T 56100 44400 5 10 0 0 0 0 1
footprint=none
}
C 41400 49800 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41500 49800 41500 50000 1 0 0
{
T 41700 49800 5 10 0 0 0 0 1
pinseq=1
T 41700 50000 5 10 0 0 0 0 1
pinnumber=1
T 41500 49800 5 10 0 1 0 0 1
pintype=io
T 41500 49800 5 10 0 1 0 0 1
pinlabel=1
}
L 41400 50100 41500 50000 3 0 0 0 -1 -1
L 41500 50000 41600 50100 3 0 0 0 -1 -1
L 41400 50100 41500 50200 3 0 0 0 -1 -1
L 41500 50200 41600 50100 3 0 0 0 -1 -1
T 41500 50200 8 10 0 1 0 0 1
refdes=TP?
T 41800 50700 8 10 0 0 0 0 1
device=TESTPOINT
T 41800 50500 8 10 0 0 0 0 1
footprint=none
T 41800 50900 8 10 0 0 0 0 1
numslots=0
]
{
T 41500 50200 5 10 1 1 0 0 1
refdes=TP1
T 41800 50700 5 10 0 0 0 0 1
device=TESTPOINT
T 41800 50500 5 10 0 0 0 0 1
footprint=none
}
C 52600 46200 1 0 0 EMBEDDEDtestpt-1.sym
[
P 52700 46200 52700 46400 1 0 0
{
T 52900 46200 5 10 0 0 0 0 1
pinseq=1
T 52900 46400 5 10 0 0 0 0 1
pinnumber=1
T 52700 46200 5 10 0 1 0 0 1
pintype=io
T 52700 46200 5 10 0 1 0 0 1
pinlabel=1
}
L 52600 46500 52700 46400 3 0 0 0 -1 -1
L 52700 46400 52800 46500 3 0 0 0 -1 -1
L 52600 46500 52700 46600 3 0 0 0 -1 -1
L 52700 46600 52800 46500 3 0 0 0 -1 -1
T 52700 46600 8 10 0 1 0 0 1
refdes=TP?
T 53000 47100 8 10 0 0 0 0 1
device=TESTPOINT
T 53000 46900 8 10 0 0 0 0 1
footprint=none
T 53000 47300 8 10 0 0 0 0 1
numslots=0
]
{
T 52700 46600 5 10 1 1 0 0 1
refdes=TP26
T 53000 47100 5 10 0 0 0 0 1
device=TESTPOINT
T 53000 46900 5 10 0 0 0 0 1
footprint=none
}
C 53000 45900 1 0 0 EMBEDDEDtestpt-1.sym
[
P 53100 45900 53100 46100 1 0 0
{
T 53300 45900 5 10 0 0 0 0 1
pinseq=1
T 53300 46100 5 10 0 0 0 0 1
pinnumber=1
T 53100 45900 5 10 0 1 0 0 1
pintype=io
T 53100 45900 5 10 0 1 0 0 1
pinlabel=1
}
L 53000 46200 53100 46100 3 0 0 0 -1 -1
L 53100 46100 53200 46200 3 0 0 0 -1 -1
L 53000 46200 53100 46300 3 0 0 0 -1 -1
L 53100 46300 53200 46200 3 0 0 0 -1 -1
T 53100 46300 8 10 0 1 0 0 1
refdes=TP?
T 53400 46800 8 10 0 0 0 0 1
device=TESTPOINT
T 53400 46600 8 10 0 0 0 0 1
footprint=none
T 53400 47000 8 10 0 0 0 0 1
numslots=0
]
{
T 53100 46300 5 10 1 1 0 0 1
refdes=TP25
T 53400 46800 5 10 0 0 0 0 1
device=TESTPOINT
T 53400 46600 5 10 0 0 0 0 1
footprint=none
}
C 51700 43600 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51800 43600 51800 43800 1 0 0
{
T 52000 43600 5 10 0 0 0 0 1
pinseq=1
T 52000 43800 5 10 0 0 0 0 1
pinnumber=1
T 51800 43600 5 10 0 1 0 0 1
pintype=io
T 51800 43600 5 10 0 1 0 0 1
pinlabel=1
}
L 51700 43900 51800 43800 3 0 0 0 -1 -1
L 51800 43800 51900 43900 3 0 0 0 -1 -1
L 51700 43900 51800 44000 3 0 0 0 -1 -1
L 51800 44000 51900 43900 3 0 0 0 -1 -1
T 51800 44000 8 10 0 1 0 0 1
refdes=TP?
T 52100 44500 8 10 0 0 0 0 1
device=TESTPOINT
T 52100 44300 8 10 0 0 0 0 1
footprint=none
T 52100 44700 8 10 0 0 0 0 1
numslots=0
]
{
T 51800 44000 5 10 1 1 0 0 1
refdes=TP22
T 52100 44500 5 10 0 0 0 0 1
device=TESTPOINT
T 52100 44300 5 10 0 0 0 0 1
footprint=none
}
C 51300 43900 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51400 43900 51400 44100 1 0 0
{
T 51600 43900 5 10 0 0 0 0 1
pinseq=1
T 51600 44100 5 10 0 0 0 0 1
pinnumber=1
T 51400 43900 5 10 0 1 0 0 1
pintype=io
T 51400 43900 5 10 0 1 0 0 1
pinlabel=1
}
L 51300 44200 51400 44100 3 0 0 0 -1 -1
L 51400 44100 51500 44200 3 0 0 0 -1 -1
L 51300 44200 51400 44300 3 0 0 0 -1 -1
L 51400 44300 51500 44200 3 0 0 0 -1 -1
T 51400 44300 8 10 0 1 0 0 1
refdes=TP?
T 51700 44800 8 10 0 0 0 0 1
device=TESTPOINT
T 51700 44600 8 10 0 0 0 0 1
footprint=none
T 51700 45000 8 10 0 0 0 0 1
numslots=0
]
{
T 51400 44300 5 10 1 1 0 0 1
refdes=TP23
T 51700 44800 5 10 0 0 0 0 1
device=TESTPOINT
T 51700 44600 5 10 0 0 0 0 1
footprint=none
}
C 50900 44200 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51000 44200 51000 44400 1 0 0
{
T 51200 44200 5 10 0 0 0 0 1
pinseq=1
T 51200 44400 5 10 0 0 0 0 1
pinnumber=1
T 51000 44200 5 10 0 1 0 0 1
pintype=io
T 51000 44200 5 10 0 1 0 0 1
pinlabel=1
}
L 50900 44500 51000 44400 3 0 0 0 -1 -1
L 51000 44400 51100 44500 3 0 0 0 -1 -1
L 50900 44500 51000 44600 3 0 0 0 -1 -1
L 51000 44600 51100 44500 3 0 0 0 -1 -1
T 51000 44600 8 10 0 1 0 0 1
refdes=TP?
T 51300 45100 8 10 0 0 0 0 1
device=TESTPOINT
T 51300 44900 8 10 0 0 0 0 1
footprint=none
T 51300 45300 8 10 0 0 0 0 1
numslots=0
]
{
T 51000 44600 5 10 1 1 0 0 1
refdes=TP24
T 51300 45100 5 10 0 0 0 0 1
device=TESTPOINT
T 51300 44900 5 10 0 0 0 0 1
footprint=none
}
C 51800 46800 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51900 46800 51900 47000 1 0 0
{
T 52100 46800 5 10 0 0 0 0 1
pinseq=1
T 52100 47000 5 10 0 0 0 0 1
pinnumber=1
T 51900 46800 5 10 0 1 0 0 1
pintype=io
T 51900 46800 5 10 0 1 0 0 1
pinlabel=1
}
L 51800 47100 51900 47000 3 0 0 0 -1 -1
L 51900 47000 52000 47100 3 0 0 0 -1 -1
L 51800 47100 51900 47200 3 0 0 0 -1 -1
L 51900 47200 52000 47100 3 0 0 0 -1 -1
T 51900 47200 8 10 0 1 0 0 1
refdes=TP?
T 52200 47700 8 10 0 0 0 0 1
device=TESTPOINT
T 52200 47500 8 10 0 0 0 0 1
footprint=none
T 52200 47900 8 10 0 0 0 0 1
numslots=0
]
{
T 51900 47200 5 10 1 1 0 0 1
refdes=TP28
T 52200 47700 5 10 0 0 0 0 1
device=TESTPOINT
T 52200 47500 5 10 0 0 0 0 1
footprint=none
}
C 52200 46500 1 0 0 EMBEDDEDtestpt-1.sym
[
P 52300 46500 52300 46700 1 0 0
{
T 52500 46500 5 10 0 0 0 0 1
pinseq=1
T 52500 46700 5 10 0 0 0 0 1
pinnumber=1
T 52300 46500 5 10 0 1 0 0 1
pintype=io
T 52300 46500 5 10 0 1 0 0 1
pinlabel=1
}
L 52200 46800 52300 46700 3 0 0 0 -1 -1
L 52300 46700 52400 46800 3 0 0 0 -1 -1
L 52200 46800 52300 46900 3 0 0 0 -1 -1
L 52300 46900 52400 46800 3 0 0 0 -1 -1
T 52300 46900 8 10 0 1 0 0 1
refdes=TP?
T 52600 47400 8 10 0 0 0 0 1
device=TESTPOINT
T 52600 47200 8 10 0 0 0 0 1
footprint=none
T 52600 47600 8 10 0 0 0 0 1
numslots=0
]
{
T 52300 46900 5 10 1 1 0 0 1
refdes=TP27
T 52600 47400 5 10 0 0 0 0 1
device=TESTPOINT
T 52600 47200 5 10 0 0 0 0 1
footprint=none
}
C 40800 45100 1 0 0 EMBEDDEDtestpt-1.sym
[
P 40900 45100 40900 45300 1 0 0
{
T 41100 45100 5 10 0 0 0 0 1
pinseq=1
T 41100 45300 5 10 0 0 0 0 1
pinnumber=1
T 40900 45100 5 10 0 1 0 0 1
pintype=io
T 40900 45100 5 10 0 1 0 0 1
pinlabel=1
}
L 40800 45400 40900 45300 3 0 0 0 -1 -1
L 40900 45300 41000 45400 3 0 0 0 -1 -1
L 40800 45400 40900 45500 3 0 0 0 -1 -1
L 40900 45500 41000 45400 3 0 0 0 -1 -1
T 40900 45500 8 10 0 1 0 0 1
refdes=TP?
T 41200 46000 8 10 0 0 0 0 1
device=TESTPOINT
T 41200 45800 8 10 0 0 0 0 1
footprint=none
T 41200 46200 8 10 0 0 0 0 1
numslots=0
]
{
T 40900 45500 5 10 1 1 0 0 1
refdes=TP6
T 41200 46000 5 10 0 0 0 0 1
device=TESTPOINT
T 41200 45800 5 10 0 0 0 0 1
footprint=none
}
C 41300 45300 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41400 45300 41400 45500 1 0 0
{
T 41600 45300 5 10 0 0 0 0 1
pinseq=1
T 41600 45500 5 10 0 0 0 0 1
pinnumber=1
T 41400 45300 5 10 0 1 0 0 1
pintype=io
T 41400 45300 5 10 0 1 0 0 1
pinlabel=1
}
L 41300 45600 41400 45500 3 0 0 0 -1 -1
L 41400 45500 41500 45600 3 0 0 0 -1 -1
L 41300 45600 41400 45700 3 0 0 0 -1 -1
L 41400 45700 41500 45600 3 0 0 0 -1 -1
T 41400 45700 8 10 0 1 0 0 1
refdes=TP?
T 41700 46200 8 10 0 0 0 0 1
device=TESTPOINT
T 41700 46000 8 10 0 0 0 0 1
footprint=none
T 41700 46400 8 10 0 0 0 0 1
numslots=0
]
{
T 41400 45700 5 10 1 1 0 0 1
refdes=TP5
T 41700 46200 5 10 0 0 0 0 1
device=TESTPOINT
T 41700 46000 5 10 0 0 0 0 1
footprint=none
}
C 42300 45700 1 0 0 EMBEDDEDtestpt-1.sym
[
P 42400 45700 42400 45900 1 0 0
{
T 42600 45700 5 10 0 0 0 0 1
pinseq=1
T 42600 45900 5 10 0 0 0 0 1
pinnumber=1
T 42400 45700 5 10 0 1 0 0 1
pintype=io
T 42400 45700 5 10 0 1 0 0 1
pinlabel=1
}
L 42300 46000 42400 45900 3 0 0 0 -1 -1
L 42400 45900 42500 46000 3 0 0 0 -1 -1
L 42300 46000 42400 46100 3 0 0 0 -1 -1
L 42400 46100 42500 46000 3 0 0 0 -1 -1
T 42400 46100 8 10 0 1 0 0 1
refdes=TP?
T 42700 46600 8 10 0 0 0 0 1
device=TESTPOINT
T 42700 46400 8 10 0 0 0 0 1
footprint=none
T 42700 46800 8 10 0 0 0 0 1
numslots=0
]
{
T 42400 46100 5 10 1 1 0 0 1
refdes=TP3
T 42700 46600 5 10 0 0 0 0 1
device=TESTPOINT
T 42700 46400 5 10 0 0 0 0 1
footprint=none
}
C 41800 45500 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41900 45500 41900 45700 1 0 0
{
T 42100 45500 5 10 0 0 0 0 1
pinseq=1
T 42100 45700 5 10 0 0 0 0 1
pinnumber=1
T 41900 45500 5 10 0 1 0 0 1
pintype=io
T 41900 45500 5 10 0 1 0 0 1
pinlabel=1
}
L 41800 45800 41900 45700 3 0 0 0 -1 -1
L 41900 45700 42000 45800 3 0 0 0 -1 -1
L 41800 45800 41900 45900 3 0 0 0 -1 -1
L 41900 45900 42000 45800 3 0 0 0 -1 -1
T 41900 45900 8 10 0 1 0 0 1
refdes=TP?
T 42200 46400 8 10 0 0 0 0 1
device=TESTPOINT
T 42200 46200 8 10 0 0 0 0 1
footprint=none
T 42200 46600 8 10 0 0 0 0 1
numslots=0
]
{
T 41900 45900 5 10 1 1 0 0 1
refdes=TP4
T 42200 46400 5 10 0 0 0 0 1
device=TESTPOINT
T 42200 46200 5 10 0 0 0 0 1
footprint=none
}
C 41900 43900 1 0 0 EMBEDDEDtestpt-1.sym
[
P 42000 43900 42000 44100 1 0 0
{
T 42200 43900 5 10 0 0 0 0 1
pinseq=1
T 42200 44100 5 10 0 0 0 0 1
pinnumber=1
T 42000 43900 5 10 0 1 0 0 1
pintype=io
T 42000 43900 5 10 0 1 0 0 1
pinlabel=1
}
L 41900 44200 42000 44100 3 0 0 0 -1 -1
L 42000 44100 42100 44200 3 0 0 0 -1 -1
L 41900 44200 42000 44300 3 0 0 0 -1 -1
L 42000 44300 42100 44200 3 0 0 0 -1 -1
T 42000 44300 8 10 0 1 0 0 1
refdes=TP?
T 42300 44800 8 10 0 0 0 0 1
device=TESTPOINT
T 42300 44600 8 10 0 0 0 0 1
footprint=none
T 42300 45000 8 10 0 0 0 0 1
numslots=0
]
{
T 42100 44200 5 10 1 1 0 0 1
refdes=TP7
T 42300 44800 5 10 0 0 0 0 1
device=TESTPOINT
T 42300 44600 5 10 0 0 0 0 1
footprint=none
}
C 41300 43700 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41400 43700 41400 43900 1 0 0
{
T 41600 43700 5 10 0 0 0 0 1
pinseq=1
T 41600 43900 5 10 0 0 0 0 1
pinnumber=1
T 41400 43700 5 10 0 1 0 0 1
pintype=io
T 41400 43700 5 10 0 1 0 0 1
pinlabel=1
}
L 41300 44000 41400 43900 3 0 0 0 -1 -1
L 41400 43900 41500 44000 3 0 0 0 -1 -1
L 41300 44000 41400 44100 3 0 0 0 -1 -1
L 41400 44100 41500 44000 3 0 0 0 -1 -1
T 41400 44100 8 10 0 1 0 0 1
refdes=TP?
T 41700 44600 8 10 0 0 0 0 1
device=TESTPOINT
T 41700 44400 8 10 0 0 0 0 1
footprint=none
T 41700 44800 8 10 0 0 0 0 1
numslots=0
]
{
T 41400 44100 5 10 1 1 0 0 1
refdes=TP8
T 41700 44600 5 10 0 0 0 0 1
device=TESTPOINT
T 41700 44400 5 10 0 0 0 0 1
footprint=none
}
C 42900 42800 1 0 0 EMBEDDEDtestpt-1.sym
[
P 43000 42800 43000 43000 1 0 0
{
T 43200 42800 5 10 0 0 0 0 1
pinseq=1
T 43200 43000 5 10 0 0 0 0 1
pinnumber=1
T 43000 42800 5 10 0 1 0 0 1
pintype=io
T 43000 42800 5 10 0 1 0 0 1
pinlabel=1
}
L 42900 43100 43000 43000 3 0 0 0 -1 -1
L 43000 43000 43100 43100 3 0 0 0 -1 -1
L 42900 43100 43000 43200 3 0 0 0 -1 -1
L 43000 43200 43100 43100 3 0 0 0 -1 -1
T 43000 43200 8 10 0 1 0 0 1
refdes=TP?
T 43300 43700 8 10 0 0 0 0 1
device=TESTPOINT
T 43300 43500 8 10 0 0 0 0 1
footprint=none
T 43300 43900 8 10 0 0 0 0 1
numslots=0
]
{
T 43000 43200 5 10 1 1 0 0 1
refdes=TP9
T 43300 43700 5 10 0 0 0 0 1
device=TESTPOINT
T 43300 43500 5 10 0 0 0 0 1
footprint=none
}
C 41100 41000 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41200 41000 41200 41200 1 0 0
{
T 41400 41000 5 10 0 0 0 0 1
pinseq=1
T 41400 41200 5 10 0 0 0 0 1
pinnumber=1
T 41200 41000 5 10 0 1 0 0 1
pintype=io
T 41200 41000 5 10 0 1 0 0 1
pinlabel=1
}
L 41100 41300 41200 41200 3 0 0 0 -1 -1
L 41200 41200 41300 41300 3 0 0 0 -1 -1
L 41100 41300 41200 41400 3 0 0 0 -1 -1
L 41200 41400 41300 41300 3 0 0 0 -1 -1
T 41200 41400 8 10 0 1 0 0 1
refdes=TP?
T 41500 41900 8 10 0 0 0 0 1
device=TESTPOINT
T 41500 41700 8 10 0 0 0 0 1
footprint=none
T 41500 42100 8 10 0 0 0 0 1
numslots=0
]
{
T 41200 41400 5 10 1 1 0 0 1
refdes=TP13
T 41500 41900 5 10 0 0 0 0 1
device=TESTPOINT
T 41500 41700 5 10 0 0 0 0 1
footprint=none
}
C 41600 41300 1 0 0 EMBEDDEDtestpt-1.sym
[
P 41700 41300 41700 41500 1 0 0
{
T 41900 41300 5 10 0 0 0 0 1
pinseq=1
T 41900 41500 5 10 0 0 0 0 1
pinnumber=1
T 41700 41300 5 10 0 1 0 0 1
pintype=io
T 41700 41300 5 10 0 1 0 0 1
pinlabel=1
}
L 41600 41600 41700 41500 3 0 0 0 -1 -1
L 41700 41500 41800 41600 3 0 0 0 -1 -1
L 41600 41600 41700 41700 3 0 0 0 -1 -1
L 41700 41700 41800 41600 3 0 0 0 -1 -1
T 41700 41700 8 10 0 1 0 0 1
refdes=TP?
T 42000 42200 8 10 0 0 0 0 1
device=TESTPOINT
T 42000 42000 8 10 0 0 0 0 1
footprint=none
T 42000 42400 8 10 0 0 0 0 1
numslots=0
]
{
T 41700 41700 5 10 1 1 0 0 1
refdes=TP12
T 42000 42200 5 10 0 0 0 0 1
device=TESTPOINT
T 42000 42000 5 10 0 0 0 0 1
footprint=none
}
C 42100 41600 1 0 0 EMBEDDEDtestpt-1.sym
[
P 42200 41600 42200 41800 1 0 0
{
T 42400 41600 5 10 0 0 0 0 1
pinseq=1
T 42400 41800 5 10 0 0 0 0 1
pinnumber=1
T 42200 41600 5 10 0 1 0 0 1
pintype=io
T 42200 41600 5 10 0 1 0 0 1
pinlabel=1
}
L 42100 41900 42200 41800 3 0 0 0 -1 -1
L 42200 41800 42300 41900 3 0 0 0 -1 -1
L 42100 41900 42200 42000 3 0 0 0 -1 -1
L 42200 42000 42300 41900 3 0 0 0 -1 -1
T 42200 42000 8 10 0 1 0 0 1
refdes=TP?
T 42500 42500 8 10 0 0 0 0 1
device=TESTPOINT
T 42500 42300 8 10 0 0 0 0 1
footprint=none
T 42500 42700 8 10 0 0 0 0 1
numslots=0
]
{
T 42200 42000 5 10 1 1 0 0 1
refdes=TP11
T 42500 42500 5 10 0 0 0 0 1
device=TESTPOINT
T 42500 42300 5 10 0 0 0 0 1
footprint=none
}
C 42600 41900 1 0 0 EMBEDDEDtestpt-1.sym
[
P 42700 41900 42700 42100 1 0 0
{
T 42900 41900 5 10 0 0 0 0 1
pinseq=1
T 42900 42100 5 10 0 0 0 0 1
pinnumber=1
T 42700 41900 5 10 0 1 0 0 1
pintype=io
T 42700 41900 5 10 0 1 0 0 1
pinlabel=1
}
L 42600 42200 42700 42100 3 0 0 0 -1 -1
L 42700 42100 42800 42200 3 0 0 0 -1 -1
L 42600 42200 42700 42300 3 0 0 0 -1 -1
L 42700 42300 42800 42200 3 0 0 0 -1 -1
T 42700 42300 8 10 0 1 0 0 1
refdes=TP?
T 43000 42800 8 10 0 0 0 0 1
device=TESTPOINT
T 43000 42600 8 10 0 0 0 0 1
footprint=none
T 43000 43000 8 10 0 0 0 0 1
numslots=0
]
{
T 42800 42100 5 10 1 1 0 0 1
refdes=TP10
T 43000 42800 5 10 0 0 0 0 1
device=TESTPOINT
T 43000 42600 5 10 0 0 0 0 1
footprint=none
}
C 40600 40700 1 0 0 EMBEDDEDtestpt-1.sym
[
P 40700 40700 40700 40900 1 0 0
{
T 40900 40700 5 10 0 0 0 0 1
pinseq=1
T 40900 40900 5 10 0 0 0 0 1
pinnumber=1
T 40700 40700 5 10 0 1 0 0 1
pintype=io
T 40700 40700 5 10 0 1 0 0 1
pinlabel=1
}
L 40600 41000 40700 40900 3 0 0 0 -1 -1
L 40700 40900 40800 41000 3 0 0 0 -1 -1
L 40600 41000 40700 41100 3 0 0 0 -1 -1
L 40700 41100 40800 41000 3 0 0 0 -1 -1
T 40700 41100 8 10 0 1 0 0 1
refdes=TP?
T 41000 41600 8 10 0 0 0 0 1
device=TESTPOINT
T 41000 41400 8 10 0 0 0 0 1
footprint=none
T 41000 41800 8 10 0 0 0 0 1
numslots=0
]
{
T 40700 41100 5 10 1 1 0 0 1
refdes=TP14
T 41000 41600 5 10 0 0 0 0 1
device=TESTPOINT
T 41000 41400 5 10 0 0 0 0 1
footprint=none
}
C 48800 40200 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48900 40200 48900 40400 1 0 0
{
T 49100 40200 5 10 0 0 0 0 1
pinseq=1
T 49100 40400 5 10 0 0 0 0 1
pinnumber=1
T 48900 40200 5 10 0 1 0 0 1
pintype=io
T 48900 40200 5 10 0 1 0 0 1
pinlabel=1
}
L 48800 40500 48900 40400 3 0 0 0 -1 -1
L 48900 40400 49000 40500 3 0 0 0 -1 -1
L 48800 40500 48900 40600 3 0 0 0 -1 -1
L 48900 40600 49000 40500 3 0 0 0 -1 -1
T 48900 40600 8 10 0 1 0 0 1
refdes=TP?
T 49200 41100 8 10 0 0 0 0 1
device=TESTPOINT
T 49200 40900 8 10 0 0 0 0 1
footprint=none
T 49200 41300 8 10 0 0 0 0 1
numslots=0
]
{
T 48900 40600 5 10 1 1 0 0 1
refdes=TP15
T 49200 41100 5 10 0 0 0 0 1
device=TESTPOINT
T 49200 40900 5 10 0 0 0 0 1
footprint=none
}
C 48500 40500 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48600 40500 48600 40700 1 0 0
{
T 48800 40500 5 10 0 0 0 0 1
pinseq=1
T 48800 40700 5 10 0 0 0 0 1
pinnumber=1
T 48600 40500 5 10 0 1 0 0 1
pintype=io
T 48600 40500 5 10 0 1 0 0 1
pinlabel=1
}
L 48500 40800 48600 40700 3 0 0 0 -1 -1
L 48600 40700 48700 40800 3 0 0 0 -1 -1
L 48500 40800 48600 40900 3 0 0 0 -1 -1
L 48600 40900 48700 40800 3 0 0 0 -1 -1
T 48600 40900 8 10 0 1 0 0 1
refdes=TP?
T 48900 41400 8 10 0 0 0 0 1
device=TESTPOINT
T 48900 41200 8 10 0 0 0 0 1
footprint=none
T 48900 41600 8 10 0 0 0 0 1
numslots=0
]
{
T 48600 40900 5 10 1 1 0 0 1
refdes=TP16
T 48900 41400 5 10 0 0 0 0 1
device=TESTPOINT
T 48900 41200 5 10 0 0 0 0 1
footprint=none
}
C 48200 40800 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48300 40800 48300 41000 1 0 0
{
T 48500 40800 5 10 0 0 0 0 1
pinseq=1
T 48500 41000 5 10 0 0 0 0 1
pinnumber=1
T 48300 40800 5 10 0 1 0 0 1
pintype=io
T 48300 40800 5 10 0 1 0 0 1
pinlabel=1
}
L 48200 41100 48300 41000 3 0 0 0 -1 -1
L 48300 41000 48400 41100 3 0 0 0 -1 -1
L 48200 41100 48300 41200 3 0 0 0 -1 -1
L 48300 41200 48400 41100 3 0 0 0 -1 -1
T 48300 41200 8 10 0 1 0 0 1
refdes=TP?
T 48600 41700 8 10 0 0 0 0 1
device=TESTPOINT
T 48600 41500 8 10 0 0 0 0 1
footprint=none
T 48600 41900 8 10 0 0 0 0 1
numslots=0
]
{
T 48300 41200 5 10 1 1 0 0 1
refdes=TP17
T 48600 41700 5 10 0 0 0 0 1
device=TESTPOINT
T 48600 41500 5 10 0 0 0 0 1
footprint=none
}
C 47900 41100 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48000 41100 48000 41300 1 0 0
{
T 48200 41100 5 10 0 0 0 0 1
pinseq=1
T 48200 41300 5 10 0 0 0 0 1
pinnumber=1
T 48000 41100 5 10 0 1 0 0 1
pintype=io
T 48000 41100 5 10 0 1 0 0 1
pinlabel=1
}
L 47900 41400 48000 41300 3 0 0 0 -1 -1
L 48000 41300 48100 41400 3 0 0 0 -1 -1
L 47900 41400 48000 41500 3 0 0 0 -1 -1
L 48000 41500 48100 41400 3 0 0 0 -1 -1
T 48000 41500 8 10 0 1 0 0 1
refdes=TP?
T 48300 42000 8 10 0 0 0 0 1
device=TESTPOINT
T 48300 41800 8 10 0 0 0 0 1
footprint=none
T 48300 42200 8 10 0 0 0 0 1
numslots=0
]
{
T 48000 41500 5 10 1 1 0 0 1
refdes=TP18
T 48300 42000 5 10 0 0 0 0 1
device=TESTPOINT
T 48300 41800 5 10 0 0 0 0 1
footprint=none
}
C 48400 42100 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48500 42100 48500 42300 1 0 0
{
T 48700 42100 5 10 0 0 0 0 1
pinseq=1
T 48700 42300 5 10 0 0 0 0 1
pinnumber=1
T 48500 42100 5 10 0 1 0 0 1
pintype=io
T 48500 42100 5 10 0 1 0 0 1
pinlabel=1
}
L 48400 42400 48500 42300 3 0 0 0 -1 -1
L 48500 42300 48600 42400 3 0 0 0 -1 -1
L 48400 42400 48500 42500 3 0 0 0 -1 -1
L 48500 42500 48600 42400 3 0 0 0 -1 -1
T 48500 42500 8 10 0 1 0 0 1
refdes=TP?
T 48800 43000 8 10 0 0 0 0 1
device=TESTPOINT
T 48800 42800 8 10 0 0 0 0 1
footprint=none
T 48800 43200 8 10 0 0 0 0 1
numslots=0
]
{
T 48500 42500 5 10 1 1 0 0 1
refdes=TP19
T 48800 43000 5 10 0 0 0 0 1
device=TESTPOINT
T 48800 42800 5 10 0 0 0 0 1
footprint=none
}
C 48800 41800 1 0 0 EMBEDDEDtestpt-1.sym
[
P 48900 41800 48900 42000 1 0 0
{
T 49100 41800 5 10 0 0 0 0 1
pinseq=1
T 49100 42000 5 10 0 0 0 0 1
pinnumber=1
T 48900 41800 5 10 0 1 0 0 1
pintype=io
T 48900 41800 5 10 0 1 0 0 1
pinlabel=1
}
L 48800 42100 48900 42000 3 0 0 0 -1 -1
L 48900 42000 49000 42100 3 0 0 0 -1 -1
L 48800 42100 48900 42200 3 0 0 0 -1 -1
L 48900 42200 49000 42100 3 0 0 0 -1 -1
T 48900 42200 8 10 0 1 0 0 1
refdes=TP?
T 49200 42700 8 10 0 0 0 0 1
device=TESTPOINT
T 49200 42500 8 10 0 0 0 0 1
footprint=none
T 49200 42900 8 10 0 0 0 0 1
numslots=0
]
{
T 48900 42200 5 10 1 1 0 0 1
refdes=TP20
T 49200 42700 5 10 0 0 0 0 1
device=TESTPOINT
T 49200 42500 5 10 0 0 0 0 1
footprint=none
}
C 52100 43300 1 0 0 EMBEDDEDtestpt-1.sym
[
P 52200 43300 52200 43500 1 0 0
{
T 52400 43300 5 10 0 0 0 0 1
pinseq=1
T 52400 43500 5 10 0 0 0 0 1
pinnumber=1
T 52200 43300 5 10 0 1 0 0 1
pintype=io
T 52200 43300 5 10 0 1 0 0 1
pinlabel=1
}
L 52100 43600 52200 43500 3 0 0 0 -1 -1
L 52200 43500 52300 43600 3 0 0 0 -1 -1
L 52100 43600 52200 43700 3 0 0 0 -1 -1
L 52200 43700 52300 43600 3 0 0 0 -1 -1
T 52200 43700 8 10 0 1 0 0 1
refdes=TP?
T 52500 44200 8 10 0 0 0 0 1
device=TESTPOINT
T 52500 44000 8 10 0 0 0 0 1
footprint=none
T 52500 44400 8 10 0 0 0 0 1
numslots=0
]
{
T 52200 43700 5 10 1 1 0 0 1
refdes=TP21
T 52500 44200 5 10 0 0 0 0 1
device=TESTPOINT
T 52500 44000 5 10 0 0 0 0 1
footprint=none
}
N 43000 43900 42000 43900 4
N 43200 43700 41400 43700 4
N 44500 42800 43000 42800 4
T 42200 43900 9 10 1 0 0 0 1
ADC_IN1
T 42200 43500 9 10 1 0 0 0 1
ADC_IN2
T 43300 42900 9 10 1 0 0 0 1
ADC_IN3
N 43200 45700 42400 45700 4
N 43200 45500 41900 45500 4
N 43200 45300 41400 45300 4
N 43200 45100 40900 45100 4
T 42700 45700 9 10 1 0 0 0 1
PC0
T 42700 45500 9 10 1 0 0 0 1
PC1
T 42700 45300 9 10 1 0 0 0 1
PC2
T 42700 45100 9 10 1 0 0 0 1
PC3
C 41200 42300 1 0 0 EMBEDDEDgnd-1.sym
[
P 41300 42400 41300 42600 1 0 1
{
T 41358 42461 5 4 0 1 0 0 1
pinnumber=1
T 41358 42461 5 4 0 0 0 0 1
pinseq=1
T 41358 42461 5 4 0 1 0 0 1
pinlabel=1
T 41358 42461 5 4 0 1 0 0 1
pintype=pwr
}
L 41200 42400 41400 42400 3 0 0 0 -1 -1
L 41255 42350 41345 42350 3 0 0 0 -1 -1
L 41280 42310 41320 42310 3 0 0 0 -1 -1
T 41500 42350 8 10 0 0 0 0 1
net=GND:1
]
C 44300 48900 1 0 0 EMBEDDEDgnd-1.sym
[
P 44400 49000 44400 49200 1 0 1
{
T 44458 49061 5 4 0 1 0 0 1
pinnumber=1
T 44458 49061 5 4 0 0 0 0 1
pinseq=1
T 44458 49061 5 4 0 1 0 0 1
pinlabel=1
T 44458 49061 5 4 0 1 0 0 1
pintype=pwr
}
L 44300 49000 44500 49000 3 0 0 0 -1 -1
L 44355 48950 44445 48950 3 0 0 0 -1 -1
L 44380 48910 44420 48910 3 0 0 0 -1 -1
T 44600 48950 8 10 0 0 0 0 1
net=GND:1
]
C 49400 47200 1 0 0 EMBEDDEDgnd-1.sym
[
P 49500 47300 49500 47500 1 0 1
{
T 49558 47361 5 4 0 1 0 0 1
pinnumber=1
T 49558 47361 5 4 0 0 0 0 1
pinseq=1
T 49558 47361 5 4 0 1 0 0 1
pinlabel=1
T 49558 47361 5 4 0 1 0 0 1
pintype=pwr
}
L 49400 47300 49600 47300 3 0 0 0 -1 -1
L 49455 47250 49545 47250 3 0 0 0 -1 -1
L 49480 47210 49520 47210 3 0 0 0 -1 -1
T 49700 47250 8 10 0 0 0 0 1
net=GND:1
]
C 47200 42300 1 0 0 EMBEDDEDgnd-1.sym
[
P 47300 42400 47300 42600 1 0 1
{
T 47358 42461 5 4 0 1 0 0 1
pinnumber=1
T 47358 42461 5 4 0 0 0 0 1
pinseq=1
T 47358 42461 5 4 0 1 0 0 1
pinlabel=1
T 47358 42461 5 4 0 1 0 0 1
pintype=pwr
}
L 47200 42400 47400 42400 3 0 0 0 -1 -1
L 47255 42350 47345 42350 3 0 0 0 -1 -1
L 47280 42310 47320 42310 3 0 0 0 -1 -1
T 47500 42350 8 10 0 0 0 0 1
net=GND:1
]
N 47300 42800 47300 42600 4
N 44700 48400 44700 49200 4
N 44700 49200 44400 49200 4
N 48800 46900 49200 46900 4
N 45100 42800 45100 41900 4
N 45100 41900 42700 41900 4
N 45300 42800 45300 41600 4
N 45300 41600 42200 41600 4
N 45500 42800 45500 41300 4
N 45500 41300 41700 41300 4
N 45700 42800 45700 41000 4
N 45700 41000 41200 41000 4
N 45900 42800 45900 40700 4
N 45900 40700 40700 40700 4
C 40500 42100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 40700 42100 40700 42300 1 0 0
{
T 40750 42150 5 6 0 1 0 0 1
pinnumber=1
T 40750 42150 5 6 0 0 0 0 1
pinseq=1
T 40750 42150 5 6 0 1 0 0 1
pinlabel=1
T 40750 42150 5 6 0 1 0 0 1
pintype=pwr
}
L 40550 42300 40850 42300 3 0 0 0 -1 -1
T 40700 42350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 40700 42350 5 10 1 1 0 3 1
net=Vcc:1
}
C 47800 42800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48000 42800 48000 43000 1 0 0
{
T 48050 42850 5 6 0 1 0 0 1
pinnumber=1
T 48050 42850 5 6 0 0 0 0 1
pinseq=1
T 48050 42850 5 6 0 1 0 0 1
pinlabel=1
T 48050 42850 5 6 0 1 0 0 1
pintype=pwr
}
L 47850 43000 48150 43000 3 0 0 0 -1 -1
T 48000 43050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48000 43050 5 10 1 1 0 3 1
net=Vcc:1
}
C 48600 47100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 48800 47100 48800 47300 1 0 0
{
T 48850 47150 5 6 0 1 0 0 1
pinnumber=1
T 48850 47150 5 6 0 0 0 0 1
pinseq=1
T 48850 47150 5 6 0 1 0 0 1
pinlabel=1
T 48850 47150 5 6 0 1 0 0 1
pintype=pwr
}
L 48650 47300 48950 47300 3 0 0 0 -1 -1
T 48800 47350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 48800 47350 5 10 1 1 0 3 1
net=Vcc:1
}
C 43800 48800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 44000 48800 44000 49000 1 0 0
{
T 44050 48850 5 6 0 1 0 0 1
pinnumber=1
T 44050 48850 5 6 0 0 0 0 1
pinseq=1
T 44050 48850 5 6 0 1 0 0 1
pinlabel=1
T 44050 48850 5 6 0 1 0 0 1
pintype=pwr
}
L 43850 49000 44150 49000 3 0 0 0 -1 -1
T 44000 49050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 44000 49050 5 10 1 1 0 3 1
net=Vcc:1
}
N 50200 42800 53500 42800 4
N 44700 42800 44700 42600 4
N 44700 42600 41300 42600 4
N 44900 42800 44900 42400 4
N 44900 42400 41700 42400 4
N 41700 42400 41700 42100 4
N 41700 42100 40700 42100 4
N 47100 42800 47100 42100 4
N 47100 42100 48500 42100 4
N 46900 42800 46900 41800 4
N 46900 41800 48900 41800 4
T 47500 42200 9 10 1 0 0 0 1
i2c2_SCL
T 47500 41900 9 10 1 0 0 0 1
i2c2_SDA
N 46700 42800 46700 41100 4
N 46700 41100 48000 41100 4
N 46500 42800 46500 40800 4
N 46500 40800 48300 40800 4
N 46300 42800 46300 40500 4
N 46300 40500 48600 40500 4
N 46100 42800 46100 40200 4
N 46100 40200 48900 40200 4
N 48800 44700 49700 44700 4
N 49700 44700 49700 44200 4
N 49700 44200 51000 44200 4
N 48800 44500 49500 44500 4
N 49500 44500 49500 43900 4
N 49500 43900 51400 43900 4
N 48800 44300 49300 44300 4
N 49300 44300 49300 43600 4
N 49300 43600 51800 43600 4
N 48800 44100 49100 44100 4
N 49100 44100 49100 43300 4
N 49100 43300 52200 43300 4
T 49800 44300 9 10 1 0 0 0 1
SPI2_MOSI
T 49800 44000 9 10 1 0 0 0 1
SPI2_MISO
T 49800 43700 9 10 1 0 0 0 1
SPI2_SCK
T 49800 43400 9 10 1 0 0 0 1
SPI2_NSS
N 48800 45500 50000 45500 4
N 50000 45500 50000 45200 4
N 50000 45200 51200 45200 4
N 48800 45300 49800 45300 4
N 49800 45300 49800 44900 4
N 49800 44900 51200 44900 4
T 50200 45300 9 10 1 0 0 0 1
SDIO_D1
T 50200 45000 9 10 1 0 0 0 1
SDIO_D0
N 48800 46500 50000 46500 4
N 50000 46800 51900 46800 4
N 48800 46300 50200 46300 4
N 50300 46100 48800 46100 4
N 48800 45900 53100 45900 4
N 50300 46100 50300 46200 4
N 50300 46200 52700 46200 4
N 52300 46500 50200 46500 4
N 50200 46500 50200 46300 4
T 50600 46900 9 10 1 0 0 0 1
USART1_RTS
T 50600 46600 9 10 1 0 0 0 1
USART1_CTS
T 50600 46300 9 10 1 0 0 0 1
USART1_RX
T 50600 46000 9 10 1 0 0 0 1
USART1_TX
T 46800 40300 9 10 1 0 0 0 1
PC5
T 46800 40600 9 10 1 0 0 0 1
PB0
T 46800 40900 9 10 1 0 0 0 1
PB1
T 46800 41200 9 10 1 0 0 0 1
PB2
T 43300 42000 9 10 1 0 0 0 1
ADC_IN4
T 43300 41700 9 10 1 0 0 0 1
SPI1_CLK
T 43300 41400 9 10 1 0 0 0 1
SPI1_MISO
T 43300 41100 9 10 1 0 0 0 1
SPI1_MOSI
T 43300 40800 9 10 1 0 0 0 1
SPI1_NSS
N 41000 49500 44900 49500 4
N 44900 49500 44900 48400 4
N 41500 49800 45100 49800 4
N 45100 49800 45100 48400 4
N 44200 48400 44200 48800 4
N 44200 48800 44000 48800 4
N 44500 48400 44200 48400 4
T 42000 49900 9 10 1 0 0 0 1
i2c1_SDA
T 42000 49600 9 10 1 0 0 0 1
i2c1_SCL
C 53900 44200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 54100 44200 54100 44400 1 0 0
{
T 54150 44250 5 6 0 1 0 0 1
pinnumber=1
T 54150 44250 5 6 0 0 0 0 1
pinseq=1
T 54150 44250 5 6 0 1 0 0 1
pinlabel=1
T 54150 44250 5 6 0 1 0 0 1
pintype=pwr
}
L 53950 44400 54250 44400 3 0 0 0 -1 -1
T 54100 44450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 54100 44450 5 10 1 1 0 3 1
net=Vcc:1
}
C 54900 42300 1 0 0 EMBEDDEDgnd-1.sym
[
P 55000 42400 55000 42600 1 0 1
{
T 55058 42461 5 4 0 1 0 0 1
pinnumber=1
T 55058 42461 5 4 0 0 0 0 1
pinseq=1
T 55058 42461 5 4 0 1 0 0 1
pinlabel=1
T 55058 42461 5 4 0 1 0 0 1
pintype=pwr
}
L 54900 42400 55100 42400 3 0 0 0 -1 -1
L 54955 42350 55045 42350 3 0 0 0 -1 -1
L 54980 42310 55020 42310 3 0 0 0 -1 -1
T 55200 42350 8 10 0 0 0 0 1
net=GND:1
]
N 55000 42600 55000 42800 4
N 54100 44200 54100 43700 4
N 55000 42600 55800 42600 4
N 55000 43700 55800 43700 4
N 53500 43700 54100 43700 4
T 50200 40700 9 10 1 0 0 0 1
PongSat Flight Computer Mk. I
T 50500 40100 9 10 1 0 0 0 1
1
T 51900 40100 9 10 1 0 0 0 1
1
T 53800 40400 9 10 1 0 0 0 1
0.1
T 53900 40100 9 10 1 0 0 0 1
Tom King
N 47300 48400 47300 48600 4
N 47300 48600 53100 48600 4
N 45900 48400 45900 50700 4
N 45900 50700 55700 50700 4
N 55700 50700 55700 49300 4
N 46100 48400 46100 50400 4
N 46100 50400 53300 50400 4
N 53300 50400 53300 49300 4
N 53300 49300 53500 49300 4
N 46500 48400 46500 49800 4
N 46500 49800 48500 49800 4
N 46700 48400 46700 49500 4
N 46700 49500 48500 49500 4
N 46900 48400 46900 49200 4
N 46900 49200 48500 49200 4
N 47100 48400 47100 48900 4
N 47100 48900 48500 48900 4
N 46300 48400 46300 50100 4
N 46300 50100 53100 50100 4
N 53100 50100 53100 49100 4
N 53100 49100 53500 49100 4
C 56400 49200 1 0 0 EMBEDDEDgnd-1.sym
[
P 56500 49300 56500 49500 1 0 1
{
T 56558 49361 5 4 0 1 0 0 1
pinnumber=1
T 56558 49361 5 4 0 0 0 0 1
pinseq=1
T 56558 49361 5 4 0 1 0 0 1
pinlabel=1
T 56558 49361 5 4 0 1 0 0 1
pintype=pwr
}
L 56400 49300 56600 49300 3 0 0 0 -1 -1
L 56455 49250 56545 49250 3 0 0 0 -1 -1
L 56480 49210 56520 49210 3 0 0 0 -1 -1
T 56700 49250 8 10 0 0 0 0 1
net=GND:1
]
C 56300 48700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 56500 48700 56500 48900 1 0 0
{
T 56550 48750 5 6 0 1 0 0 1
pinnumber=1
T 56550 48750 5 6 0 0 0 0 1
pinseq=1
T 56550 48750 5 6 0 1 0 0 1
pinlabel=1
T 56550 48750 5 6 0 1 0 0 1
pintype=pwr
}
L 56350 48900 56650 48900 3 0 0 0 -1 -1
T 56500 48950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 56500 48950 5 10 1 1 0 3 1
net=Vcc:1
}
N 55700 49300 55500 49300 4
N 55500 49100 56100 49100 4
N 56100 49100 56100 49800 4
N 56100 49800 56500 49800 4
N 56500 49800 56500 49500 4
N 55500 48900 56100 48900 4
N 56100 48700 56500 48700 4
N 56100 48900 56100 48700 4
T 47400 48700 9 10 1 0 0 0 1
SPI3_NSS
T 47400 50200 9 10 1 0 0 0 1
SPI3_SCK
T 47400 50500 9 10 1 0 0 0 1
SPI3_MOSI
T 47400 50800 9 10 1 0 0 0 1
SPI3_MISO
T 47400 49300 9 10 1 0 0 0 1
SDIO_D3
T 47400 49000 9 10 1 0 0 0 1
SDIO_D2 (PC10)
T 47400 49600 9 10 1 0 0 0 1
SDIO_CLK
T 47400 49900 9 10 1 0 0 0 1
SDIO_CMD
N 49500 47500 49200 47500 4
N 49200 47500 49200 46900 4
C 51000 47400 1 0 0 EMBEDDEDtestpt-1.sym
[
P 51100 47400 51100 47600 1 0 0
{
T 51300 47400 5 10 0 0 0 0 1
pinseq=1
T 51300 47600 5 10 0 0 0 0 1
pinnumber=1
T 51100 47400 5 10 0 1 0 0 1
pintype=io
T 51100 47400 5 10 0 1 0 0 1
pinlabel=1
}
L 51000 47700 51100 47600 3 0 0 0 -1 -1
L 51100 47600 51200 47700 3 0 0 0 -1 -1
L 51000 47700 51100 47800 3 0 0 0 -1 -1
L 51100 47800 51200 47700 3 0 0 0 -1 -1
T 51100 47800 8 10 0 1 0 0 1
refdes=TP?
T 51400 48300 8 10 0 0 0 0 1
device=TESTPOINT
T 51400 48100 8 10 0 0 0 0 1
footprint=none
T 51400 48500 8 10 0 0 0 0 1
numslots=0
]
{
T 51100 47800 5 10 1 1 0 0 1
refdes=TP30
T 51400 48300 5 10 0 0 0 0 1
device=TESTPOINT
T 51400 48100 5 10 0 0 0 0 1
footprint=none
}
N 48800 46700 49800 46700 4
N 49800 46700 49800 47100 4
N 49800 47100 51500 47100 4
N 47500 48400 49800 48400 4
N 49800 48400 49800 47400 4
N 49800 47400 51100 47400 4
T 49900 47500 9 10 1 0 0 0 1
SWD_CLK
T 49900 47200 9 10 1 0 0 0 1
SWD_DAT
N 50000 46500 50000 46800 4
N 48800 45700 55500 45700 4
N 55500 45700 55500 48700 4
N 53500 48700 53100 48700 4
N 53100 48700 53100 48600 4
C 40100 43900 1 0 0 EMBEDDEDgeneric-power.sym
[
P 40300 43900 40300 44100 1 0 0
{
T 40350 43950 5 6 0 1 0 0 1
pinnumber=1
T 40350 43950 5 6 0 0 0 0 1
pinseq=1
T 40350 43950 5 6 0 1 0 0 1
pinlabel=1
T 40350 43950 5 6 0 1 0 0 1
pintype=pwr
}
L 40150 44100 40450 44100 3 0 0 0 -1 -1
T 40300 44150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 40300 44150 5 10 1 1 0 3 1
net=Vcc:2
}
N 43200 44100 43200 43700 4
N 43200 44300 43000 44300 4
N 43000 44300 43000 43900 4
C 40200 43200 1 0 0 EMBEDDEDtestpt-1.sym
[
P 40300 43200 40300 43400 1 0 0
{
T 40500 43200 5 10 0 0 0 0 1
pinseq=1
T 40500 43400 5 10 0 0 0 0 1
pinnumber=1
T 40300 43200 5 10 0 1 0 0 1
pintype=io
T 40300 43200 5 10 0 1 0 0 1
pinlabel=1
}
L 40200 43500 40300 43400 3 0 0 0 -1 -1
L 40300 43400 40400 43500 3 0 0 0 -1 -1
L 40200 43500 40300 43600 3 0 0 0 -1 -1
L 40300 43600 40400 43500 3 0 0 0 -1 -1
T 40300 43600 8 10 0 1 0 0 1
refdes=TP?
T 40600 44100 8 10 0 0 0 0 1
device=TESTPOINT
T 40600 43900 8 10 0 0 0 0 1
footprint=none
T 40600 44300 8 10 0 0 0 0 1
numslots=0
]
{
T 40300 43600 5 10 1 1 0 0 1
refdes=TP34
T 40600 44100 5 10 0 0 0 0 1
device=TESTPOINT
T 40600 43900 5 10 0 0 0 0 1
footprint=none
}
C 40200 44600 1 0 0 EMBEDDEDgnd-1.sym
[
P 40300 44700 40300 44900 1 0 1
{
T 40358 44761 5 4 0 1 0 0 1
pinnumber=1
T 40358 44761 5 4 0 0 0 0 1
pinseq=1
T 40358 44761 5 4 0 1 0 0 1
pinlabel=1
T 40358 44761 5 4 0 1 0 0 1
pintype=pwr
}
L 40200 44700 40400 44700 3 0 0 0 -1 -1
L 40255 44650 40345 44650 3 0 0 0 -1 -1
L 40280 44610 40320 44610 3 0 0 0 -1 -1
T 40500 44650 8 10 0 0 0 0 1
net=GND:1
]
N 43200 44900 40300 44900 4
N 43200 44700 40600 44700 4
N 40600 44700 40600 43900 4
N 40300 43900 40600 43900 4
N 43200 44500 40800 44500 4
N 40800 44500 40800 43200 4
N 40800 43200 40300 43200 4
C 43400 50000 1 0 0 EMBEDDEDgnd-1.sym
[
P 43500 50100 43500 50300 1 0 1
{
T 43558 50161 5 4 0 1 0 0 1
pinnumber=1
T 43558 50161 5 4 0 0 0 0 1
pinseq=1
T 43558 50161 5 4 0 1 0 0 1
pinlabel=1
T 43558 50161 5 4 0 1 0 0 1
pintype=pwr
}
L 43400 50100 43600 50100 3 0 0 0 -1 -1
L 43455 50050 43545 50050 3 0 0 0 -1 -1
L 43480 50010 43520 50010 3 0 0 0 -1 -1
T 43700 50050 8 10 0 0 0 0 1
net=GND:1
]
C 44200 50200 1 0 0 resistor-1.sym
{
T 44500 50600 5 10 0 0 0 0 1
device=RESISTOR
T 44500 50500 5 10 1 1 0 0 1
refdes=R1
T 44400 50000 5 10 1 1 0 0 1
value=10K
}
N 43500 50300 44200 50300 4
N 45100 50300 45300 50300 4
N 45300 50300 45300 48400 4
C 51300 49300 1 0 0 resistor-1.sym
{
T 51600 49700 5 10 0 0 0 0 1
device=RESISTOR
T 51600 49600 5 10 1 1 0 0 1
refdes=R2
T 51500 49100 5 10 1 1 0 0 1
value=10K
}
C 50600 49400 1 0 0 EMBEDDEDgeneric-power.sym
[
P 50800 49400 50800 49600 1 0 0
{
T 50850 49450 5 6 0 1 0 0 1
pinnumber=1
T 50850 49450 5 6 0 0 0 0 1
pinseq=1
T 50850 49450 5 6 0 1 0 0 1
pinlabel=1
T 50850 49450 5 6 0 1 0 0 1
pintype=pwr
}
L 50650 49600 50950 49600 3 0 0 0 -1 -1
T 50800 49650 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 50800 49650 5 10 1 1 0 3 1
net=Vcc:1
}
N 52200 49400 52200 48900 4
N 50800 49400 51300 49400 4
N 53500 48900 52200 48900 4
C 51900 41900 1 90 0 capacitor-1.sym
{
T 51200 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 42000 5 10 1 1 90 0 1
refdes=C4
T 51000 42100 5 10 0 0 90 0 1
symversion=0.1
}
C 51300 41900 1 90 0 capacitor-1.sym
{
T 50600 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 51000 42000 5 10 1 1 90 0 1
refdes=C5
T 50400 42100 5 10 0 0 90 0 1
symversion=0.1
}
C 50700 41900 1 90 0 capacitor-1.sym
{
T 50000 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 42000 5 10 1 1 90 0 1
refdes=C6
T 49800 42100 5 10 0 0 90 0 1
symversion=0.1
T 50700 41900 5 10 0 0 0 0 1
footprint=my_0603_sm
}
C 42400 47100 1 90 0 capacitor-1.sym
{
T 41700 47300 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 47200 5 10 1 1 90 0 1
refdes=C7
T 41500 47300 5 10 0 0 90 0 1
symversion=0.1
}
C 52500 41900 1 90 0 capacitor-1.sym
{
T 51800 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 42000 5 10 1 1 90 0 1
refdes=C3
T 51600 42100 5 10 0 0 90 0 1
symversion=0.1
}
C 53000 41900 1 90 0 capacitor-1.sym
{
T 52300 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 52700 42000 5 10 1 1 90 0 1
refdes=C2
T 52100 42100 5 10 0 0 90 0 1
symversion=0.1
T 53000 41900 5 10 0 1 0 0 1
footprint=my_0603_sm
}
C 53300 42800 1 270 0 capacitor-2.sym
{
T 54000 42600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 53400 42000 5 10 1 1 90 0 1
refdes=C1
T 54200 42600 5 10 0 0 270 0 1
symversion=0.1
T 53300 42800 5 10 0 0 0 0 1
footprint=my_1206_sm
}
N 53500 43700 53500 42800 4
C 53900 41600 1 0 0 EMBEDDEDgnd-1.sym
[
P 54000 41700 54000 41900 1 0 1
{
T 54058 41761 5 4 0 1 0 0 1
pinnumber=1
T 54058 41761 5 4 0 0 0 0 1
pinseq=1
T 54058 41761 5 4 0 1 0 0 1
pinlabel=1
T 54058 41761 5 4 0 1 0 0 1
pintype=pwr
}
L 53900 41700 54100 41700 3 0 0 0 -1 -1
L 53955 41650 54045 41650 3 0 0 0 -1 -1
L 53980 41610 54020 41610 3 0 0 0 -1 -1
T 54200 41650 8 10 0 0 0 0 1
net=GND:1
]
N 54000 41900 50500 41900 4
N 47500 42800 48000 42800 4
C 50000 42800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 50200 42800 50200 43000 1 0 0
{
T 50250 42850 5 6 0 1 0 0 1
pinnumber=1
T 50250 42850 5 6 0 0 0 0 1
pinseq=1
T 50250 42850 5 6 0 1 0 0 1
pinlabel=1
T 50250 42850 5 6 0 1 0 0 1
pintype=pwr
}
L 50050 43000 50350 43000 3 0 0 0 -1 -1
T 50200 43050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 50200 43050 5 10 1 1 0 3 1
net=Vcc:1
}
