<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="convolution.cpp:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist VITIS_LOOP_25_3.load.11 VITIS_LOOP_25_3.load.18 VITIS_LOOP_25_3.load.27" OrigAccess-DebugLoc="isList convolution.cpp:31:10 convolution.cpp:31:10 convolution.cpp:31:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="convolution.cpp:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" Length="3" Direction="read" AccessID="scevgep22seq" OrigID="islist VITIS_LOOP_25_3.load.44 VITIS_LOOP_25_3.load.52 VITIS_LOOP_25_3.load.60" OrigAccess-DebugLoc="isList convolution.cpp:31:10 convolution.cpp:31:10 convolution.cpp:31:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="convolution.cpp:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" Length="3" Direction="read" AccessID="scevgep23seq" OrigID="islist VITIS_LOOP_25_3.load.77 VITIS_LOOP_25_3.load.85 VITIS_LOOP_25_3.load.93" OrigAccess-DebugLoc="isList convolution.cpp:31:10 convolution.cpp:31:10 convolution.cpp:31:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="convolution.cpp:21:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" BundleName="gmem" VarName="output" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" Length="3" Direction="write" AccessID="scevgep24seq" OrigID="VITIS_LOOP_25_3.store.102" OrigAccess-DebugLoc="convolution.cpp:36:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="kernel" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" Length="9" Direction="read" AccessID="kernel25seq" OrigID="islist entry.load.26 entry.load.28 entry.load.30 entry.load.32 entry.load.34 entry.load.36 entry.load.38 entry.load.40 entry.load.42" OrigDirection="islist read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="convolution.cpp:18:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="output" LoopLoc="convolution.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="scevgep24seq" OrigAccess-DebugLoc="convolution.cpp:21:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="convolution.cpp:31:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="scevgepseq" OrigAccess-DebugLoc="convolution.cpp:31:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="convolution.cpp:31:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="scevgep22seq" OrigAccess-DebugLoc="convolution.cpp:31:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="convolution.cpp:31:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="scevgep23seq" OrigAccess-DebugLoc="convolution.cpp:31:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="convolution.cpp:21:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="scevgep24seq" OrigAccess-DebugLoc="convolution.cpp:21:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="kernel" ParentFunc="convolve(int (*) [5], int (*) [3], int (*) [5])" OrigID="kernel25seq" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="9" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="convolution.cpp:21:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 3 and bit width 32 in loop 'VITIS_LOOP_21_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="convolution.cpp:21:19" LoopName="VITIS_LOOP_21_2" Length="3" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="convolution.cpp:31:10" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

