[submodule "verilog-6502"]
	path = cores/verilog-6502
	url = https://github.com/Arlet/verilog-6502.git
