<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_axi_translator_1972/sim/ed_sim_altera_merlin_axi_translator_1972_npbsrda.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1972" />
 <file
   path="altera_mm_interconnect_1920/sim/ed_sim_altera_mm_interconnect_1920_h43vqey.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1924" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1924" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1924" />
 <file
   path="sim/ed_sim.v"
   type="VERILOG"
   library="ed_sim"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim.ed_sim" />
 <deviceFamily name="agilex5" />
 <device name="A5ED065BB32AE6SR0" />
</simPackage>
