<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;DUACSH47eCl7ImA9WxFaEk8.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/501/comments/full/12</ns0:id><ns0:author>
			<ns0:name>mseaborn@chromium.org</ns0:name><ns0:uri>/u/mseaborn@chromium.org/</ns0:uri></ns0:author><ns0:content type="html">Sure, I agree we should consult the ARM architecture docs and not rely
on experimental results.  I just wanted to see if I could break the
current implementation.


&gt; does this also mean that data embedded in code containing the BKPT
&gt; bit pattern as data will cause the entire line to never be cached?

My guess is that the CPU's icache contains decodings of instructions
and for some reason doesn't cache some classes of instruction.  But
this is only a guess.</ns0:content><ns0:updated>2010-07-15T21:02:49.000Z</ns0:updated><ns0:published>2010-07-15T21:02:49.000Z</ns0:published><ns2:updates /><ns0:title>Comment 12 by mseaborn@chromium.org</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=501#c12" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/501/comments/full/12" rel="self" type="application/atom+xml" /></ns0:entry>