#An N bits pipelined addsub using VHDL#
VHDL is a powerful HDL language, with implicit preprocessor functionalities allowing generic designs. Below is an example of source code generating an N-bits addsub with as many pipes as desired using functions and the "generate" keyword. Annoyed by explanations? Let's see illustrations directly.

##Principle and illustrations##

#Simulation with ModelSim##
Using the do.tcl file described below, you can verify that this module works for different configurations:
##Source code##
