;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 106
	SUB #21, 101
	ADD -1, <-20
	SUB #21, 101
	ADD #270, <0
	SUB #21, 101
	MOV -1, <-26
	ADD #270, <1
	SLT 10, 9
	CMP #12, 100
	SLT @20, @12
	SUB -2, @10
	SLT 120, 0
	ADD #270, <1
	SUB 12, @10
	JMP -1, @-20
	ADD -1, <-20
	SUB #12, 100
	ADD #270, <1
	SLT @20, @12
	CMP #21, 101
	SUB -2, @10
	SUB -2, @10
	SUB 12, @10
	CMP @121, 103
	SPL -100, -601
	SLT 130, 0
	SLT 130, 0
	SLT 130, 0
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	ADD -302, @10
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	CMP #12, 100
	CMP #12, 100
	DJN -1, @-20
	ADD 210, 60
	CMP #12, 100
	SPL 0, <-2
	MOV 207, <-20
