{"sha": "2b3bd04055774268843ff094d5995e31ac52afa0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmIzYmQwNDA1NTc3NDI2ODg0M2ZmMDk0ZDU5OTVlMzFhYzUyYWZhMA==", "commit": {"author": {"name": "Andrew Bennett", "email": "andrew.bennett@imgtec.com", "date": "2014-06-03T11:10:05Z"}, "committer": {"name": "Andrew Bennett", "email": "abennett@gcc.gnu.org", "date": "2014-06-03T11:10:05Z"}, "message": "Add support for MIPS r3 and r5.\n\n2014-06-03  Andrew Bennett  <andrew.bennett@imgtec.com> \n\n\t* config/mips/mips-cpus.def: Add mips32r3, mips32r5, mips64r3 and\n\tmips64r5.\n\t* config/mips/mips-tables.opt: Regenerate.\n\t* config/mips/mips.c (mips_compute_frame_info): Changed if statement\n\tto use mips_isa_rev rather than ISA_MIPS32R2.\n\t* config/mips/mips.h (ISA_MIPS32R3): New define.\n\t(ISA_MIPS32R5): New define.\n\t(ISA_MIPS64R3): New define.\n\t(ISA_MIPS64R5): New define.\n\t(TARGET_CPU_CPP_BUILTINS): Added support for ISA_MIPS32R3, ISA_MIPS32R5,\n\tISA_MIPS64R3 and ISA_MIPS64R5.\n\t(MIPS_ISA_LEVEL_SPEC): Added support for mips32r3, mips32r5, mips64r3\n\tand mips64r5.\n\t(MIPS_ISA_SYNCI_SPEC): Likewise.\n\t(ISA_HAS_64BIT_REGS): Added ISA_MIPS64R3 and ISA_MIPS64R5.\n\t(LINK_SPEC): Added mips32r3 and mips32r5.\n\t* config/mips/t-isa3264 (MULTILIB_MATCHES): Map mips32r3 and mips32r5\n\tto mips32r2; and mips64r3 and mips64r5 to mips64r2.\n\t* config/mips/t-mti-elf (MULTILIB_MATCHES): Likewise.\n\t* config/mips/t-mti-linux (MULTILIB_MATCHES): Likewise.\n\t* config/mips/t-sde (MULTILIB_MATCHES): Likewise.\n\t* config/mips/t-sdemtk (MULTILIB_MATCHES): New define.\n\t* doc/invoke.texi: Document mips32r3, mips32r5, mips64r3 and mips64r5.\n\nFrom-SVN: r211173", "tree": {"sha": "2edb461236968e9f2f80d9e81d993c79c9a118bb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2edb461236968e9f2f80d9e81d993c79c9a118bb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2b3bd04055774268843ff094d5995e31ac52afa0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2b3bd04055774268843ff094d5995e31ac52afa0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2b3bd04055774268843ff094d5995e31ac52afa0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2b3bd04055774268843ff094d5995e31ac52afa0/comments", "author": {"login": "andrewb-IMG", "id": 12913579, "node_id": "MDQ6VXNlcjEyOTEzNTc5", "avatar_url": "https://avatars.githubusercontent.com/u/12913579?v=4", "gravatar_id": "", "url": "https://api.github.com/users/andrewb-IMG", "html_url": "https://github.com/andrewb-IMG", "followers_url": "https://api.github.com/users/andrewb-IMG/followers", "following_url": "https://api.github.com/users/andrewb-IMG/following{/other_user}", "gists_url": "https://api.github.com/users/andrewb-IMG/gists{/gist_id}", "starred_url": "https://api.github.com/users/andrewb-IMG/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/andrewb-IMG/subscriptions", "organizations_url": "https://api.github.com/users/andrewb-IMG/orgs", "repos_url": "https://api.github.com/users/andrewb-IMG/repos", "events_url": "https://api.github.com/users/andrewb-IMG/events{/privacy}", "received_events_url": "https://api.github.com/users/andrewb-IMG/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "35773f5380469a344bba33ed73ba793c862a78cd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35773f5380469a344bba33ed73ba793c862a78cd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/35773f5380469a344bba33ed73ba793c862a78cd"}], "stats": {"total": 517, "additions": 310, "deletions": 207}, "files": [{"sha": "dc414dd26e731b0d1f832605ec38884f7dadf89b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 26, "deletions": 0, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -1,3 +1,29 @@\n+2014-06-03  Andrew Bennett  <andrew.bennett@imgtec.com> \n+\n+\t* config/mips/mips-cpus.def: Add mips32r3, mips32r5, mips64r3 and\n+\tmips64r5.\n+\t* config/mips/mips-tables.opt: Regenerate.\n+\t* config/mips/mips.c (mips_compute_frame_info): Changed if statement\n+\tto use mips_isa_rev rather than ISA_MIPS32R2.\n+\t* config/mips/mips.h (ISA_MIPS32R3): New define.\n+\t(ISA_MIPS32R5): New define.\n+\t(ISA_MIPS64R3): New define.\n+\t(ISA_MIPS64R5): New define.\n+\t(TARGET_CPU_CPP_BUILTINS): Added support for ISA_MIPS32R3, ISA_MIPS32R5,\n+\tISA_MIPS64R3 and ISA_MIPS64R5.\n+\t(MIPS_ISA_LEVEL_SPEC): Added support for mips32r3, mips32r5, mips64r3\n+\tand mips64r5.\n+\t(MIPS_ISA_SYNCI_SPEC): Likewise.\n+\t(ISA_HAS_64BIT_REGS): Added ISA_MIPS64R3 and ISA_MIPS64R5.\n+\t(LINK_SPEC): Added mips32r3 and mips32r5.\n+\t* config/mips/t-isa3264 (MULTILIB_MATCHES): Map mips32r3 and mips32r5\n+\tto mips32r2; and mips64r3 and mips64r5 to mips64r2.\n+\t* config/mips/t-mti-elf (MULTILIB_MATCHES): Likewise.\n+\t* config/mips/t-mti-linux (MULTILIB_MATCHES): Likewise.\n+\t* config/mips/t-sde (MULTILIB_MATCHES): Likewise.\n+\t* config/mips/t-sdemtk (MULTILIB_MATCHES): New define.\n+\t* doc/invoke.texi: Document mips32r3, mips32r5, mips64r3 and mips64r5.\n+\n 2014-06-03  Andrew Bennett  <andrew.bennett@imgtec.com>\n \n \t* doc/invoke.texi: Document -mxpa and -mno-xpa MIPS command line"}, {"sha": "6b6f90167d23edf1da7602f1a83ffa2fe6170bbb", "filename": "gcc/config/mips/mips-cpus.def", "status": "modified", "additions": 9, "deletions": 1, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips-cpus.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-cpus.def?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -44,9 +44,17 @@ MIPS_CPU (\"mips4\", PROCESSOR_R8000, 4, 0)\n    isn't tuned to a specific processor.  */\n MIPS_CPU (\"mips32\", PROCESSOR_4KC, 32, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"mips32r2\", PROCESSOR_74KF2_1, 33, PTF_AVOID_BRANCHLIKELY)\n+/* mips32r3 is micromips hense why it uses the M4K processor.\n+   mips32r5 should use the p5600 processor, but there is no definition \n+   for this yet, so in the short term we will use the same processor entry \n+   as mips32r2.  */\n+MIPS_CPU (\"mips32r3\", PROCESSOR_M4K, 34, PTF_AVOID_BRANCHLIKELY)\n+MIPS_CPU (\"mips32r5\", PROCESSOR_74KF2_1, 36, PTF_AVOID_BRANCHLIKELY)\n MIPS_CPU (\"mips64\", PROCESSOR_5KC, 64, PTF_AVOID_BRANCHLIKELY)\n-/* ??? For now just tune the generic MIPS64r2 for 5KC as well.   */\n+/* ??? For now just tune the generic MIPS64r2 and above for 5KC as well.   */\n MIPS_CPU (\"mips64r2\", PROCESSOR_5KC, 65, PTF_AVOID_BRANCHLIKELY)\n+MIPS_CPU (\"mips64r3\", PROCESSOR_5KC, 66, PTF_AVOID_BRANCHLIKELY)\n+MIPS_CPU (\"mips64r5\", PROCESSOR_5KC, 68, PTF_AVOID_BRANCHLIKELY)\n \n /* MIPS I processors.  */\n MIPS_CPU (\"r3000\", PROCESSOR_R3000, 1, 0)"}, {"sha": "117714c63a6a1f07557332d98bad8be9ed9d0c9d", "filename": "gcc/config/mips/mips-tables.opt", "status": "modified", "additions": 215, "deletions": 191, "changes": 406, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips-tables.opt", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips-tables.opt", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-tables.opt?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -70,575 +70,599 @@ EnumValue\n Enum(mips_mips_opt_value) String(32r2) Value(5)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(mips64) Value(6) Canonical\n+Enum(mips_arch_opt_value) String(mips32r3) Value(6) Canonical\n \n EnumValue\n-Enum(mips_mips_opt_value) String(64) Value(6)\n+Enum(mips_mips_opt_value) String(32r3) Value(6)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(mips64r2) Value(7) Canonical\n+Enum(mips_arch_opt_value) String(mips32r5) Value(7) Canonical\n \n EnumValue\n-Enum(mips_mips_opt_value) String(64r2) Value(7)\n+Enum(mips_mips_opt_value) String(32r5) Value(7)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r3000) Value(8) Canonical\n+Enum(mips_arch_opt_value) String(mips64) Value(8) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r3k) Value(8)\n+Enum(mips_mips_opt_value) String(64) Value(8)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(3000) Value(8)\n+Enum(mips_arch_opt_value) String(mips64r2) Value(9) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(3k) Value(8)\n+Enum(mips_mips_opt_value) String(64r2) Value(9)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r2000) Value(9) Canonical\n+Enum(mips_arch_opt_value) String(mips64r3) Value(10) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r2k) Value(9)\n+Enum(mips_mips_opt_value) String(64r3) Value(10)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(2000) Value(9)\n+Enum(mips_arch_opt_value) String(mips64r5) Value(11) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(2k) Value(9)\n+Enum(mips_mips_opt_value) String(64r5) Value(11)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r3900) Value(10) Canonical\n+Enum(mips_arch_opt_value) String(r3000) Value(12) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(3900) Value(10)\n+Enum(mips_arch_opt_value) String(r3k) Value(12)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r6000) Value(11) Canonical\n+Enum(mips_arch_opt_value) String(3000) Value(12)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r6k) Value(11)\n+Enum(mips_arch_opt_value) String(3k) Value(12)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(6000) Value(11)\n+Enum(mips_arch_opt_value) String(r2000) Value(13) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(6k) Value(11)\n+Enum(mips_arch_opt_value) String(r2k) Value(13)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4000) Value(12) Canonical\n+Enum(mips_arch_opt_value) String(2000) Value(13)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4k) Value(12)\n+Enum(mips_arch_opt_value) String(2k) Value(13)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4000) Value(12)\n+Enum(mips_arch_opt_value) String(r3900) Value(14) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4k) Value(12)\n+Enum(mips_arch_opt_value) String(3900) Value(14)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr4100) Value(13) Canonical\n+Enum(mips_arch_opt_value) String(r6000) Value(15) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4100) Value(13)\n+Enum(mips_arch_opt_value) String(r6k) Value(15)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4100) Value(13)\n+Enum(mips_arch_opt_value) String(6000) Value(15)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr4111) Value(14) Canonical\n+Enum(mips_arch_opt_value) String(6k) Value(15)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4111) Value(14)\n+Enum(mips_arch_opt_value) String(r4000) Value(16) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4111) Value(14)\n+Enum(mips_arch_opt_value) String(r4k) Value(16)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr4120) Value(15) Canonical\n+Enum(mips_arch_opt_value) String(4000) Value(16)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4120) Value(15)\n+Enum(mips_arch_opt_value) String(4k) Value(16)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4120) Value(15)\n+Enum(mips_arch_opt_value) String(vr4100) Value(17) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr4130) Value(16) Canonical\n+Enum(mips_arch_opt_value) String(4100) Value(17)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4130) Value(16)\n+Enum(mips_arch_opt_value) String(r4100) Value(17)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4130) Value(16)\n+Enum(mips_arch_opt_value) String(vr4111) Value(18) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr4300) Value(17) Canonical\n+Enum(mips_arch_opt_value) String(4111) Value(18)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4300) Value(17)\n+Enum(mips_arch_opt_value) String(r4111) Value(18)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4300) Value(17)\n+Enum(mips_arch_opt_value) String(vr4120) Value(19) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4400) Value(18) Canonical\n+Enum(mips_arch_opt_value) String(4120) Value(19)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4400) Value(18)\n+Enum(mips_arch_opt_value) String(r4120) Value(19)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4600) Value(19) Canonical\n+Enum(mips_arch_opt_value) String(vr4130) Value(20) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4600) Value(19)\n+Enum(mips_arch_opt_value) String(4130) Value(20)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(orion) Value(20) Canonical\n+Enum(mips_arch_opt_value) String(r4130) Value(20)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4650) Value(21) Canonical\n+Enum(mips_arch_opt_value) String(vr4300) Value(21) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4650) Value(21)\n+Enum(mips_arch_opt_value) String(4300) Value(21)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4700) Value(22) Canonical\n+Enum(mips_arch_opt_value) String(r4300) Value(21)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4700) Value(22)\n+Enum(mips_arch_opt_value) String(r4400) Value(22) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5900) Value(23) Canonical\n+Enum(mips_arch_opt_value) String(4400) Value(22)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5900) Value(23)\n+Enum(mips_arch_opt_value) String(r4600) Value(23) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(loongson2e) Value(24) Canonical\n+Enum(mips_arch_opt_value) String(4600) Value(23)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(loongson2f) Value(25) Canonical\n+Enum(mips_arch_opt_value) String(orion) Value(24) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r8000) Value(26) Canonical\n+Enum(mips_arch_opt_value) String(r4650) Value(25) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r8k) Value(26)\n+Enum(mips_arch_opt_value) String(4650) Value(25)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(8000) Value(26)\n+Enum(mips_arch_opt_value) String(r4700) Value(26) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(8k) Value(26)\n+Enum(mips_arch_opt_value) String(4700) Value(26)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r10000) Value(27) Canonical\n+Enum(mips_arch_opt_value) String(r5900) Value(27) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r10k) Value(27)\n+Enum(mips_arch_opt_value) String(5900) Value(27)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(10000) Value(27)\n+Enum(mips_arch_opt_value) String(loongson2e) Value(28) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(10k) Value(27)\n+Enum(mips_arch_opt_value) String(loongson2f) Value(29) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r12000) Value(28) Canonical\n+Enum(mips_arch_opt_value) String(r8000) Value(30) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r12k) Value(28)\n+Enum(mips_arch_opt_value) String(r8k) Value(30)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(12000) Value(28)\n+Enum(mips_arch_opt_value) String(8000) Value(30)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(12k) Value(28)\n+Enum(mips_arch_opt_value) String(8k) Value(30)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r14000) Value(29) Canonical\n+Enum(mips_arch_opt_value) String(r10000) Value(31) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r14k) Value(29)\n+Enum(mips_arch_opt_value) String(r10k) Value(31)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(14000) Value(29)\n+Enum(mips_arch_opt_value) String(10000) Value(31)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(14k) Value(29)\n+Enum(mips_arch_opt_value) String(10k) Value(31)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r16000) Value(30) Canonical\n+Enum(mips_arch_opt_value) String(r12000) Value(32) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r16k) Value(30)\n+Enum(mips_arch_opt_value) String(r12k) Value(32)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(16000) Value(30)\n+Enum(mips_arch_opt_value) String(12000) Value(32)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(16k) Value(30)\n+Enum(mips_arch_opt_value) String(12k) Value(32)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr5000) Value(31) Canonical\n+Enum(mips_arch_opt_value) String(r14000) Value(33) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr5k) Value(31)\n+Enum(mips_arch_opt_value) String(r14k) Value(33)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5000) Value(31)\n+Enum(mips_arch_opt_value) String(14000) Value(33)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5k) Value(31)\n+Enum(mips_arch_opt_value) String(14k) Value(33)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5000) Value(31)\n+Enum(mips_arch_opt_value) String(r16000) Value(34) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5k) Value(31)\n+Enum(mips_arch_opt_value) String(r16k) Value(34)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr5400) Value(32) Canonical\n+Enum(mips_arch_opt_value) String(16000) Value(34)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5400) Value(32)\n+Enum(mips_arch_opt_value) String(16k) Value(34)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5400) Value(32)\n+Enum(mips_arch_opt_value) String(vr5000) Value(35) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(vr5500) Value(33) Canonical\n+Enum(mips_arch_opt_value) String(vr5k) Value(35)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5500) Value(33)\n+Enum(mips_arch_opt_value) String(5000) Value(35)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5500) Value(33)\n+Enum(mips_arch_opt_value) String(5k) Value(35)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(rm7000) Value(34) Canonical\n+Enum(mips_arch_opt_value) String(r5000) Value(35)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(rm7k) Value(34)\n+Enum(mips_arch_opt_value) String(r5k) Value(35)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(7000) Value(34)\n+Enum(mips_arch_opt_value) String(vr5400) Value(36) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(7k) Value(34)\n+Enum(mips_arch_opt_value) String(5400) Value(36)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r7000) Value(34)\n+Enum(mips_arch_opt_value) String(r5400) Value(36)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r7k) Value(34)\n+Enum(mips_arch_opt_value) String(vr5500) Value(37) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(rm9000) Value(35) Canonical\n+Enum(mips_arch_opt_value) String(5500) Value(37)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(rm9k) Value(35)\n+Enum(mips_arch_opt_value) String(r5500) Value(37)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(9000) Value(35)\n+Enum(mips_arch_opt_value) String(rm7000) Value(38) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(9k) Value(35)\n+Enum(mips_arch_opt_value) String(rm7k) Value(38)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r9000) Value(35)\n+Enum(mips_arch_opt_value) String(7000) Value(38)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r9k) Value(35)\n+Enum(mips_arch_opt_value) String(7k) Value(38)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4kc) Value(36) Canonical\n+Enum(mips_arch_opt_value) String(r7000) Value(38)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4kc) Value(36)\n+Enum(mips_arch_opt_value) String(r7k) Value(38)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4km) Value(37) Canonical\n+Enum(mips_arch_opt_value) String(rm9000) Value(39) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4km) Value(37)\n+Enum(mips_arch_opt_value) String(rm9k) Value(39)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4kp) Value(38) Canonical\n+Enum(mips_arch_opt_value) String(9000) Value(39)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4kp) Value(38)\n+Enum(mips_arch_opt_value) String(9k) Value(39)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4ksc) Value(39) Canonical\n+Enum(mips_arch_opt_value) String(r9000) Value(39)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4ksc) Value(39)\n+Enum(mips_arch_opt_value) String(r9k) Value(39)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(m4k) Value(40) Canonical\n+Enum(mips_arch_opt_value) String(4kc) Value(40) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(m14kc) Value(41) Canonical\n+Enum(mips_arch_opt_value) String(r4kc) Value(40)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(m14k) Value(42) Canonical\n+Enum(mips_arch_opt_value) String(4km) Value(41) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(m14ke) Value(43) Canonical\n+Enum(mips_arch_opt_value) String(r4km) Value(41)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(m14kec) Value(44) Canonical\n+Enum(mips_arch_opt_value) String(4kp) Value(42) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4kec) Value(45) Canonical\n+Enum(mips_arch_opt_value) String(r4kp) Value(42)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4kec) Value(45)\n+Enum(mips_arch_opt_value) String(4ksc) Value(43) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4kem) Value(46) Canonical\n+Enum(mips_arch_opt_value) String(r4ksc) Value(43)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4kem) Value(46)\n+Enum(mips_arch_opt_value) String(m4k) Value(44) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4kep) Value(47) Canonical\n+Enum(mips_arch_opt_value) String(m14kc) Value(45) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4kep) Value(47)\n+Enum(mips_arch_opt_value) String(m14k) Value(46) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(4ksd) Value(48) Canonical\n+Enum(mips_arch_opt_value) String(m14ke) Value(47) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r4ksd) Value(48)\n+Enum(mips_arch_opt_value) String(m14kec) Value(48) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kc) Value(49) Canonical\n+Enum(mips_arch_opt_value) String(4kec) Value(49) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kc) Value(49)\n+Enum(mips_arch_opt_value) String(r4kec) Value(49)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kf2_1) Value(50) Canonical\n+Enum(mips_arch_opt_value) String(4kem) Value(50) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kf2_1) Value(50)\n+Enum(mips_arch_opt_value) String(r4kem) Value(50)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kf) Value(51) Canonical\n+Enum(mips_arch_opt_value) String(4kep) Value(51) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kf) Value(51)\n+Enum(mips_arch_opt_value) String(r4kep) Value(51)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kf1_1) Value(52) Canonical\n+Enum(mips_arch_opt_value) String(4ksd) Value(52) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kf1_1) Value(52)\n+Enum(mips_arch_opt_value) String(r4ksd) Value(52)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kfx) Value(53) Canonical\n+Enum(mips_arch_opt_value) String(24kc) Value(53) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kfx) Value(53)\n+Enum(mips_arch_opt_value) String(r24kc) Value(53)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kx) Value(54) Canonical\n+Enum(mips_arch_opt_value) String(24kf2_1) Value(54) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kx) Value(54)\n+Enum(mips_arch_opt_value) String(r24kf2_1) Value(54)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kec) Value(55) Canonical\n+Enum(mips_arch_opt_value) String(24kf) Value(55) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kec) Value(55)\n+Enum(mips_arch_opt_value) String(r24kf) Value(55)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kef2_1) Value(56) Canonical\n+Enum(mips_arch_opt_value) String(24kf1_1) Value(56) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kef2_1) Value(56)\n+Enum(mips_arch_opt_value) String(r24kf1_1) Value(56)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kef) Value(57) Canonical\n+Enum(mips_arch_opt_value) String(24kfx) Value(57) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kef) Value(57)\n+Enum(mips_arch_opt_value) String(r24kfx) Value(57)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kef1_1) Value(58) Canonical\n+Enum(mips_arch_opt_value) String(24kx) Value(58) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kef1_1) Value(58)\n+Enum(mips_arch_opt_value) String(r24kx) Value(58)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kefx) Value(59) Canonical\n+Enum(mips_arch_opt_value) String(24kec) Value(59) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kefx) Value(59)\n+Enum(mips_arch_opt_value) String(r24kec) Value(59)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(24kex) Value(60) Canonical\n+Enum(mips_arch_opt_value) String(24kef2_1) Value(60) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r24kex) Value(60)\n+Enum(mips_arch_opt_value) String(r24kef2_1) Value(60)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kc) Value(61) Canonical\n+Enum(mips_arch_opt_value) String(24kef) Value(61) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kc) Value(61)\n+Enum(mips_arch_opt_value) String(r24kef) Value(61)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kf2_1) Value(62) Canonical\n+Enum(mips_arch_opt_value) String(24kef1_1) Value(62) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kf2_1) Value(62)\n+Enum(mips_arch_opt_value) String(r24kef1_1) Value(62)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kf) Value(63) Canonical\n+Enum(mips_arch_opt_value) String(24kefx) Value(63) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kf) Value(63)\n+Enum(mips_arch_opt_value) String(r24kefx) Value(63)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kf1_1) Value(64) Canonical\n+Enum(mips_arch_opt_value) String(24kex) Value(64) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kf1_1) Value(64)\n+Enum(mips_arch_opt_value) String(r24kex) Value(64)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kfx) Value(65) Canonical\n+Enum(mips_arch_opt_value) String(34kc) Value(65) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kfx) Value(65)\n+Enum(mips_arch_opt_value) String(r34kc) Value(65)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kx) Value(66) Canonical\n+Enum(mips_arch_opt_value) String(34kf2_1) Value(66) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kx) Value(66)\n+Enum(mips_arch_opt_value) String(r34kf2_1) Value(66)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(34kn) Value(67) Canonical\n+Enum(mips_arch_opt_value) String(34kf) Value(67) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r34kn) Value(67)\n+Enum(mips_arch_opt_value) String(r34kf) Value(67)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kc) Value(68) Canonical\n+Enum(mips_arch_opt_value) String(34kf1_1) Value(68) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kc) Value(68)\n+Enum(mips_arch_opt_value) String(r34kf1_1) Value(68)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kf2_1) Value(69) Canonical\n+Enum(mips_arch_opt_value) String(34kfx) Value(69) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kf2_1) Value(69)\n+Enum(mips_arch_opt_value) String(r34kfx) Value(69)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kf) Value(70) Canonical\n+Enum(mips_arch_opt_value) String(34kx) Value(70) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kf) Value(70)\n+Enum(mips_arch_opt_value) String(r34kx) Value(70)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kf1_1) Value(71) Canonical\n+Enum(mips_arch_opt_value) String(34kn) Value(71) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kf1_1) Value(71)\n+Enum(mips_arch_opt_value) String(r34kn) Value(71)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kfx) Value(72) Canonical\n+Enum(mips_arch_opt_value) String(74kc) Value(72) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kfx) Value(72)\n+Enum(mips_arch_opt_value) String(r74kc) Value(72)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kx) Value(73) Canonical\n+Enum(mips_arch_opt_value) String(74kf2_1) Value(73) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kx) Value(73)\n+Enum(mips_arch_opt_value) String(r74kf2_1) Value(73)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(74kf3_2) Value(74) Canonical\n+Enum(mips_arch_opt_value) String(74kf) Value(74) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r74kf3_2) Value(74)\n+Enum(mips_arch_opt_value) String(r74kf) Value(74)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(1004kc) Value(75) Canonical\n+Enum(mips_arch_opt_value) String(74kf1_1) Value(75) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r1004kc) Value(75)\n+Enum(mips_arch_opt_value) String(r74kf1_1) Value(75)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(1004kf2_1) Value(76) Canonical\n+Enum(mips_arch_opt_value) String(74kfx) Value(76) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r1004kf2_1) Value(76)\n+Enum(mips_arch_opt_value) String(r74kfx) Value(76)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(1004kf) Value(77) Canonical\n+Enum(mips_arch_opt_value) String(74kx) Value(77) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r1004kf) Value(77)\n+Enum(mips_arch_opt_value) String(r74kx) Value(77)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(1004kf1_1) Value(78) Canonical\n+Enum(mips_arch_opt_value) String(74kf3_2) Value(78) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r1004kf1_1) Value(78)\n+Enum(mips_arch_opt_value) String(r74kf3_2) Value(78)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5kc) Value(79) Canonical\n+Enum(mips_arch_opt_value) String(1004kc) Value(79) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5kc) Value(79)\n+Enum(mips_arch_opt_value) String(r1004kc) Value(79)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(5kf) Value(80) Canonical\n+Enum(mips_arch_opt_value) String(1004kf2_1) Value(80) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r5kf) Value(80)\n+Enum(mips_arch_opt_value) String(r1004kf2_1) Value(80)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(20kc) Value(81) Canonical\n+Enum(mips_arch_opt_value) String(1004kf) Value(81) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(r20kc) Value(81)\n+Enum(mips_arch_opt_value) String(r1004kf) Value(81)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(sb1) Value(82) Canonical\n+Enum(mips_arch_opt_value) String(1004kf1_1) Value(82) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(sb1a) Value(83) Canonical\n+Enum(mips_arch_opt_value) String(r1004kf1_1) Value(82)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(sr71000) Value(84) Canonical\n+Enum(mips_arch_opt_value) String(5kc) Value(83) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(sr71k) Value(84)\n+Enum(mips_arch_opt_value) String(r5kc) Value(83)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(xlr) Value(85) Canonical\n+Enum(mips_arch_opt_value) String(5kf) Value(84) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(loongson3a) Value(86) Canonical\n+Enum(mips_arch_opt_value) String(r5kf) Value(84)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(octeon) Value(87) Canonical\n+Enum(mips_arch_opt_value) String(20kc) Value(85) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(octeon+) Value(88) Canonical\n+Enum(mips_arch_opt_value) String(r20kc) Value(85)\n \n EnumValue\n-Enum(mips_arch_opt_value) String(octeon2) Value(89) Canonical\n+Enum(mips_arch_opt_value) String(sb1) Value(86) Canonical\n \n EnumValue\n-Enum(mips_arch_opt_value) String(xlp) Value(90) Canonical\n+Enum(mips_arch_opt_value) String(sb1a) Value(87) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(sr71000) Value(88) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(sr71k) Value(88)\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(xlr) Value(89) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(loongson3a) Value(90) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(octeon) Value(91) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(octeon+) Value(92) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(octeon2) Value(93) Canonical\n+\n+EnumValue\n+Enum(mips_arch_opt_value) String(xlp) Value(94) Canonical\n "}, {"sha": "e39dd4aa65800caef407b74fe4e08096064f5ec1", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -10030,8 +10030,8 @@ mips_compute_frame_info (void)\n   /* Set this function's interrupt properties.  */\n   if (mips_interrupt_type_p (TREE_TYPE (current_function_decl)))\n     {\n-      if (!ISA_MIPS32R2)\n-\terror (\"the %<interrupt%> attribute requires a MIPS32r2 processor\");\n+      if (mips_isa_rev < 2)\n+\terror (\"the %<interrupt%> attribute requires a MIPS32r2 processor or greater\");\n       else if (TARGET_HARD_FLOAT)\n \terror (\"the %<interrupt%> attribute requires %<-msoft-float%>\");\n       else if (TARGET_MIPS16)"}, {"sha": "4967299412548ea5f61dbf5f7e25e41c69bf4999", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 33, "deletions": 2, "changes": 35, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -208,8 +208,12 @@ struct mips_cpu_info {\n #define ISA_MIPS4\t\t    (mips_isa == 4)\n #define ISA_MIPS32\t\t    (mips_isa == 32)\n #define ISA_MIPS32R2\t\t    (mips_isa == 33)\n+#define ISA_MIPS32R3\t\t    (mips_isa == 34)\n+#define ISA_MIPS32R5\t\t    (mips_isa == 36)\n #define ISA_MIPS64                  (mips_isa == 64)\n #define ISA_MIPS64R2\t\t    (mips_isa == 65)\n+#define ISA_MIPS64R3\t\t    (mips_isa == 66)\n+#define ISA_MIPS64R5\t\t    (mips_isa == 68)\n \n /* Architecture target defines.  */\n #define TARGET_LOONGSON_2E          (mips_arch == PROCESSOR_LOONGSON_2E)\n@@ -448,6 +452,16 @@ struct mips_cpu_info {\n \t  builtin_define (\"__mips=32\");\t\t\t\t\t\\\n \t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS32\");\t\t\\\n \t}\t\t\t\t\t\t\t\t\\\n+      else if (ISA_MIPS32R3)\t\t\t\t\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t  builtin_define (\"__mips=32\");\t\t\t\t\t\\\n+\t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS32\");\t\t\\\n+\t}\t\t\t\t\t\t\t\t\\\n+      else if (ISA_MIPS32R5)\t\t\t\t\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t  builtin_define (\"__mips=32\");\t\t\t\t\t\\\n+\t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS32\");\t\t\\\n+\t}\t\t\t\t\t\t\t\t\\\n       else if (ISA_MIPS64)\t\t\t\t\t\t\\\n \t{\t\t\t\t\t\t\t\t\\\n \t  builtin_define (\"__mips=64\");\t\t\t\t\t\\\n@@ -458,6 +472,16 @@ struct mips_cpu_info {\n \t  builtin_define (\"__mips=64\");\t\t\t\t\t\\\n \t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS64\");\t\t\\\n \t}\t\t\t\t\t\t\t\t\\\n+      else if (ISA_MIPS64R3)\t\t\t\t\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t  builtin_define (\"__mips=64\");\t\t\t\t\t\\\n+\t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS64\");\t\t\\\n+\t}\t\t\t\t\t\t\t\t\\\n+      else if (ISA_MIPS64R5)\t\t\t\t\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t  builtin_define (\"__mips=64\");\t\t\t\t\t\\\n+\t  builtin_define (\"_MIPS_ISA=_MIPS_ISA_MIPS64\");\t\t\\\n+\t}\t\t\t\t\t\t\t\t\\\n       if (mips_isa_rev > 0)\t\t\t\t\t\t\\\n \tbuiltin_define_with_int_value (\"__mips_isa_rev\",\t\t\\\n \t\t\t\t       mips_isa_rev);\t\t\t\\\n@@ -699,9 +723,13 @@ struct mips_cpu_info {\n      %{march=mips32|march=4kc|march=4km|march=4kp|march=4ksc:-mips32} \\\n      %{march=mips32r2|march=m4k|march=4ke*|march=4ksd|march=24k* \\\n        |march=34k*|march=74k*|march=m14k*|march=1004k*: -mips32r2} \\\n+     %{march=mips32r3: -mips32r3} \\\n+     %{march=mips32r5: -mips32r5} \\\n      %{march=mips64|march=5k*|march=20k*|march=sb1*|march=sr71000 \\\n        |march=xlr: -mips64} \\\n      %{march=mips64r2|march=loongson3a|march=octeon|march=xlp: -mips64r2} \\\n+     %{march=mips64r3: -mips64r3} \\\n+     %{march=mips64r5: -mips64r5} \\\n      %{!march=*: -\" MULTILIB_ISA_DEFAULT \"}}\"\n \n /* A spec that infers a -mhard-float or -msoft-float setting from an\n@@ -724,7 +752,8 @@ struct mips_cpu_info {\n /* Infer a -msynci setting from a -mips argument, on the assumption that\n    -msynci is desired where possible.  */\n #define MIPS_ISA_SYNCI_SPEC \\\n-  \"%{msynci|mno-synci:;:%{mips32r2|mips64r2:-msynci;:-mno-synci}}\"\n+  \"%{msynci|mno-synci:;:%{mips32r2|mips32r3|mips32r5|mips64r2|mips64r3 \\\n+                          |mips64r5:-msynci;:-mno-synci}}\"\n \n #if (MIPS_ABI_DEFAULT == ABI_O64 \\\n      || MIPS_ABI_DEFAULT == ABI_N32 \\\n@@ -800,7 +829,9 @@ struct mips_cpu_info {\n #define ISA_HAS_64BIT_REGS\t(ISA_MIPS3\t\t\t\t\\\n \t\t\t\t || ISA_MIPS4\t\t\t\t\\\n \t\t\t\t || ISA_MIPS64\t\t\t\t\\\n-\t\t\t\t || ISA_MIPS64R2)\n+\t\t\t\t || ISA_MIPS64R2\t\t\t\\\n+\t\t\t\t || ISA_MIPS64R3\t\t\t\\\n+\t\t\t\t || ISA_MIPS64R5)\n \n /* ISA has branch likely instructions (e.g. mips2).  */\n /* Disable branchlikely for tx39 until compare rewrite.  They haven't"}, {"sha": "8fffdf8f6aa2a6d2f7d963f9ac3f56255a8e396f", "filename": "gcc/config/mips/t-isa3264", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-isa3264", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-isa3264", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Ft-isa3264?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -30,4 +30,4 @@ else\n MULTILIB_EXCLUSIONS = !mips32r2/mfp64\n endif\n endif\n-MULTILIB_MATCHES = EL=mel EB=meb\n+MULTILIB_MATCHES = EL=mel EB=meb mips32r2=mips32r3 mips32r2=mips32r5 mips64r2=mips64r3 mips64r2=mips64r5"}, {"sha": "cd0a9673bb86e65829cb42675c1987a10264d230", "filename": "gcc/config/mips/t-mti-elf", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-mti-elf", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-mti-elf", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Ft-mti-elf?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -21,7 +21,7 @@\n \n MULTILIB_OPTIONS = mips32/mips64/mips64r2 mips16/mmicromips mabi=64 EL msoft-float/mfp64 mnan=2008\n MULTILIB_DIRNAMES = mips32 mips64 mips64r2 mips16 micromips 64 el sof fp64 nan2008\n-MULTILIB_MATCHES = EL=mel EB=meb\n+MULTILIB_MATCHES = EL=mel EB=meb mips32r2=mips32r3 mips32r2=mips32r5 mips64r2=mips64r3 mips64r2=mips64r5\n \n # The 64 bit ABI is not supported on the mips32 architecture.\n MULTILIB_EXCEPTIONS += *mips32*/*mabi=64*"}, {"sha": "cd0a9673bb86e65829cb42675c1987a10264d230", "filename": "gcc/config/mips/t-mti-linux", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-mti-linux", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-mti-linux", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Ft-mti-linux?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -21,7 +21,7 @@\n \n MULTILIB_OPTIONS = mips32/mips64/mips64r2 mips16/mmicromips mabi=64 EL msoft-float/mfp64 mnan=2008\n MULTILIB_DIRNAMES = mips32 mips64 mips64r2 mips16 micromips 64 el sof fp64 nan2008\n-MULTILIB_MATCHES = EL=mel EB=meb\n+MULTILIB_MATCHES = EL=mel EB=meb mips32r2=mips32r3 mips32r2=mips32r5 mips64r2=mips64r3 mips64r2=mips64r5\n \n # The 64 bit ABI is not supported on the mips32 architecture.\n MULTILIB_EXCEPTIONS += *mips32*/*mabi=64*"}, {"sha": "c04b5f3473dcd78d009a1e42e42a175d07094e54", "filename": "gcc/config/mips/t-sde", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-sde", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-sde", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Ft-sde?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -18,7 +18,7 @@\n \n MULTILIB_OPTIONS = EL/EB mips32/mips32r2/mips64/mips64r2 mips16/mmicromips msoft-float/mfp64 mcode-readable=no\n MULTILIB_DIRNAMES = el eb mips32 mips32r2 mips64 mips64r2 mips16 micromips sof f64 spram\n-MULTILIB_MATCHES = EL=mel EB=meb\n+MULTILIB_MATCHES = EL=mel EB=meb mips32r2=mips32r3 mips32r2=mips32r5 mips64r2=mips64r3 mips64r2=mips64r5\n \n # The -mfp64 option is only valid in conjunction with -mips32r2.\n ifneq ($(filter MIPS_ISA_DEFAULT=33,$(tm_defines)),)"}, {"sha": "2c1dea804fe17cacae32720ae337c2b8a1684f2a", "filename": "gcc/config/mips/t-sdemtk", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-sdemtk", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fconfig%2Fmips%2Ft-sdemtk", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Ft-sdemtk?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -21,6 +21,7 @@\n \n MULTILIB_OPTIONS = EL/EB mips32/mips32r2/mips64/mips64r2 mips16 msoft-float/mno-float/mfp64\n MULTILIB_DIRNAMES = el eb mips32 mips32r2 mips64 mips64r2 mips16 sof nof f64\n+MULTILIB_MATCHES = mips32r2=mips32r3 mips32r2=mips32r5 mips64r2=mips64r3 mips64r2=mips64r5\n \n # Remove stdarg.h and stddef.h from USER_H.\n USER_H = $(srcdir)/ginclude/float.h \\"}, {"sha": "6db0d5587e740eb1602a50d44d30a1b24114a68b", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 20, "deletions": 7, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2b3bd04055774268843ff094d5995e31ac52afa0/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=2b3bd04055774268843ff094d5995e31ac52afa0", "patch": "@@ -771,8 +771,8 @@ Objective-C and Objective-C++ Dialects}.\n \n @emph{MIPS Options}\n @gccoptlist{-EL  -EB  -march=@var{arch}  -mtune=@var{arch} @gol\n--mips1  -mips2  -mips3  -mips4  -mips32  -mips32r2 @gol\n--mips64  -mips64r2 @gol\n+-mips1  -mips2  -mips3  -mips4  -mips32  -mips32r2  -mips32r3  -mips32r5 @gol\n+-mips64  -mips64r2  -mips64r3  -mips64r5 @gol\n -mips16  -mno-mips16  -mflip-mips16 @gol\n -minterlink-compressed -mno-interlink-compressed @gol\n -minterlink-mips16  -mno-interlink-mips16 @gol\n@@ -17158,7 +17158,8 @@ Generate code that runs on @var{arch}, which can be the name of a\n generic MIPS ISA, or the name of a particular processor.\n The ISA names are:\n @samp{mips1}, @samp{mips2}, @samp{mips3}, @samp{mips4},\n-@samp{mips32}, @samp{mips32r2}, @samp{mips64} and @samp{mips64r2}.\n+@samp{mips32}, @samp{mips32r2}, @samp{mips32r3}, @samp{mips32r5}, \n+@samp{mips64}, @samp{mips64r2}, @samp{mips64r3} and @samp{mips64r5}.\n The processor names are:\n @samp{4kc}, @samp{4km}, @samp{4kp}, @samp{4ksc},\n @samp{4kec}, @samp{4kem}, @samp{4kep}, @samp{4ksd},\n@@ -17256,9 +17257,13 @@ Equivalent to @option{-march=mips4}.\n @opindex mips32\n Equivalent to @option{-march=mips32}.\n \n-@item -mips32r2\n-@opindex mips32r2\n-Equivalent to @option{-march=mips32r2}.\n+@item -mips32r3\n+@opindex mips32r3\n+Equivalent to @option{-march=mips32r3}.\n+\n+@item -mips32r5\n+@opindex mips32r5\n+Equivalent to @option{-march=mips32r5}.\n \n @item -mips64\n @opindex mips64\n@@ -17268,6 +17273,14 @@ Equivalent to @option{-march=mips64}.\n @opindex mips64r2\n Equivalent to @option{-march=mips64r2}.\n \n+@item -mips64r3\n+@opindex mips64r3\n+Equivalent to @option{-march=mips64r3}.\n+\n+@item -mips64r5\n+@opindex mips64r5\n+Equivalent to @option{-march=mips64r5}.\n+\n @item -mips16\n @itemx -mno-mips16\n @opindex mips16\n@@ -17328,7 +17341,7 @@ GCC supports a variant of the o32 ABI in which floating-point registers\n are 64 rather than 32 bits wide.  You can select this combination with\n @option{-mabi=32} @option{-mfp64}.  This ABI relies on the @code{mthc1}\n and @code{mfhc1} instructions and is therefore only supported for\n-MIPS32R2 processors.\n+MIPS32R2, MIPS32R3 and MIPS32R5 processors.\n \n The register assignments for arguments and return values remain the\n same, but each scalar value is passed in a single 64-bit register"}]}