

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Sun Jul 31 13:36:10 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.775|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|   55|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |   53|   53|         3|          1|          1|    52|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     60|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     104|     18|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      16|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     120|    135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |DNN_wlo_hptosp_16cux_U411  |DNN_wlo_hptosp_16cux  |        0|      0|  52|   9|    0|
    |DNN_wlo_hptosp_16cux_U412  |DNN_wlo_hptosp_16cux  |        0|      0|  52|   9|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |Total                      |                      |        0|      0| 104|  18|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln542_fu_125_p2        |     +    |      0|  0|  15|           7|           6|
    |i_fu_110_p2                |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln537_fu_104_p2       |   icmp   |      0|  0|  11|           6|           5|
    |tmp_last_V_fu_136_p2       |   icmp   |      0|  0|  11|           6|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  60|          30|          22|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_85               |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |i_0_reg_85                        |  6|   0|    6|          0|
    |icmp_ln537_reg_159                |  1|   0|    1|          0|
    |icmp_ln537_reg_159_pp0_iter1_reg  |  1|   0|    1|          0|
    |tmp_last_V_reg_178                |  1|   0|    1|          0|
    |tmp_last_V_reg_178_pp0_iter1_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 16|   0|   16|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start        |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready        | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_address0   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce0        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q0         |  in |   16|  ap_memory |         y_L3         |     array    |
|y_L3_address1   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce1        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q1         |  in |   16|  ap_memory |         y_L3         |     array    |
|DNN_out_TDATA   | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY  |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID  | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

