\hypertarget{group___core_debug___peripheral}{}\section{Core\+Debug}
\label{group___core_debug___peripheral}\index{Core\+Debug@{Core\+Debug}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___core_debug___register___accessor___macros}{Core\+Debug -\/ Register accessor macros}
\item 
\hyperlink{group___core_debug___register___masks}{Core\+Debug Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E\+D\+F0u)
\item 
\#define \hyperlink{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{}\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!Core\+Debug@{Core\+Debug}}
\subsubsection[{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf Core\+Debug\+\_\+\+Mem\+Map\+Ptr})0x\+E000\+E\+D\+F0u)}\label{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}
Peripheral Core\+Debug base pointer \hypertarget{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}{}\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!Core\+Debug@{Core\+Debug}}
\subsubsection[{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}
Array initializer of Core\+Debug peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{}\index{Core\+Debug@{Core\+Debug}!Core\+Debug\+\_\+\+Mem\+Map\+Ptr@{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}
\index{Core\+Debug\+\_\+\+Mem\+Map\+Ptr@{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}!Core\+Debug@{Core\+Debug}}
\subsubsection[{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf Core\+Debug\+\_\+\+Mem\+Map}$\ast$ {\bf Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}\label{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}
Core\+Debug -\/ Peripheral register structure 