{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636137964334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636137964344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 05 14:46:04 2021 " "Processing started: Fri Nov 05 14:46:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636137964344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137964344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137964344 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testRom.qip " "Tcl Script File //eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testRom.qip\" " "set_global_assignment -name QIP_FILE \"//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testRom.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1636137964509 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1636137964509 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testrom2.qip " "Tcl Script File //eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testrom2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testrom2.qip\" " "set_global_assignment -name QIP_FILE \"//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/testrom2.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1636137964509 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1636137964509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636137965090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636137965090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971222 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971222 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment " "Found entity 3: seven_segment" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971222 ""} { "Info" "ISGN_ENTITY_NAME" "4 segments " "Found entity 4: segments" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137971222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137971244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myRom " "Found entity 1: myRom" {  } { { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137971252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom2.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myRom2 " "Found entity 1: myRom2" {  } { { "myRom2.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137971260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137971260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636137971783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:inst " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:inst\"" {  } { { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "inst" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 368 504 672 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137971889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 lab9.v(21) " "Verilog HDL assignment warning at lab9.v(21): truncated value with size 32 to match size of target (31)" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636137971889 "|lab9|timer_module:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:inst10 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:inst10\"" {  } { { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "inst10" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 824 976 592 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137971989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRom myRom:inst7 " "Elaborating entity \"myRom\" for hierarchy \"myRom:inst7\"" {  } { { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "inst7" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 296 512 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137972119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myRom:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myRom:inst7\|altsyncram:altsyncram_component\"" {  } { { "myRom.v" "altsyncram_component" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137972199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myRom:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myRom:inst7\|altsyncram:altsyncram_component\"" {  } { { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137972219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myRom:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"myRom:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9.hex " "Parameter \"init_file\" = \"lab9.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636137972219 ""}  } { { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636137972219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_msf1.tdf 1 1 " "Using design file db/altsyncram_msf1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "altsyncram_msf1.tdf" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636137972286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636137972286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137972292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"counter:inst1\"" {  } { { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "inst1" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 352 816 992 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137972355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab9.v(36) " "Verilog HDL assignment warning at lab9.v(36): truncated value with size 32 to match size of target (8)" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636137972355 "|lab9|counter:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab9.v(42) " "Verilog HDL assignment warning at lab9.v(42): truncated value with size 32 to match size of target (8)" {  } { { "lab9.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636137972355 "|lab9|counter:inst1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[4\] " "Synthesized away node \"myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[4\]\"" {  } { { "altsyncram_msf1.tdf" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/db/altsyncram_msf1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } } { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 296 512 640 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636137973092 "|lab9|myRom:inst7|altsyncram:altsyncram_component|altsyncram_msf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[5\] " "Synthesized away node \"myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[5\]\"" {  } { { "altsyncram_msf1.tdf" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/db/altsyncram_msf1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } } { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 296 512 640 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636137973092 "|lab9|myRom:inst7|altsyncram:altsyncram_component|altsyncram_msf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[6\] " "Synthesized away node \"myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[6\]\"" {  } { { "altsyncram_msf1.tdf" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/db/altsyncram_msf1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } } { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 296 512 640 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636137973092 "|lab9|myRom:inst7|altsyncram:altsyncram_component|altsyncram_msf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[7\] " "Synthesized away node \"myRom:inst7\|altsyncram:altsyncram_component\|altsyncram_msf1:auto_generated\|q_a\[7\]\"" {  } { { "altsyncram_msf1.tdf" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/db/altsyncram_msf1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myRom.v" "" { Text "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/myRom.v" 81 0 0 } } { "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" "" { Schematic "//eng-print.eng.famu.fsu.edu/kouchke/My Documents/Desktop/lab9/lab9.bdf" { { 512 296 512 640 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1636137973092 "|lab9|myRom:inst7|altsyncram:altsyncram_component|altsyncram_msf1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1636137973092 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1636137973092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636137973509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636137974673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636137974673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636137975285 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636137975285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636137975285 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636137975285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636137975285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636137975481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 05 14:46:15 2021 " "Processing ended: Fri Nov 05 14:46:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636137975481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636137975481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636137975481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636137975481 ""}
