{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543961218758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543961218773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 18:06:58 2018 " "Processing started: Tue Dec 04 18:06:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543961218773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961218773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961218773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543961219382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543961219382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titanic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file titanic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Titanic2-BEHAVIOUR " "Found design unit 1: Titanic2-BEHAVIOUR" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Titanic2 " "Found entity 1: Titanic2" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL16-CONTROL16_BH " "Found design unit 1: CONTROL16-CONTROL16_BH" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL16 " "Found entity 1: CONTROL16" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4op-implements " "Found design unit 1: multiplexer_4op-implements" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4op " "Found entity 1: multiplexer_4op" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplexer_4op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_5pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_5pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_5pos-implements " "Found design unit 1: Multiplexer_5pos-implements" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5pos " "Found entity 1: Multiplexer_5pos" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Multiplexer_5pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-implements " "Found design unit 1: Qand-implements" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qand " "Found entity 1: Qand" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qor-implements " "Found design unit 1: Qor-implements" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qor " "Found entity 1: Qor" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qxor-implements " "Found design unit 1: Qxor-implements" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qxor " "Found entity 1: Qxor" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Qxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_2bits-implements " "Found design unit 1: Shift_2bits-implements" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_2bits " "Found entity 1: Shift_2bits" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Shift_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA16BITS-adder_bh " "Found design unit 1: SOMA16BITS-adder_bh" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA16BITS " "Found entity 1: SOMA16BITS" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SOMA16BITS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-implements " "Found design unit 1: Ula-implements" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-adder_bh " "Found design unit 1: PC-adder_bh" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brancheq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brancheq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchEq-adder_bh " "Found design unit 1: BranchEq-adder_bh" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchEq " "Found entity 1: BranchEq" {  } { { "BranchEq.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/BranchEq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-implements " "Found design unit 1: mux1-implements" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-implements " "Found design unit 1: extensor-implements" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_1-implements " "Found design unit 1: AND_1-implements" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_1 " "Found entity 1: AND_1" {  } { { "AND_1.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/AND_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-implements " "Found design unit 1: zero-implements" {  } { { "zero.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/zero.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplica-implements " "Found design unit 1: multiplica-implements" {  } { { "multiplica.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplica.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplica " "Found entity 1: multiplica" {  } { { "multiplica.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/multiplica.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocamento2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocamento2bits-implements " "Found design unit 1: deslocamento2bits-implements" {  } { { "deslocamento2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/deslocamento2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocamento2bits " "Found entity 1: deslocamento2bits" {  } { { "deslocamento2bits.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/deslocamento2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543961233671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Titanic2 " "Elaborating entity \"Titanic2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543961233812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC0 " "Elaborating entity \"PC\" for hierarchy \"PC:PC0\"" {  } { { "Titanic2.vhd" "PC0" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA16BITS SOMA16BITS:SUM0 " "Elaborating entity \"SOMA16BITS\" for hierarchy \"SOMA16BITS:SUM0\"" {  } { { "Titanic2.vhd" "SUM0" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM16 ROM16:MEMORIA_DE_INSTRUCOES " "Elaborating entity \"ROM16\" for hierarchy \"ROM16:MEMORIA_DE_INSTRUCOES\"" {  } { { "Titanic2.vhd" "MEMORIA_DE_INSTRUCOES" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL16 CONTROL16:UNIDADE_DE_CONTROLE " "Elaborating entity \"CONTROL16\" for hierarchy \"CONTROL16:UNIDADE_DE_CONTROLE\"" {  } { { "Titanic2.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DesvioCondicional CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"DesvioCondicional\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemParaReg CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"MemParaReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_opcode CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"ula_opcode\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EscReg CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"EscReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_or_write CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"read_or_write\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaFont CONTROL16.vhd(26) " "VHDL Process Statement warning at CONTROL16.vhd(26): inferring latch(es) for signal or variable \"ulaFont\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFont CONTROL16.vhd(26) " "Inferred latch for \"ulaFont\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_or_write CONTROL16.vhd(26) " "Inferred latch for \"read_or_write\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscReg CONTROL16.vhd(26) " "Inferred latch for \"EscReg\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[0\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[0\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[1\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[1\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[2\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[2\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[3\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[3\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[4\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[4\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[5\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[5\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[6\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[6\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_opcode\[7\] CONTROL16.vhd(26) " "Inferred latch for \"ula_opcode\[7\]\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemParaReg CONTROL16.vhd(26) " "Inferred latch for \"MemParaReg\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesvioCondicional CONTROL16.vhd(26) " "Inferred latch for \"DesvioCondicional\" at CONTROL16.vhd(26)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/CONTROL16.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 "|CONTROL16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGBANK16 REGBANK16:BANCO_DE_REGISTRADORES " "Elaborating entity \"REGBANK16\" for hierarchy \"REGBANK16:BANCO_DE_REGISTRADORES\"" {  } { { "Titanic2.vhd" "BANCO_DE_REGISTRADORES" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233859 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[15\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[15\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "REGBANK16.vhd(28) " "Constant driver at REGBANK16.vhd(28)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 28 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[14\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[14\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[13\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[13\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[12\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[12\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[11\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[11\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[10\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[10\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[9\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[9\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[8\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[8\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[7\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[7\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[6\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[6\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[5\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[5\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[4\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[4\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[3\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[3\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[2\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[2\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[1\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[1\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[1\]\[0\] REGBANK16.vhd(35) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[1\]\[0\]\" at REGBANK16.vhd(35)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[0\]\[15\] REGBANK16.vhd(34) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[0\]\[15\]\" at REGBANK16.vhd(34)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 34 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ARRAYREG\[0\]\[14\] REGBANK16.vhd(34) " "Can't resolve multiple constant drivers for net \"ARRAYREG\[0\]\[14\]\" at REGBANK16.vhd(34)" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 34 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961233874 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "REGBANK16:BANCO_DE_REGISTRADORES " "Can't elaborate user hierarchy \"REGBANK16:BANCO_DE_REGISTRADORES\"" {  } { { "Titanic2.vhd" "BANCO_DE_REGISTRADORES" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 235 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543961233890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543961234109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 18:07:14 2018 " "Processing ended: Tue Dec 04 18:07:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543961234109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543961234109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543961234109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543961234109 ""}
