Time resolution is 1 ps
Starting SDRAM Controller Testbench
T=0 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=0 REQ=0 RD_VALID=1 RD_DATA=zzzz
T=5000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
[Test] WRITE Burst
T=15000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=0 REQ=1 RD_VALID=0 RD_DATA=0000
T=25000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
Stopped at time : 85 ns : File "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_cmd_sequencer.sv" Line 139
T=85000 | CMD=0011 ADDR=00a1 BA=10 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
T=95000 | CMD=0100 ADDR=0046 BA=10 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
T=105000 | CMD=0010 ADDR=0400 BA=00 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
T=115000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=0 REQ=0 RD_VALID=0 RD_DATA=0000
[Test] READ Burst
T=155000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=1 RD_VALID=1 RD_DATA=0000
T=165000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=0 RD_DATA=7b0d
T=175000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=0 RD_DATA=998d
T=185000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=0 RD_DATA=8465
T=195000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=0 RD_DATA=5212
T=205000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=0 RD_DATA=e301
T=215000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=cd0d
T=225000 | CMD=0011 ADDR=00a1 BA=10 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=zzzz
T=235000 | CMD=0101 ADDR=0046 BA=10 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=zzzz
T=245000 | CMD=0010 ADDR=0400 BA=00 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=zzzz
T=255000 | CMD=0111 ADDR=0000 BA=00 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=zzzz
T=265000 | CMD=0011 ADDR=00a1 BA=10 A10=0 RW=1 REQ=0 RD_VALID=1 RD_DATA=zzzz
Test complete.
$stop called at time : 275 ns : File "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_controller_tb.sv" Line 168
