$date
	Wed Feb 10 18:52:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module cache1 $end
$var wire 8 ! addr [7:0] $end
$var wire 1 " clk $end
$var wire 8 # out [7:0] $end
$var wire 8 $ ram_out [7:0] $end
$var wire 1 % rst $end
$var integer 32 & i [31:0] $end
$var reg 3 ' index [2:0] $end
$var reg 8 ( op [7:0] $end
$var reg 8 ) ram_out_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
b1000 &
1%
bx $
bx #
1"
bx !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
1"
#25000
0"
#30000
1"
#35000
0"
#40000
1"
#45000
0"
#50000
b10 (
b10 #
b10 )
b10 '
1"
b10 !
b10 $
0%
#55000
0"
#60000
1"
#65000
0"
#70000
b11 (
b11 #
b11 )
b11 '
1"
b11 !
b11 $
#75000
0"
#80000
1"
#85000
0"
#90000
b100 (
b100 #
b100 )
b100 '
1"
b100 !
b100 $
#95000
0"
#100000
1"
#105000
0"
#110000
b11 (
b11 #
b11 )
b11 '
1"
b11 !
b11 $
#115000
0"
#120000
1"
#125000
0"
#130000
1"
#135000
0"
#140000
1"
#145000
0"
#150000
1"
#155000
0"
#160000
1"
#165000
0"
#170000
1"
