{"top":"global.TestClockROM",
"namespaces":{
  "global":{
    "modules":{
      "ROM":{
        "type":["Record",[
          ["RADDR",["Array",8,"BitIn"]],
          ["RDATA",["Array",8,"Bit"]],
          ["RCLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          }
        },
        "connections":[
          ["self.RDATA","const_0_8.out"]
        ]
      },
      "TestClockROM":{
        "type":["Record",[
          ["ADDR",["Array",8,"BitIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "TestClockROM_comb_inst0":{
            "modref":"global.TestClockROM_comb"
          }
        },
        "connections":[
          ["self.ADDR","TestClockROM_comb_inst0.ADDR"],
          ["self.O","TestClockROM_comb_inst0.O"],
          ["self.RCLK","TestClockROM_comb_inst0.RCLK"]
        ]
      },
      "TestClockROM_comb":{
        "type":["Record",[
          ["ADDR",["Array",8,"BitIn"]],
          ["RCLK",["Named","coreir.clkIn"]],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "ROM_inst0":{
            "modref":"global.ROM"
          }
        },
        "connections":[
          ["self.ADDR","ROM_inst0.RADDR"],
          ["self.RCLK","ROM_inst0.RCLK"],
          ["self.O","ROM_inst0.RDATA"]
        ]
      }
    }
  }
}
}
