

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               7c4a3ed042005fa8e81d1f6969bd1f30  /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_l2wb_pct/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe6c6601f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe6c660114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:42) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:60) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:645) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:646) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1226, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1060) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1477) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1478) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1226, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1604) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1616) add.s32 %r1244, %r1244, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1618) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1620) ld.param.u64 %rd23, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1622) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2818 (main.1.sm_70.ptx:1678) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1628) @%p29 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2818 (main.1.sm_70.ptx:1678) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27d0 (main.1.sm_70.ptx:1656) @%p30 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (main.1.sm_70.ptx:1665) mov.u64 %rd24, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1525374
gpu_sim_insn = 276734984
gpu_ipc =     181.4211
gpu_tot_sim_cycle = 1525374
gpu_tot_sim_insn = 276734984
gpu_tot_ipc =     181.4211
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4982% 
gpu_tot_occupancy = 12.4982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       2.5141
partiton_level_parallism_util_total  =       2.5141
L2_BW  =       0.3465 GB/Sec
L2_BW_total  =       0.3465 GB/Sec
gpu_total_sim_rate=62880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267322, 267319, 267319, 267319, 267319, 267319, 267319, 267319, 
gpgpu_n_tot_thrd_icount = 276880768
gpgpu_n_tot_w_icount = 8652524
gpgpu_n_stall_shd_mem = 741148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 10244
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18504	W0_Idle:36686	W0_Scoreboard:15712026	W1:12	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550112
single_issue_nums: WS0:2138564	WS1:2138552	WS2:2138552	WS3:2138552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 387072 {8:2304,40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 946 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 335 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 16 
mrq_lat_table:139 	68 	66 	455 	18 	191 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6752 	5411 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	885 	118 	345 	3643 	3506 	4774 	1168 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5002 	2183 	2665 	2561 	1753 	367 	59 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518389   1517289         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1518419   1517320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1518676   1517580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1518702   1517609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1518614   1517514         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1518644   1517545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1518557   1517457         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1518582   1517485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1518498   1517398         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1518525   1517426         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1518267   1517167         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1518293   1517196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1518321   1517221         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1518348   1517249         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518436   1517336         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518461   1517365         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517839   1516739         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517869   1516769         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1518127   1517032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1518152   1517060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1518064   1516964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1518094   1516995         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1518007   1516907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1518032   1516932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1517948   1516848         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1517975   1516875         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1517717   1516617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1517743   1516643         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517771   1516671         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517798   1516698         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517886   1516786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517912   1516815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  6.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.500000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  7.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  9.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 960/128 = 7.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        48        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        40        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        40        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        40        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        24        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1792
min_bank_accesses = 0!
chip skew: 64/48 = 1.33
average mf latency per bank:
dram[0]:       5263      3140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1705      3113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1499      3139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1744      2684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1788      2270    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1817      2307    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1836      2285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1815      2274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1851      2283    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2020      2251    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2377      2304    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2319      2241    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2997      2025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3066      1778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3011      1810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2992      1785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       2712      1808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       3157      1789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       3277      1818    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       3236      1825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       3260      1878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       2801      1918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2568      1915    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2586      1888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2599      1904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2452      1884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2451      1911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       3065      1880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       3090      1904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       3055      1873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       3087      1724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       3089      1396    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        900       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        920       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        926       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        929       920         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        932       932         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        935       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        938       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        940       893         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        942       890         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        944       910         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        946       894         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        932       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        922       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        925       901         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        922       904         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        925       907         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        926       910         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        905       913         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        907       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        910       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        913       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        916       915         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        919       918         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        922       921         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        924       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        926       922         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        903       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        906       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        909       891         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        912       893         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=233 dram_eff=0.3433
bk0: 8a 1145257i bk1: 8a 1145310i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151042
Bank_Level_Parallism_Col = 1.090395
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.706215
GrpLevelPara = 1.090395 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 1145186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000390264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145294 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=232 dram_eff=0.3448
bk0: 8a 1145257i bk1: 8a 1145311i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151832
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.704545
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 12 
Idle = 1145187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145294 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.023810 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000390264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=233 dram_eff=0.3433
bk0: 8a 1145257i bk1: 8a 1145310i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151042
Bank_Level_Parallism_Col = 1.090395
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.706215
GrpLevelPara = 1.090395 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 1145186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000392883
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145296 n_act=4 n_pre=2 n_ref_event=0 n_req=31 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=6.635e-05
n_activity=223 dram_eff=0.3408
bk0: 8a 1145270i bk1: 8a 1145304i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.170330
Bank_Level_Parallism_Col = 1.107784
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.688623
GrpLevelPara = 1.107784 

BW Util details:
bwutil = 0.000066 
total_CMD = 1145378 
util_bw = 76 
Wasted_Col = 94 
Wasted_Row = 12 
Idle = 1145196 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145296 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 31 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000384153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=233 dram_eff=0.3433
bk0: 8a 1145270i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151042
Bank_Level_Parallism_Col = 1.090395
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.706215
GrpLevelPara = 1.090395 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 1145186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000390264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145294 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=232 dram_eff=0.3448
bk0: 8a 1145270i bk1: 8a 1145298i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151832
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.704545
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 12 
Idle = 1145187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145294 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.023810 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000390264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=233 dram_eff=0.3433
bk0: 8a 1145270i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151042
Bank_Level_Parallism_Col = 1.090395
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.706215
GrpLevelPara = 1.090395 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 1145186 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000392883
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=235 dram_eff=0.3404
bk0: 8a 1145271i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.164021
Bank_Level_Parallism_Col = 1.103448
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.701149
GrpLevelPara = 1.103448 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 97 
Wasted_Row = 12 
Idle = 1145189 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000365818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145292 n_act=4 n_pre=2 n_ref_event=0 n_req=32 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=6.985e-05
n_activity=237 dram_eff=0.3376
bk0: 8a 1145271i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.151832
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.704545
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.000070 
total_CMD = 1145378 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 12 
Idle = 1145187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145292 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 32 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 80 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000364072
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145298 n_act=4 n_pre=2 n_ref_event=0 n_req=31 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=6.635e-05
n_activity=228 dram_eff=0.3333
bk0: 8a 1145278i bk1: 8a 1145298i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.159341
Bank_Level_Parallism_Col = 1.095808
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.688623
GrpLevelPara = 1.095808 

BW Util details:
bwutil = 0.000066 
total_CMD = 1145378 
util_bw = 76 
Wasted_Col = 94 
Wasted_Row = 12 
Idle = 1145196 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 31 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.025000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000364072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=217 dram_eff=0.3318
bk0: 8a 1145284i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.164773
Bank_Level_Parallism_Col = 1.099379
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.677019
GrpLevelPara = 1.099379 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 92 
Wasted_Row = 12 
Idle = 1145202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000364072
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=219 dram_eff=0.3288
bk0: 8a 1145285i bk1: 8a 1145297i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.179191
Bank_Level_Parallism_Col = 1.113924
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.670886
GrpLevelPara = 1.113924 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 89 
Wasted_Row = 12 
Idle = 1145205 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000311688
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145304 n_act=4 n_pre=2 n_ref_event=0 n_req=29 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=5.937e-05
n_activity=213 dram_eff=0.3192
bk0: 8a 1145298i bk1: 8a 1145291i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.173653
Bank_Level_Parallism_Col = 1.105263
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.657895
GrpLevelPara = 1.105263 

BW Util details:
bwutil = 0.000059 
total_CMD = 1145378 
util_bw = 68 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 1145211 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145304 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 29 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000271526
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145302 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=220 dram_eff=0.3273
bk0: 8a 1145298i bk1: 8a 1145285i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.100629
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.672956
GrpLevelPara = 1.100629 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 90 
Wasted_Row = 12 
Idle = 1145204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145302 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.026316 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000279384
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000278511
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=219 dram_eff=0.3288
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.179191
Bank_Level_Parallism_Col = 1.113924
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.670886
GrpLevelPara = 1.113924 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 89 
Wasted_Row = 12 
Idle = 1145205 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000276765
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145304 n_act=4 n_pre=2 n_ref_event=0 n_req=29 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=5.937e-05
n_activity=213 dram_eff=0.3192
bk0: 8a 1145305i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.173653
Bank_Level_Parallism_Col = 1.105263
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.657895
GrpLevelPara = 1.105263 

BW Util details:
bwutil = 0.000059 
total_CMD = 1145378 
util_bw = 68 
Wasted_Col = 87 
Wasted_Row = 12 
Idle = 1145211 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145304 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 29 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000271526
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145310 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=200 dram_eff=0.32
bk0: 8a 1145311i bk1: 8a 1145285i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.182390
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.638889
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 12 
Idle = 1145219 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145310 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.029412 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000274145
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000268907
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=199 dram_eff=0.3216
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.196203
Bank_Level_Parallism_Col = 1.125874
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.636364
GrpLevelPara = 1.125874 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 12 
Idle = 1145220 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000271526
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000271526
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145306 n_act=4 n_pre=2 n_ref_event=0 n_req=29 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=5.937e-05
n_activity=212 dram_eff=0.3208
bk0: 8a 1145305i bk1: 8a 1145285i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.174699
Bank_Level_Parallism_Col = 1.105960
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.655629
GrpLevelPara = 1.105960 

BW Util details:
bwutil = 0.000059 
total_CMD = 1145378 
util_bw = 68 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 1145212 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145306 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 29 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.027778 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000274145
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000278511
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000273272
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000279384
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000278511
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145300 n_act=4 n_pre=2 n_ref_event=0 n_req=30 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=6.286e-05
n_activity=221 dram_eff=0.3258
bk0: 8a 1145298i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.165714
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.675000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000063 
total_CMD = 1145378 
util_bw = 72 
Wasted_Col = 91 
Wasted_Row = 12 
Idle = 1145203 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145300 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 30 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000278511
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000268034
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000274145
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000274145
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145308 n_act=4 n_pre=2 n_ref_event=0 n_req=28 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=5.588e-05
n_activity=201 dram_eff=0.3184
bk0: 8a 1145311i bk1: 8a 1145284i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181250
Bank_Level_Parallism_Col = 1.110345
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.641379
GrpLevelPara = 1.110345 

BW Util details:
bwutil = 0.000056 
total_CMD = 1145378 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 1145218 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145308 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 28 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000273272
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145378 n_nop=1145296 n_act=4 n_pre=2 n_ref_event=0 n_req=31 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=6.635e-05
n_activity=231 dram_eff=0.329
bk0: 8a 1145311i bk1: 8a 1145263i bk2: 0a 1145378i bk3: 0a 1145378i bk4: 0a 1145378i bk5: 0a 1145378i bk6: 0a 1145378i bk7: 0a 1145378i bk8: 0a 1145378i bk9: 0a 1145378i bk10: 0a 1145378i bk11: 0a 1145378i bk12: 0a 1145378i bk13: 0a 1145378i bk14: 0a 1145378i bk15: 0a 1145378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.121053
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.702857
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.000066 
total_CMD = 1145378 
util_bw = 76 
Wasted_Col = 102 
Wasted_Row = 12 
Idle = 1145188 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145378 
n_nop = 1145296 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 31 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000291607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1247, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 1525374
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       1.0376
Req_Bank_Level_Parallism =       2.5141
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0055
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 1525374
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0414
Reply_Network_conflicts_per_cycle_util =       9.8796
Reply_Bank_Level_Parallism =       2.2821
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 21 sec (4401 sec)
gpgpu_simulation_rate = 62880 (inst/sec)
gpgpu_simulation_rate = 346 (cycle/sec)
gpgpu_silicon_slowdown = 3271676x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe6c6601f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe6c660114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1524901
gpu_sim_insn = 276734984
gpu_ipc =     181.4773
gpu_tot_sim_cycle = 3050275
gpu_tot_sim_insn = 553469968
gpu_tot_ipc =     181.4492
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4982% 
gpu_tot_occupancy = 12.4982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       2.5268
partiton_level_parallism_util_total  =       2.5204
L2_BW  =       0.3466 GB/Sec
L2_BW_total  =       0.3466 GB/Sec
gpu_total_sim_rate=63771

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267322, 267319, 267319, 267319, 267319, 267319, 267319, 267319, 
gpgpu_n_tot_thrd_icount = 553761536
gpgpu_n_tot_w_icount = 17305048
gpgpu_n_stall_shd_mem = 1482296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 23040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 20488
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37676	W0_Idle:73043	W0_Scoreboard:31416205	W1:24	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17100224
single_issue_nums: WS0:4277128	WS1:4277104	WS2:4277104	WS3:4277104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 774144 {8:4608,40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184320 {8:23040,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 963 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 345 
avg_icnt2mem_latency = 81 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 15 
mrq_lat_table:222 	131 	66 	532 	151 	290 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13176 	11518 	4490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1444 	364 	819 	5014 	7769 	7067 	6401 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10286 	4079 	5050 	5343 	3656 	699 	69 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	16 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518389   1517289         0         0   1523722   1523688         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1518419   1517320         0         0   1523718   1523687         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1518676   1517580         0         0   1523718   1523686         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1518702   1517609         0         0   1523715   1523684         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1518614   1517514         0         0   1523715   1523684         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1518644   1517545         0         0   1523714   1523683         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1518557   1517457         0         0   1523714   1523682         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1518582   1517485         0         0   1523711   1523680         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1518498   1517398         0         0   1523711   1523680         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1518525   1517426         0         0   1523710   1523679         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1518267   1517167         0         0   1523708   1523678         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1518293   1517196         0         0   1523708   1523676         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1518321   1517221         0         0   1523707   1523676         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1518348   1517249         0         0   1523706   1523674         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518436   1517336         0         0   1523704   1523674         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518461   1517365         0         0   1523704   1523673         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517839   1516739         0         0   1523703   1523673         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517869   1516769         0         0   1523702   1523670         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1518127   1517032         0         0   1523700   1523670         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1518152   1517060         0         0   1523700   1523669         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1518064   1516964         0         0   1523699   1523669         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1518094   1516995         0         0   1523698   1523666         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1518007   1516907         0         0   1523696   1523666         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1518032   1516932         0         0   1523696   1523665         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1517948   1516848         0         0   1523695   1523662         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1517975   1516875         0         0   1523694   1523662         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1517717   1516617         0         0   1523692   1523661         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1517743   1516643         0         0   1523692   1523661         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517771   1516671         0         0   1523691   1523658         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517798   1516698         0         0   1523690   1523658         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1517886   1516786         0         0   1523688   1523657         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1517912   1516815         0         0   1523688   1523657         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  6.000000      -nan      -nan 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  6.500000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  7.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.000000  7.000000      -nan      -nan 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.500000  7.000000      -nan      -nan 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  7.500000      -nan      -nan  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000  8.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.500000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.500000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  9.500000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/192 = 7.369792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        48        16         0         0        40        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        16         0         0        48        16         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        16         0         0        40        16         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        20         0         0        40        16         0         0         0         0         0         0         0         0         0         0 
dram[4]:        40        24         0         0        40        16         0         0         0         0         0         0         0         0         0         0 
dram[5]:        40        24         0         0        40        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        40        24         0         0        40        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        24         0         0        40        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        24         0         0        44        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        24         0         0        40        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        24         0         0        40        24         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        24         0         0        40        24         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        28         0         0        32        24         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        32         0         0        24        24         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        32         0         0        20        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        20        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        24        32         0         0        20        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        24        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        32         0         0        24        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        32         0         0        20        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        32         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        44         0         0        16        32         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3612
min_bank_accesses = 0!
chip skew: 140/96 = 1.46
average mf latency per bank:
dram[0]:       6009      4819    none      none         830      2267    none      none      none      none      none      none      none      none      none      none  
dram[1]:       2439      4764    none      none        5060      2370    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2127      4818    none      none        1060      2349    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2466      4101    none      none        1119      2370    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2548      3533    none      none        1091      2332    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2564      3552    none      none        1098       986    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2624      3550    none      none        1104       968    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2588      3518    none      none        1111      1000    none      none      none      none      none      none      none      none      none      none  
dram[8]:       2666      3547    none      none        1000       991    none      none      none      none      none      none      none      none      none      none  
dram[9]:       2895      3492    none      none        1090      1115    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3489      3569    none      none        1151      1335    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3412      3482    none      none        1162      1294    none      none      none      none      none      none      none      none      none      none  
dram[12]:       4341      3150    none      none        1411      1349    none      none      none      none      none      none      none      none      none      none  
dram[13]:       4393      2772    none      none        2019      1284    none      none      none      none      none      none      none      none      none      none  
dram[14]:       4277      2819    none      none        2145       982    none      none      none      none      none      none      none      none      none      none  
dram[15]:       4236      2779    none      none        2187       961    none      none      none      none      none      none      none      none      none      none  
dram[16]:       4153      2816    none      none        2179       974    none      none      none      none      none      none      none      none      none      none  
dram[17]:       4811      2778    none      none        1809       972    none      none      none      none      none      none      none      none      none      none  
dram[18]:       4961      2823    none      none        2443       983    none      none      none      none      none      none      none      none      none      none  
dram[19]:       4891      2815    none      none        2633      1033    none      none      none      none      none      none      none      none      none      none  
dram[20]:       4943      2887    none      none        2622      1035    none      none      none      none      none      none      none      none      none      none  
dram[21]:       4217      2911    none      none        2620      1141    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3827      2924    none      none        2140      1166    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3826      2880    none      none        1944      1138    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3861      2914    none      none        1923      1143    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3692      2874    none      none        1800      1144    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3712      2918    none      none        1671      1142    none      none      none      none      none      none      none      none      none      none  
dram[27]:       4721      2872    none      none        1632      1153    none      none      none      none      none      none      none      none      none      none  
dram[28]:       4773      2913    none      none        1788      1124    none      none      none      none      none      none      none      none      none      none  
dram[29]:       4713      2866    none      none        2195      1128    none      none      none      none      none      none      none      none      none      none  
dram[30]:       4769      2732    none      none        2217      1124    none      none      none      none      none      none      none      none      none      none  
dram[31]:       4739      2158    none      none        2178       907    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        909       916         0         0       344       344         0         0         0         0         0         0         0         0         0         0
dram[1]:        920       919         0         0       342       389         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       922         0         0       271       388         0         0         0         0         0         0         0         0         0         0
dram[3]:        926       925         0         0       350       368         0         0         0         0         0         0         0         0         0         0
dram[4]:        929       920         0         0       299       370         0         0         0         0         0         0         0         0         0         0
dram[5]:        932       932         0         0       295       387         0         0         0         0         0         0         0         0         0         0
dram[6]:        935       926         0         0       278       391         0         0         0         0         0         0         0         0         0         0
dram[7]:        938       935         0         0       277       411         0         0         0         0         0         0         0         0         0         0
dram[8]:        940       911         0         0       282       400         0         0         0         0         0         0         0         0         0         0
dram[9]:        942       920         0         0       268       371         0         0         0         0         0         0         0         0         0         0
dram[10]:        944       923         0         0       309       391         0         0         0         0         0         0         0         0         0         0
dram[11]:        946       918         0         0       309       362         0         0         0         0         0         0         0         0         0         0
dram[12]:        932       927         0         0       307       393         0         0         0         0         0         0         0         0         0         0
dram[13]:        961       911         0         0       314       361         0         0         0         0         0         0         0         0         0         0
dram[14]:        963       905         0         0       325       378         0         0         0         0         0         0         0         0         0         0
dram[15]:        951       908         0         0       363       382         0         0         0         0         0         0         0         0         0         0
dram[16]:        931       911         0         0       362       387         0         0         0         0         0         0         0         0         0         0
dram[17]:        925       907         0         0       362       383         0         0         0         0         0         0         0         0         0         0
dram[18]:        926       910         0         0       361       394         0         0         0         0         0         0         0         0         0         0
dram[19]:        905       913         0         0       369       369         0         0         0         0         0         0         0         0         0         0
dram[20]:        908       916         0         0       363       381         0         0         0         0         0         0         0         0         0         0
dram[21]:        911       919         0         0       362       401         0         0         0         0         0         0         0         0         0         0
dram[22]:        913       922         0         0       387       398         0         0         0         0         0         0         0         0         0         0
dram[23]:        916       915         0         0       445       403         0         0         0         0         0         0         0         0         0         0
dram[24]:        919       918         0         0       439       402         0         0         0         0         0         0         0         0         0         0
dram[25]:        922       921         0         0       391       403         0         0         0         0         0         0         0         0         0         0
dram[26]:        924       924         0         0       373       388         0         0         0         0         0         0         0         0         0         0
dram[27]:        926       922         0         0       366       405         0         0         0         0         0         0         0         0         0         0
dram[28]:        904       925         0         0       381       400         0         0         0         0         0         0         0         0         0         0
dram[29]:        906       909         0         0       378       408         0         0         0         0         0         0         0         0         0         0
dram[30]:        909       904         0         0       347       401         0         0         0         0         0         0         0         0         0         0
dram[31]:        912       906         0         0       349       339         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290258 n_act=6 n_pre=2 n_ref_event=0 n_req=46 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=5.938e-05
n_activity=359 dram_eff=0.3788
bk0: 8a 2290280i bk1: 8a 2290333i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290325i bk5: 0a 2290365i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.145215
Bank_Level_Parallism_Col = 1.104530
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.818815
GrpLevelPara = 1.104530 

BW Util details:
bwutil = 0.000059 
total_CMD = 2290401 
util_bw = 136 
Wasted_Col = 155 
Wasted_Row = 12 
Idle = 2290098 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006993 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000270695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290252 n_act=6 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=6.287e-05
n_activity=372 dram_eff=0.3871
bk0: 8a 2290280i bk1: 8a 2290334i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290311i bk5: 0a 2290365i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.145570
Bank_Level_Parallism_Col = 1.106667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.826667
GrpLevelPara = 1.106667 

BW Util details:
bwutil = 0.000063 
total_CMD = 2290401 
util_bw = 144 
Wasted_Col = 160 
Wasted_Row = 12 
Idle = 2290085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290252 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.020134 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00030606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290257 n_act=6 n_pre=2 n_ref_event=0 n_req=46 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=5.938e-05
n_activity=354 dram_eff=0.3842
bk0: 8a 2290280i bk1: 8a 2290333i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290365i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.148515
Bank_Level_Parallism_Col = 1.111888
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.818182
GrpLevelPara = 1.111888 

BW Util details:
bwutil = 0.000059 
total_CMD = 2290401 
util_bw = 136 
Wasted_Col = 155 
Wasted_Row = 12 
Idle = 2290098 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290257 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000304314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290262 n_act=6 n_pre=2 n_ref_event=0 n_req=45 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=5.763e-05
n_activity=343 dram_eff=0.3848
bk0: 8a 2290293i bk1: 8a 2290327i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290365i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.164384
Bank_Level_Parallism_Col = 1.123188
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.811594
GrpLevelPara = 1.123188 

BW Util details:
bwutil = 0.000058 
total_CMD = 2290401 
util_bw = 132 
Wasted_Col = 148 
Wasted_Row = 12 
Idle = 2290109 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290262 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 45 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 132 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007194 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000297328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290258 n_act=6 n_pre=2 n_ref_event=0 n_req=46 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=5.938e-05
n_activity=353 dram_eff=0.3853
bk0: 8a 2290293i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290365i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.152318
Bank_Level_Parallism_Col = 1.111888
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.818182
GrpLevelPara = 1.111888 

BW Util details:
bwutil = 0.000059 
total_CMD = 2290401 
util_bw = 136 
Wasted_Col = 154 
Wasted_Row = 12 
Idle = 2290099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006993 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000302567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290244 n_act=6 n_pre=2 n_ref_event=0 n_req=50 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=6.636e-05
n_activity=392 dram_eff=0.3878
bk0: 8a 2290293i bk1: 8a 2290321i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.882353
Bank_Level_Parallism = 1.138973
Bank_Level_Parallism_Col = 1.101587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.834921
GrpLevelPara = 1.101587 

BW Util details:
bwutil = 0.000066 
total_CMD = 2290401 
util_bw = 152 
Wasted_Col = 167 
Wasted_Row = 12 
Idle = 2290070 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290244 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 152 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.019108 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000309116
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290241 n_act=6 n_pre=2 n_ref_event=0 n_req=50 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=6.636e-05
n_activity=394 dram_eff=0.3858
bk0: 8a 2290293i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.882353
Bank_Level_Parallism = 1.135135
Bank_Level_Parallism_Col = 1.101266
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.835443
GrpLevelPara = 1.101266 

BW Util details:
bwutil = 0.000066 
total_CMD = 2290401 
util_bw = 152 
Wasted_Col = 169 
Wasted_Row = 12 
Idle = 2290068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290241 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 152 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000309553
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290242 n_act=6 n_pre=2 n_ref_event=0 n_req=50 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=136 bw_util=6.636e-05
n_activity=395 dram_eff=0.3848
bk0: 8a 2290294i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290324i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.882353
Bank_Level_Parallism = 1.145897
Bank_Level_Parallism_Col = 1.108626
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.833866
GrpLevelPara = 1.108626 

BW Util details:
bwutil = 0.000066 
total_CMD = 2290401 
util_bw = 152 
Wasted_Col = 165 
Wasted_Row = 12 
Idle = 2290072 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290242 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 136 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 152 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006289 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000293398
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290238 n_act=6 n_pre=2 n_ref_event=0 n_req=51 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=6.811e-05
n_activity=392 dram_eff=0.398
bk0: 8a 2290294i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290318i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.885714
Bank_Level_Parallism = 1.177914
Bank_Level_Parallism_Col = 1.141935
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.832258
GrpLevelPara = 1.141935 

BW Util details:
bwutil = 0.000068 
total_CMD = 2290401 
util_bw = 156 
Wasted_Col = 158 
Wasted_Row = 12 
Idle = 2290075 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290238 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 51 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006135 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000287723
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290252 n_act=6 n_pre=2 n_ref_event=0 n_req=48 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=6.287e-05
n_activity=372 dram_eff=0.3871
bk0: 8a 2290301i bk1: 8a 2290321i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290325i bk5: 0a 2290346i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.173203
Bank_Level_Parallism_Col = 1.134483
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.820690
GrpLevelPara = 1.134483 

BW Util details:
bwutil = 0.000063 
total_CMD = 2290401 
util_bw = 144 
Wasted_Col = 150 
Wasted_Row = 12 
Idle = 2290095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 26 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290252 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 48 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 144 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.020134 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000281173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290258 n_act=6 n_pre=2 n_ref_event=0 n_req=46 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=5.938e-05
n_activity=361 dram_eff=0.3767
bk0: 8a 2290307i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290325i bk5: 0a 2290352i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.153333
Bank_Level_Parallism_Col = 1.112676
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.816901
GrpLevelPara = 1.112676 

BW Util details:
bwutil = 0.000059 
total_CMD = 2290401 
util_bw = 136 
Wasted_Col = 152 
Wasted_Row = 12 
Idle = 2290101 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.006993 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00028161
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290257 n_act=6 n_pre=2 n_ref_event=0 n_req=46 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=5.938e-05
n_activity=364 dram_eff=0.3736
bk0: 8a 2290308i bk1: 8a 2290320i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290325i bk5: 0a 2290352i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.866667
Bank_Level_Parallism = 1.157718
Bank_Level_Parallism_Col = 1.120996
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.814947
GrpLevelPara = 1.120996 

BW Util details:
bwutil = 0.000059 
total_CMD = 2290401 
util_bw = 136 
Wasted_Col = 150 
Wasted_Row = 12 
Idle = 2290103 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290257 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000255414
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290270 n_act=6 n_pre=2 n_ref_event=0 n_req=43 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=5.414e-05
n_activity=341 dram_eff=0.3636
bk0: 8a 2290321i bk1: 8a 2290314i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290339i bk5: 0a 2290352i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.167273
Bank_Level_Parallism_Col = 1.123552
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.799228
GrpLevelPara = 1.123552 

BW Util details:
bwutil = 0.000054 
total_CMD = 2290401 
util_bw = 124 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2290126 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290270 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 43 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 124 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007634 
queue_avg = 0.000214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000213936
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290275 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.239e-05
n_activity=329 dram_eff=0.3647
bk0: 8a 2290321i bk1: 8a 2290308i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290352i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.167910
Bank_Level_Parallism_Col = 1.127490
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.792829
GrpLevelPara = 1.127490 

BW Util details:
bwutil = 0.000052 
total_CMD = 2290401 
util_bw = 120 
Wasted_Col = 136 
Wasted_Row = 12 
Idle = 2290133 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290275 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.015873 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000201275
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290266 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=349 dram_eff=0.3668
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.162544
Bank_Level_Parallism_Col = 1.119850
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.805243
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 12 
Idle = 2290118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290266 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007407 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000204768
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290265 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=348 dram_eff=0.3678
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.128302
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.803774
GrpLevelPara = 1.128302 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 12 
Idle = 2290119 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290265 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000204331
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290270 n_act=6 n_pre=2 n_ref_event=0 n_req=43 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=5.414e-05
n_activity=341 dram_eff=0.3636
bk0: 8a 2290328i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.167273
Bank_Level_Parallism_Col = 1.123552
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.799228
GrpLevelPara = 1.123552 

BW Util details:
bwutil = 0.000054 
total_CMD = 2290401 
util_bw = 124 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2290126 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290270 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 43 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 124 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007634 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000200402
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290279 n_act=6 n_pre=2 n_ref_event=0 n_req=41 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=5.065e-05
n_activity=321 dram_eff=0.3614
bk0: 8a 2290334i bk1: 8a 2290308i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290359i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 1.173077
Bank_Level_Parallism_Col = 1.131687
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.786008
GrpLevelPara = 1.131687 

BW Util details:
bwutil = 0.000051 
total_CMD = 2290401 
util_bw = 116 
Wasted_Col = 132 
Wasted_Row = 12 
Idle = 2290141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 41 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 116 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.016393 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000199092
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290282 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.89e-05
n_activity=309 dram_eff=0.3625
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.135021
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.780591
GrpLevelPara = 1.135021 

BW Util details:
bwutil = 0.000049 
total_CMD = 2290401 
util_bw = 112 
Wasted_Col = 129 
Wasted_Row = 12 
Idle = 2290148 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290282 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008403 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000197345
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290281 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.89e-05
n_activity=308 dram_eff=0.3636
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.186508
Bank_Level_Parallism_Col = 1.144681
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.778723
GrpLevelPara = 1.144681 

BW Util details:
bwutil = 0.000049 
total_CMD = 2290401 
util_bw = 112 
Wasted_Col = 128 
Wasted_Row = 12 
Idle = 2290149 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290281 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000199092
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290282 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.89e-05
n_activity=309 dram_eff=0.3625
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.135021
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.780591
GrpLevelPara = 1.135021 

BW Util details:
bwutil = 0.000049 
total_CMD = 2290401 
util_bw = 112 
Wasted_Col = 129 
Wasted_Row = 12 
Idle = 2290148 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290282 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008403 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000197782
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290279 n_act=6 n_pre=2 n_ref_event=0 n_req=41 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=5.065e-05
n_activity=321 dram_eff=0.3614
bk0: 8a 2290328i bk1: 8a 2290308i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 1.173077
Bank_Level_Parallism_Col = 1.131687
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.786008
GrpLevelPara = 1.131687 

BW Util details:
bwutil = 0.000051 
total_CMD = 2290401 
util_bw = 116 
Wasted_Col = 132 
Wasted_Row = 12 
Idle = 2290141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290279 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 41 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 116 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.016393 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000199092
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290270 n_act=6 n_pre=2 n_ref_event=0 n_req=43 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=5.414e-05
n_activity=341 dram_eff=0.3636
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290359i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.167273
Bank_Level_Parallism_Col = 1.123552
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.799228
GrpLevelPara = 1.123552 

BW Util details:
bwutil = 0.000054 
total_CMD = 2290401 
util_bw = 124 
Wasted_Col = 139 
Wasted_Row = 12 
Idle = 2290126 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290270 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 43 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 124 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007634 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000202148
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290265 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=350 dram_eff=0.3657
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.158451
Bank_Level_Parallism_Col = 1.119850
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.805243
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 12 
Idle = 2290117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290265 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000202148
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290266 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=351 dram_eff=0.3647
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.154386
Bank_Level_Parallism_Col = 1.111524
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.806691
GrpLevelPara = 1.111524 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 145 
Wasted_Row = 12 
Idle = 2290116 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290266 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.007407 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000203458
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290265 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=350 dram_eff=0.3657
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.158451
Bank_Level_Parallism_Col = 1.119850
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.805243
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 12 
Idle = 2290117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290265 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000205204
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290265 n_act=6 n_pre=2 n_ref_event=0 n_req=44 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=5.589e-05
n_activity=350 dram_eff=0.3657
bk0: 8a 2290321i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.158451
Bank_Level_Parallism_Col = 1.119850
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.805243
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.000056 
total_CMD = 2290401 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 12 
Idle = 2290117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290265 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 44 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000205204
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290273 n_act=6 n_pre=2 n_ref_event=0 n_req=42 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=5.239e-05
n_activity=330 dram_eff=0.3636
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290352i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.167286
Bank_Level_Parallism_Col = 1.126984
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.793651
GrpLevelPara = 1.126984 

BW Util details:
bwutil = 0.000052 
total_CMD = 2290401 
util_bw = 120 
Wasted_Col = 137 
Wasted_Row = 12 
Idle = 2290132 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290273 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 42 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 120 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000199092
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290278 n_act=6 n_pre=2 n_ref_event=0 n_req=41 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=5.065e-05
n_activity=323 dram_eff=0.3591
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290359i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.840000
Bank_Level_Parallism = 1.167939
Bank_Level_Parallism_Col = 1.121951
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.788618
GrpLevelPara = 1.121951 

BW Util details:
bwutil = 0.000051 
total_CMD = 2290401 
util_bw = 116 
Wasted_Col = 134 
Wasted_Row = 12 
Idle = 2290139 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290278 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 41 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 116 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.008130 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000198219
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290281 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.89e-05
n_activity=310 dram_eff=0.3613
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.177165
Bank_Level_Parallism_Col = 1.135021
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.780591
GrpLevelPara = 1.135021 

BW Util details:
bwutil = 0.000049 
total_CMD = 2290401 
util_bw = 112 
Wasted_Col = 130 
Wasted_Row = 12 
Idle = 2290147 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290281 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000200402
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290281 n_act=6 n_pre=2 n_ref_event=0 n_req=40 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=4.89e-05
n_activity=310 dram_eff=0.3613
bk0: 8a 2290334i bk1: 8a 2290307i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.177165
Bank_Level_Parallism_Col = 1.135021
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.780591
GrpLevelPara = 1.135021 

BW Util details:
bwutil = 0.000049 
total_CMD = 2290401 
util_bw = 112 
Wasted_Col = 130 
Wasted_Row = 12 
Idle = 2290147 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290281 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 40 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000199965
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290401 n_nop=2290269 n_act=6 n_pre=2 n_ref_event=0 n_req=43 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=5.414e-05
n_activity=340 dram_eff=0.3647
bk0: 8a 2290334i bk1: 8a 2290286i bk2: 0a 2290401i bk3: 0a 2290401i bk4: 0a 2290365i bk5: 0a 2290339i bk6: 0a 2290401i bk7: 0a 2290401i bk8: 0a 2290401i bk9: 0a 2290401i bk10: 0a 2290401i bk11: 0a 2290401i bk12: 0a 2290401i bk13: 0a 2290401i bk14: 0a 2290401i bk15: 0a 2290401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.851852
Bank_Level_Parallism = 1.137324
Bank_Level_Parallism_Col = 1.097378
Bank_Level_Parallism_Ready = 1.016129
write_to_read_ratio_blp_rw_average = 0.805243
GrpLevelPara = 1.097378 

BW Util details:
bwutil = 0.000054 
total_CMD = 2290401 
util_bw = 124 
Wasted_Col = 148 
Wasted_Row = 12 
Idle = 2290117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290401 
n_nop = 2290269 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 43 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 124 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000208697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1407, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1471, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 385, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 321, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 24576
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0208
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29184
icnt_total_pkts_simt_to_mem=29184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29184
Req_Network_cycles = 3050275
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       1.0450
Req_Bank_Level_Parallism =       2.5204
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 29184
Reply_Network_cycles = 3050275
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0408
Reply_Network_conflicts_per_cycle_util =       9.7346
Reply_Bank_Level_Parallism =       2.2825
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 39 sec (8679 sec)
gpgpu_simulation_rate = 63771 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 3225071x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660138..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe6c6601f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660120..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c660118..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffe6c660114..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1524928
gpu_sim_insn = 276734984
gpu_ipc =     181.4741
gpu_tot_sim_cycle = 4575203
gpu_tot_sim_insn = 830204952
gpu_tot_ipc =     181.4575
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4982% 
gpu_tot_occupancy = 12.4982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0096
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       2.5259
partiton_level_parallism_util_total  =       2.5222
L2_BW  =       0.3466 GB/Sec
L2_BW_total  =       0.3466 GB/Sec
gpu_total_sim_rate=77931

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267322, 267319, 267319, 267319, 267319, 267319, 267319, 267319, 
gpgpu_n_tot_thrd_icount = 830642304
gpgpu_n_tot_w_icount = 25957572
gpgpu_n_stall_shd_mem = 2223444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 34560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 30732
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9780
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56848	W0_Idle:109518	W0_Scoreboard:47120382	W1:36	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25650336
single_issue_nums: WS0:6415692	WS1:6415656	WS2:6415656	WS3:6415656	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1161216 {8:6912,40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276480 {8:34560,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 963 
max_icnt2mem_latency = 357 
maxmrqlatency = 75 
max_icnt2sh_latency = 278 
averagemflatency = 348 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 15 
mrq_lat_table:298 	202 	67 	609 	284 	389 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19757 	17468 	6551 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2003 	610 	1325 	6346 	12039 	9295 	11699 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15431 	5867 	7360 	8293 	5783 	971 	69 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	25 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1518389   1517289         0         0   1523722   1523688         0         0   1523698   1523665         0         0         0         0         0         0 
dram[1]:   1518419   1517320         0         0   1523718   1523687         0         0   1523696   1523665         0         0         0         0         0         0 
dram[2]:   1518676   1517580         0         0   1523718   1523686         0         0   1523694   1523662         0         0         0         0         0         0 
dram[3]:   1518702   1517609         0         0   1523715   1523684         0         0   1523692   1523662         0         0         0         0         0         0 
dram[4]:   1518614   1517514         0         0   1523715   1523684         0         0   1523692   1523661         0         0         0         0         0         0 
dram[5]:   1518644   1517545         0         0   1523714   1523683         0         0   1523691   1523661         0         0         0         0         0         0 
dram[6]:   1518557   1517457         0         0   1523714   1523682         0         0   1523690   1523658         0         0         0         0         0         0 
dram[7]:   1518582   1517485         0         0   1523711   1523680         0         0   1523688   1523658         0         0         0         0         0         0 
dram[8]:   1518498   1517398         0         0   1523711   1523680         0         0   1523688   1523657         0         0         0         0         0         0 
dram[9]:   1518525   1517426         0         0   1523710   1523679         0         0   1523687   1523657         0         0         0         0         0         0 
dram[10]:   1518267   1517167         0         0   1523708   1523678         0         0   1523686   1523654         0         0         0         0         0         0 
dram[11]:   1518293   1517196         0         0   1523708   1523676         0         0   1523684   1523654         0         0         0         0         0         0 
dram[12]:   1518321   1517221         0         0   1523707   1523676         0         0   1523684   1523653         0         0         0         0         0         0 
dram[13]:   1518348   1517249         0         0   1523706   1523674         0         0   1523683   1523653         0         0         0         0         0         0 
dram[14]:   1518436   1517336         0         0   1523704   1523674         0         0   1523682   1523650         0         0         0         0         0         0 
dram[15]:   1518461   1517365         0         0   1523704   1523673         0         0   1523680   1523650         0         0         0         0         0         0 
dram[16]:   1517839   1516739         0         0   1523703   1523673         0         0   1523680   1523649         0         0         0         0         0         0 
dram[17]:   1517869   1516769         0         0   1523702   1523670         0         0   1523679   1523649         0         0         0         0         0         0 
dram[18]:   1518127   1517032         0         0   1523700   1523670         0         0   1523678   1523646         0         0         0         0         0         0 
dram[19]:   1518152   1517060         0         0   1523700   1523669         0         0   1523676   1523646         0         0         0         0         0         0 
dram[20]:   1518064   1516964         0         0   1523699   1523669         0         0   1523676   1523645         0         0         0         0         0         0 
dram[21]:   1518094   1516995         0         0   1523698   1523666         0         0   1523674   1523645         0         0         0         0         0         0 
dram[22]:   1518007   1516907         0         0   1523696   1523666         0         0   1523674   1523642         0         0         0         0         0         0 
dram[23]:   1518032   1516932         0         0   1523696   1523665         0         0   1523673   1523642         0         0         0         0         0         0 
dram[24]:   1517948   1516848         0         0   1523695   1523662         0         0   1523673   1523641         0         0         0         0         0         0 
dram[25]:   1517975   1516875         0         0   1523694   1523662         0         0   1523670   1523638         0         0         0         0         0         0 
dram[26]:   1517717   1516617         0         0   1523692   1523661         0         0   1523670   1523638         0         0         0         0         0         0 
dram[27]:   1517743   1516643         0         0   1523692   1523661         0         0   1523669   1523637         0         0         0         0         0         0 
dram[28]:   1517771   1516671         0         0   1523691   1523658         0         0   1523669   1523637         0         0         0         0         0         0 
dram[29]:   1517798   1516698         0         0   1523690   1523658         0         0   1523666   1523634         0         0         0         0         0         0 
dram[30]:   1517886   1516786         0         0   1523688   1523657         0         0   1523666   1523634         0         0         0         0         0         0 
dram[31]:   1517912   1516815         0         0   1523688   1523657         0         0   1523665   1523633         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  6.000000      -nan      -nan 12.000000  4.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000      -nan      -nan 10.000000  4.000000      -nan      -nan 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  6.500000      -nan      -nan 10.000000  4.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  7.000000      -nan      -nan 10.000000  4.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan 10.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  7.000000      -nan      -nan 10.000000  8.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.000000  7.000000      -nan      -nan 11.000000  8.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.500000  7.000000      -nan      -nan 10.000000  7.000000      -nan      -nan 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  7.000000      -nan      -nan 10.000000  6.000000      -nan      -nan 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  7.500000      -nan      -nan  8.000000  6.000000      -nan      -nan 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  7.000000  8.000000      -nan      -nan  6.000000  6.000000      -nan      -nan  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  6.500000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  6.500000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  7.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  7.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  6.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  6.000000  9.500000      -nan      -nan  4.000000  8.000000      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1872/256 = 7.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:        48        16         0         0        40        16         0         0        32        16         0         0         0         0         0         0 
dram[1]:        48        16         0         0        48        16         0         0        40        16         0         0         0         0         0         0 
dram[2]:        48        16         0         0        40        16         0         0        48        16         0         0         0         0         0         0 
dram[3]:        40        20         0         0        40        16         0         0        40        16         0         0         0         0         0         0 
dram[4]:        40        24         0         0        40        16         0         0        40        16         0         0         0         0         0         0 
dram[5]:        40        24         0         0        40        32         0         0        40        16         0         0         0         0         0         0 
dram[6]:        40        24         0         0        40        32         0         0        40        32         0         0         0         0         0         0 
dram[7]:        40        24         0         0        40        32         0         0        40        32         0         0         0         0         0         0 
dram[8]:        40        24         0         0        44        32         0         0        40        32         0         0         0         0         0         0 
dram[9]:        36        24         0         0        40        28         0         0        44        32         0         0         0         0         0         0 
dram[10]:        32        24         0         0        40        24         0         0        40        32         0         0         0         0         0         0 
dram[11]:        32        24         0         0        40        24         0         0        40        28         0         0         0         0         0         0 
dram[12]:        24        28         0         0        32        24         0         0        40        24         0         0         0         0         0         0 
dram[13]:        24        32         0         0        24        24         0         0        32        24         0         0         0         0         0         0 
dram[14]:        24        32         0         0        24        32         0         0        24        24         0         0         0         0         0         0 
dram[15]:        24        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[16]:        20        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[17]:        16        32         0         0        20        32         0         0        24        32         0         0         0         0         0         0 
dram[18]:        16        32         0         0        16        32         0         0        20        32         0         0         0         0         0         0 
dram[19]:        16        32         0         0        16        32         0         0        16        32         0         0         0         0         0         0 
dram[20]:        16        32         0         0        16        32         0         0        16        32         0         0         0         0         0         0 
dram[21]:        20        32         0         0        16        32         0         0        16        32         0         0         0         0         0         0 
dram[22]:        24        32         0         0        20        32         0         0        16        32         0         0         0         0         0         0 
dram[23]:        24        32         0         0        24        32         0         0        20        32         0         0         0         0         0         0 
dram[24]:        24        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[25]:        24        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[26]:        24        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[27]:        16        32         0         0        24        32         0         0        24        32         0         0         0         0         0         0 
dram[28]:        16        32         0         0        20        32         0         0        24        32         0         0         0         0         0         0 
dram[29]:        16        32         0         0        16        32         0         0        20        32         0         0         0         0         0         0 
dram[30]:        16        32         0         0        16        32         0         0        16        32         0         0         0         0         0         0 
dram[31]:        16        44         0         0        16        32         0         0        16        32         0         0         0         0         0         0 
total dram writes = 5440
min_bank_accesses = 0!
chip skew: 212/144 = 1.47
average mf latency per bank:
dram[0]:       6757      6515    none      none         830      2267    none      none         924      2184    none      none      none      none      none      none  
dram[1]:       3175      6430    none      none        5060      2370    none      none         817      2262    none      none      none      none      none      none  
dram[2]:       2756      6515    none      none        1060      2349    none      none        5033      2373    none      none      none      none      none      none  
dram[3]:       3186      5532    none      none        1119      2370    none      none        1070      2350    none      none      none      none      none      none  
dram[4]:       3311      4807    none      none        1091      2332    none      none        1083      2371    none      none      none      none      none      none  
dram[5]:       3312      4806    none      none        1098       986    none      none        1062      2334    none      none      none      none      none      none  
dram[6]:       3415      4826    none      none        1104       968    none      none        1079       984    none      none      none      none      none      none  
dram[7]:       3365      4762    none      none        1111      1000    none      none        1098       971    none      none      none      none      none      none  
dram[8]:       3487      4813    none      none        1000       991    none      none        1103      1001    none      none      none      none      none      none  
dram[9]:       3776      4736    none      none        1090      1115    none      none         998       988    none      none      none      none      none      none  
dram[10]:       4608      4838    none      none        1151      1335    none      none        1093       983    none      none      none      none      none      none  
dram[11]:       4516      4729    none      none        1162      1294    none      none        1153      1138    none      none      none      none      none      none  
dram[12]:       5702      4278    none      none        1411      1349    none      none        1154      1290    none      none      none      none      none      none  
dram[13]:       5732      3771    none      none        2019      1284    none      none        1407      1353    none      none      none      none      none      none  
dram[14]:       5554      3833    none      none        2145       982    none      none        1989      1280    none      none      none      none      none      none  
dram[15]:       5493      3777    none      none        2187       961    none      none        2115       985    none      none      none      none      none      none  
dram[16]:       5611      3830    none      none        2179       974    none      none        2156       958    none      none      none      none      none      none  
dram[17]:       6463      3776    none      none        1809       972    none      none        2165       976    none      none      none      none      none      none  
dram[18]:       6643      3838    none      none        2443       983    none      none        1810       971    none      none      none      none      none      none  
dram[19]:       6543      3810    none      none        2633      1033    none      none        2444       984    none      none      none      none      none      none  
dram[20]:       6625      3899    none      none        2622      1035    none      none        2631      1036    none      none      none      none      none      none  
dram[21]:       5635      3908    none      none        2620      1141    none      none        2623      1034    none      none      none      none      none      none  
dram[22]:       5091      3941    none      none        2140      1166    none      none        2619      1142    none      none      none      none      none      none  
dram[23]:       5068      3881    none      none        1944      1138    none      none        2139      1164    none      none      none      none      none      none  
dram[24]:       5127      3933    none      none        1923      1143    none      none        1935      1138    none      none      none      none      none      none  
dram[25]:       4936      3875    none      none        1800      1144    none      none        1924      1144    none      none      none      none      none      none  
dram[26]:       4979      3938    none      none        1671      1142    none      none        1794      1143    none      none      none      none      none      none  
dram[27]:       6383      3866    none      none        1632      1153    none      none        1671      1145    none      none      none      none      none      none  
dram[28]:       6468      3925    none      none        1788      1124    none      none        1626      1153    none      none      none      none      none      none  
dram[29]:       6379      3864    none      none        2195      1128    none      none        1790      1129    none      none      none      none      none      none  
dram[30]:       6465      3747    none      none        2217      1124    none      none        2197      1128    none      none      none      none      none      none  
dram[31]:       6408      2925    none      none        2178       907    none      none        2218      1126    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        919       952         0         0       344       344         0         0       378       356         0         0         0         0         0         0
dram[1]:        922       946         0         0       342       389         0         0       334       344         0         0         0         0         0         0
dram[2]:        924       949         0         0       271       388         0         0       312       393         0         0         0         0         0         0
dram[3]:        926       952         0         0       350       368         0         0       267       392         0         0         0         0         0         0
dram[4]:        929       955         0         0       299       370         0         0       284       368         0         0         0         0         0         0
dram[5]:        932       955         0         0       295       387         0         0       255       376         0         0         0         0         0         0
dram[6]:        935       955         0         0       278       391         0         0       255       379         0         0         0         0         0         0
dram[7]:        938       935         0         0       277       411         0         0       259       383         0         0         0         0         0         0
dram[8]:        940       921         0         0       282       400         0         0       264       402         0         0         0         0         0         0
dram[9]:        942       924         0         0       268       371         0         0       263       392         0         0         0         0         0         0
dram[10]:        945       926         0         0       309       391         0         0       263       411         0         0         0         0         0         0
dram[11]:        948       928         0         0       309       362         0         0       309       385         0         0         0         0         0         0
dram[12]:        951       930         0         0       307       393         0         0       309       358         0         0         0         0         0         0
dram[13]:        961       933         0         0       314       361         0         0       307       398         0         0         0         0         0         0
dram[14]:        963       936         0         0       325       378         0         0       314       362         0         0         0         0         0         0
dram[15]:        954       939         0         0       363       382         0         0       329       376         0         0         0         0         0         0
dram[16]:        954       942         0         0       362       387         0         0       358       380         0         0         0         0         0         0
dram[17]:        925       945         0         0       362       383         0         0       357       389         0         0         0         0         0         0
dram[18]:        926       948         0         0       361       394         0         0       365       378         0         0         0         0         0         0
dram[19]:        918       938         0         0       369       369         0         0       365       397         0         0         0         0         0         0
dram[20]:        920       941         0         0       363       381         0         0       365       387         0         0         0         0         0         0
dram[21]:        922       944         0         0       362       401         0         0       366       371         0         0         0         0         0         0
dram[22]:        924       947         0         0       387       398         0         0       365       402         0         0         0         0         0         0
dram[23]:        926       950         0         0       445       403         0         0       388       398         0         0         0         0         0         0
dram[24]:        928       953         0         0       439       402         0         0       439       401         0         0         0         0         0         0
dram[25]:        930       951         0         0       391       403         0         0       430       402         0         0         0         0         0         0
dram[26]:        933       954         0         0       373       388         0         0       390       403         0         0         0         0         0         0
dram[27]:        936       947         0         0       366       405         0         0       370       390         0         0         0         0         0         0
dram[28]:        939       950         0         0       381       400         0         0       364       405         0         0         0         0         0         0
dram[29]:        942       953         0         0       378       408         0         0       386       398         0         0         0         0         0         0
dram[30]:        945       956         0         0       347       401         0         0       384       406         0         0         0         0         0         0
dram[31]:        948       957         0         0       349       339         0         0       356       398         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435252 n_act=8 n_pre=2 n_ref_event=0 n_req=58 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=5.356e-05
n_activity=469 dram_eff=0.3923
bk0: 8a 3435323i bk1: 8a 3435376i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435368i bk5: 0a 3435408i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435382i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.148241
Bank_Level_Parallism_Col = 1.115486
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.863517
GrpLevelPara = 1.115486 

BW Util details:
bwutil = 0.000054 
total_CMD = 3435444 
util_bw = 184 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 3435046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435252 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 58 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 184 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.010417 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000222388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435237 n_act=8 n_pre=2 n_ref_event=0 n_req=62 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=5.822e-05
n_activity=497 dram_eff=0.4024
bk0: 8a 3435323i bk1: 8a 3435377i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435354i bk5: 0a 3435408i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435368i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.869565
Bank_Level_Parallism = 1.145540
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.005000
write_to_read_ratio_blp_rw_average = 0.872549
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.000058 
total_CMD = 3435444 
util_bw = 200 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 3435018 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435237 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 62 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 200 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.014493 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000255862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435234 n_act=8 n_pre=2 n_ref_event=0 n_req=62 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=5.822e-05
n_activity=495 dram_eff=0.404
bk0: 8a 3435323i bk1: 8a 3435376i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435408i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435354i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.869565
Bank_Level_Parallism = 1.142191
Bank_Level_Parallism_Col = 1.117073
Bank_Level_Parallism_Ready = 1.015000
write_to_read_ratio_blp_rw_average = 0.873171
GrpLevelPara = 1.117073 

BW Util details:
bwutil = 0.000058 
total_CMD = 3435444 
util_bw = 200 
Wasted_Col = 217 
Wasted_Row = 12 
Idle = 3435015 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435234 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 62 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 200 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000276529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435248 n_act=8 n_pre=2 n_ref_event=0 n_req=59 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=5.472e-05
n_activity=463 dram_eff=0.406
bk0: 8a 3435336i bk1: 8a 3435370i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435408i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864407
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.860465
Bank_Level_Parallism = 1.161692
Bank_Level_Parallism_Col = 1.129870
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.864935
GrpLevelPara = 1.129870 

BW Util details:
bwutil = 0.000055 
total_CMD = 3435444 
util_bw = 188 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 3435042 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435248 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 188 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.010204 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000270998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435243 n_act=8 n_pre=2 n_ref_event=0 n_req=60 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=5.589e-05
n_activity=474 dram_eff=0.4051
bk0: 8a 3435336i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435408i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.863636
Bank_Level_Parallism = 1.150121
Bank_Level_Parallism_Col = 1.121519
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.868354
GrpLevelPara = 1.121519 

BW Util details:
bwutil = 0.000056 
total_CMD = 3435444 
util_bw = 192 
Wasted_Col = 209 
Wasted_Row = 12 
Idle = 3435031 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435243 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 60 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 192 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.004975 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000273909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435230 n_act=8 n_pre=2 n_ref_event=0 n_req=64 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=6.055e-05
n_activity=512 dram_eff=0.4062
bk0: 8a 3435336i bk1: 8a 3435364i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435408i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.113208
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.877358
GrpLevelPara = 1.113208 

BW Util details:
bwutil = 0.000061 
total_CMD = 3435444 
util_bw = 208 
Wasted_Col = 221 
Wasted_Row = 12 
Idle = 3435003 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435230 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 64 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 208 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.018692 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000278858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435210 n_act=8 n_pre=2 n_ref_event=0 n_req=68 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=6.52e-05
n_activity=555 dram_eff=0.4036
bk0: 8a 3435336i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.128692
Bank_Level_Parallism_Col = 1.105494
Bank_Level_Parallism_Ready = 1.013393
write_to_read_ratio_blp_rw_average = 0.885714
GrpLevelPara = 1.105494 

BW Util details:
bwutil = 0.000065 
total_CMD = 3435444 
util_bw = 224 
Wasted_Col = 238 
Wasted_Row = 12 
Idle = 3434970 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435210 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 68 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 224 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000281769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435212 n_act=8 n_pre=2 n_ref_event=0 n_req=68 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=6.52e-05
n_activity=555 dram_eff=0.4036
bk0: 8a 3435337i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435367i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.884615
Bank_Level_Parallism = 1.138593
Bank_Level_Parallism_Col = 1.110619
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.884956
GrpLevelPara = 1.110619 

BW Util details:
bwutil = 0.000065 
total_CMD = 3435444 
util_bw = 224 
Wasted_Col = 233 
Wasted_Row = 12 
Idle = 3434975 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435212 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 68 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 224 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.008621 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000271872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435207 n_act=8 n_pre=2 n_ref_event=0 n_req=69 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=212 bw_util=6.637e-05
n_activity=553 dram_eff=0.4123
bk0: 8a 3435337i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435361i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435367i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884058
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.886792
Bank_Level_Parallism = 1.158458
Bank_Level_Parallism_Col = 1.133630
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.884187
GrpLevelPara = 1.133630 

BW Util details:
bwutil = 0.000066 
total_CMD = 3435444 
util_bw = 228 
Wasted_Col = 227 
Wasted_Row = 12 
Idle = 3434977 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435207 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 212 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 69 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 228 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.004219 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000267505
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435218 n_act=8 n_pre=2 n_ref_event=0 n_req=67 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=6.404e-05
n_activity=527 dram_eff=0.4175
bk0: 8a 3435344i bk1: 8a 3435364i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435368i bk5: 0a 3435389i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435361i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880597
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.882353
Bank_Level_Parallism = 1.185941
Bank_Level_Parallism_Col = 1.158019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.877358
GrpLevelPara = 1.158019 

BW Util details:
bwutil = 0.000064 
total_CMD = 3435444 
util_bw = 220 
Wasted_Col = 209 
Wasted_Row = 12 
Idle = 3435003 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 39 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435218 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 67 
total_req = 220 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 220 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.017699 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000258482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435227 n_act=8 n_pre=2 n_ref_event=0 n_req=64 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=6.055e-05
n_activity=511 dram_eff=0.407
bk0: 8a 3435350i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435368i bk5: 0a 3435395i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435368i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.167442
Bank_Level_Parallism_Col = 1.140777
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.873786
GrpLevelPara = 1.140777 

BW Util details:
bwutil = 0.000061 
total_CMD = 3435444 
util_bw = 208 
Wasted_Col = 210 
Wasted_Row = 12 
Idle = 3435014 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435227 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 64 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 208 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.004608 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000254698
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435231 n_act=8 n_pre=2 n_ref_event=0 n_req=63 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=5.938e-05
n_activity=508 dram_eff=0.4016
bk0: 8a 3435351i bk1: 8a 3435363i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435368i bk5: 0a 3435395i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435368i bk9: 0a 3435388i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873016
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.872340
Bank_Level_Parallism = 1.170616
Bank_Level_Parallism_Col = 1.143564
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.871287
GrpLevelPara = 1.143564 

BW Util details:
bwutil = 0.000059 
total_CMD = 3435444 
util_bw = 204 
Wasted_Col = 206 
Wasted_Row = 12 
Idle = 3435022 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435231 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 63 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 204 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.004695 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000236942
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435247 n_act=8 n_pre=2 n_ref_event=0 n_req=59 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=5.472e-05
n_activity=486 dram_eff=0.3868
bk0: 8a 3435364i bk1: 8a 3435357i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435382i bk5: 0a 3435395i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435368i bk9: 0a 3435395i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864407
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.860465
Bank_Level_Parallism = 1.155000
Bank_Level_Parallism_Col = 1.125654
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.863874
GrpLevelPara = 1.125654 

BW Util details:
bwutil = 0.000055 
total_CMD = 3435444 
util_bw = 188 
Wasted_Col = 200 
Wasted_Row = 12 
Idle = 3435044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435247 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 59 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 188 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005076 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00020958
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435261 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.123e-05
n_activity=457 dram_eff=0.3851
bk0: 8a 3435364i bk1: 8a 3435351i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435395i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435382i bk9: 0a 3435395i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.164894
Bank_Level_Parallism_Col = 1.134078
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.854749
GrpLevelPara = 1.134078 

BW Util details:
bwutil = 0.000051 
total_CMD = 3435444 
util_bw = 176 
Wasted_Col = 188 
Wasted_Row = 12 
Idle = 3435068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435261 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.016393 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000186293
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435259 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.123e-05
n_activity=458 dram_eff=0.3843
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435395i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.164456
Bank_Level_Parallism_Col = 1.133705
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.855153
GrpLevelPara = 1.133705 

BW Util details:
bwutil = 0.000051 
total_CMD = 3435444 
util_bw = 176 
Wasted_Col = 189 
Wasted_Row = 12 
Idle = 3435067 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435259 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005405 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000177561
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435251 n_act=8 n_pre=2 n_ref_event=0 n_req=58 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=5.356e-05
n_activity=476 dram_eff=0.3866
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.164103
Bank_Level_Parallism_Col = 1.134409
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.860215
GrpLevelPara = 1.134409 

BW Util details:
bwutil = 0.000054 
total_CMD = 3435444 
util_bw = 184 
Wasted_Col = 194 
Wasted_Row = 12 
Idle = 3435054 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435251 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 58 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 184 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005181 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000179889
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435255 n_act=8 n_pre=2 n_ref_event=0 n_req=57 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=5.239e-05
n_activity=470 dram_eff=0.383
bk0: 8a 3435371i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 1.161458
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.857923
GrpLevelPara = 1.131148 

BW Util details:
bwutil = 0.000052 
total_CMD = 3435444 
util_bw = 180 
Wasted_Col = 192 
Wasted_Row = 12 
Idle = 3435060 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435255 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 180 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005291 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000177561
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435265 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.007e-05
n_activity=449 dram_eff=0.3831
bk0: 8a 3435377i bk1: 8a 3435351i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435402i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.168478
Bank_Level_Parallism_Col = 1.137143
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.851429
GrpLevelPara = 1.137143 

BW Util details:
bwutil = 0.000050 
total_CMD = 3435444 
util_bw = 172 
Wasted_Col = 184 
Wasted_Row = 12 
Idle = 3435076 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 40 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435265 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.016760 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000175814
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435271 n_act=8 n_pre=2 n_ref_event=0 n_req=53 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=4.774e-05
n_activity=430 dram_eff=0.3814
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435402i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849057
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.837838
Bank_Level_Parallism = 1.175141
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.845238
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000048 
total_CMD = 3435444 
util_bw = 164 
Wasted_Col = 178 
Wasted_Row = 12 
Idle = 3435090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435271 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 53 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 164 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005780 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000172903
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435275 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.657e-05
n_activity=416 dram_eff=0.3846
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.185507
Bank_Level_Parallism_Col = 1.152905
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.840979
GrpLevelPara = 1.152905 

BW Util details:
bwutil = 0.000047 
total_CMD = 3435444 
util_bw = 160 
Wasted_Col = 173 
Wasted_Row = 12 
Idle = 3435099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435275 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005917 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00017465
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435275 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.657e-05
n_activity=418 dram_eff=0.3828
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.178674
Bank_Level_Parallism_Col = 1.145897
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.841945
GrpLevelPara = 1.145897 

BW Util details:
bwutil = 0.000047 
total_CMD = 3435444 
util_bw = 160 
Wasted_Col = 175 
Wasted_Row = 12 
Idle = 3435097 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435275 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005917 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000174068
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435272 n_act=8 n_pre=2 n_ref_event=0 n_req=53 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=4.774e-05
n_activity=428 dram_eff=0.3832
bk0: 8a 3435371i bk1: 8a 3435351i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435381i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849057
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.837838
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.149701
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.844311
GrpLevelPara = 1.149701 

BW Util details:
bwutil = 0.000048 
total_CMD = 3435444 
util_bw = 164 
Wasted_Col = 176 
Wasted_Row = 12 
Idle = 3435092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435272 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 53 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 164 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.011628 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000173486
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435263 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.007e-05
n_activity=450 dram_eff=0.3822
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435402i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.168022
Bank_Level_Parallism_Col = 1.136752
Bank_Level_Parallism_Ready = 1.011628
write_to_read_ratio_blp_rw_average = 0.851852
GrpLevelPara = 1.136752 

BW Util details:
bwutil = 0.000050 
total_CMD = 3435444 
util_bw = 172 
Wasted_Col = 185 
Wasted_Row = 12 
Idle = 3435075 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435263 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005525 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000176105
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435255 n_act=8 n_pre=2 n_ref_event=0 n_req=57 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=164 bw_util=5.239e-05
n_activity=470 dram_eff=0.383
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435402i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.853659
Bank_Level_Parallism = 1.161458
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.857923
GrpLevelPara = 1.131148 

BW Util details:
bwutil = 0.000052 
total_CMD = 3435444 
util_bw = 180 
Wasted_Col = 192 
Wasted_Row = 12 
Idle = 3435060 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435255 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 164 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 57 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 180 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005291 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000176687
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435251 n_act=8 n_pre=2 n_ref_event=0 n_req=58 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=5.356e-05
n_activity=480 dram_eff=0.3833
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.152284
Bank_Level_Parallism_Col = 1.122340
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.861702
GrpLevelPara = 1.122340 

BW Util details:
bwutil = 0.000054 
total_CMD = 3435444 
util_bw = 184 
Wasted_Col = 198 
Wasted_Row = 12 
Idle = 3435050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435251 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 58 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 184 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005181 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000179307
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435250 n_act=8 n_pre=2 n_ref_event=0 n_req=58 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=5.356e-05
n_activity=479 dram_eff=0.3841
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.155216
Bank_Level_Parallism_Col = 1.128342
Bank_Level_Parallism_Ready = 1.016304
write_to_read_ratio_blp_rw_average = 0.860963
GrpLevelPara = 1.128342 

BW Util details:
bwutil = 0.000054 
total_CMD = 3435444 
util_bw = 184 
Wasted_Col = 197 
Wasted_Row = 12 
Idle = 3435051 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435250 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 58 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 184 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000178725
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435250 n_act=8 n_pre=2 n_ref_event=0 n_req=58 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=5.356e-05
n_activity=479 dram_eff=0.3841
bk0: 8a 3435364i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.155216
Bank_Level_Parallism_Col = 1.128342
Bank_Level_Parallism_Ready = 1.016304
write_to_read_ratio_blp_rw_average = 0.860963
GrpLevelPara = 1.128342 

BW Util details:
bwutil = 0.000054 
total_CMD = 3435444 
util_bw = 184 
Wasted_Col = 197 
Wasted_Row = 12 
Idle = 3435051 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435250 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 58 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 184 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000180763
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435258 n_act=8 n_pre=2 n_ref_event=0 n_req=56 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=5.123e-05
n_activity=459 dram_eff=0.3834
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435395i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.850000
Bank_Level_Parallism = 1.161376
Bank_Level_Parallism_Col = 1.133705
Bank_Level_Parallism_Ready = 1.017045
write_to_read_ratio_blp_rw_average = 0.855153
GrpLevelPara = 1.133705 

BW Util details:
bwutil = 0.000051 
total_CMD = 3435444 
util_bw = 176 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 3435066 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435258 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 56 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 176 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000176687
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435263 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.007e-05
n_activity=452 dram_eff=0.3805
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435402i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435395i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.161725
Bank_Level_Parallism_Col = 1.130312
Bank_Level_Parallism_Ready = 1.011628
write_to_read_ratio_blp_rw_average = 0.852691
GrpLevelPara = 1.130312 

BW Util details:
bwutil = 0.000050 
total_CMD = 3435444 
util_bw = 172 
Wasted_Col = 187 
Wasted_Row = 12 
Idle = 3435073 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435263 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.005525 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000175523
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435270 n_act=8 n_pre=2 n_ref_event=0 n_req=53 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=4.774e-05
n_activity=431 dram_eff=0.3805
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435402i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849057
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.837838
Bank_Level_Parallism = 1.171831
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.018293
write_to_read_ratio_blp_rw_average = 0.845238
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000048 
total_CMD = 3435444 
util_bw = 164 
Wasted_Col = 179 
Wasted_Row = 12 
Idle = 3435089 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435270 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 53 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 164 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000173777
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435274 n_act=8 n_pre=2 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=144 bw_util=4.657e-05
n_activity=419 dram_eff=0.3819
bk0: 8a 3435377i bk1: 8a 3435350i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.175287
Bank_Level_Parallism_Col = 1.145897
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.841945
GrpLevelPara = 1.145897 

BW Util details:
bwutil = 0.000047 
total_CMD = 3435444 
util_bw = 160 
Wasted_Col = 176 
Wasted_Row = 12 
Idle = 3435096 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 144 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 52 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 160 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000175523
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435444 n_nop=3435262 n_act=8 n_pre=2 n_ref_event=0 n_req=55 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=5.007e-05
n_activity=449 dram_eff=0.3831
bk0: 8a 3435377i bk1: 8a 3435329i bk2: 0a 3435444i bk3: 0a 3435444i bk4: 0a 3435408i bk5: 0a 3435382i bk6: 0a 3435444i bk7: 0a 3435444i bk8: 0a 3435408i bk9: 0a 3435382i bk10: 0a 3435444i bk11: 0a 3435444i bk12: 0a 3435444i bk13: 0a 3435444i bk14: 0a 3435444i bk15: 0a 3435444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.846154
Bank_Level_Parallism = 1.145503
Bank_Level_Parallism_Col = 1.116992
Bank_Level_Parallism_Ready = 1.017442
write_to_read_ratio_blp_rw_average = 0.855153
GrpLevelPara = 1.116992 

BW Util details:
bwutil = 0.000050 
total_CMD = 3435444 
util_bw = 172 
Wasted_Col = 194 
Wasted_Row = 12 
Idle = 3435066 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435444 
n_nop = 3435262 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 55 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 172 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000181345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1567, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1631, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1695, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 545, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=43776
icnt_total_pkts_simt_to_mem=43776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43776
Req_Network_cycles = 4575203
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       1.0475
Req_Bank_Level_Parallism =       2.5222
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0079
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 43776
Reply_Network_cycles = 4575203
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0426
Reply_Network_conflicts_per_cycle_util =      10.1467
Reply_Bank_Level_Parallism =       2.2794
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 57 min, 33 sec (10653 sec)
gpgpu_simulation_rate = 77931 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
