
sw/device/tests/pmp_smoketest_tor_fpga_nexysvideo.elf:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .flash_header 00000004  20000000  20000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .crt          000000da  20000004  20000004  00001004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .vectors      00000080  20000100  20000100  00001100  2**8
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .init_array   00000000  20000180  20000180  00004008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .text         000019da  20000180  20000180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .rodata       00000686  20001b60  20001b60  00002b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000008  10000000  200021e8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c00  10000400  20002800  00004400  2**10
                  ALLOC
  8 .logs.fields  00000140  00010000  00010000  00004008  2**2
                  CONTENTS, READONLY
  9 .riscv.attributes 00000026  00000000  00000000  00004148  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006910  00000000  00000000  0000416e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001555  00000000  00000000  0000aa7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000098  00000000  00000000  0000bfd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000402a  00000000  00000000  0000c06b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00003704  00000000  00000000  00010095  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000330  00000000  00000000  00013799  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000222f  00000000  00000000  00013ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  0000075c  00000000  00000000  00015cf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .crt:

20000004 <_start>:
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:38
_start:
  .globl _start

  // Set up the stack. We have no expectation that the rom that
  // jumps here will have the correct stack start linked in.
  la sp, _stack_end
20000004:	f0020117          	auipc	sp,0xf0020
20000008:	ffc10113          	addi	sp,sp,-4 # 10020000 <_stack_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:44

  // Set up the global pointer. This requires that we disable linker relaxations
  // (or it will be relaxed to `mv gp, gp`).
  .option push
  .option norelax
  la gp, __global_pointer$
2000000c:	f0000197          	auipc	gp,0xf0000
20000010:	7f418193          	addi	gp,gp,2036 # 10000800 <__global_pointer$>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:48
  .option pop

  // Set up the new interrupt vector.
  la   t0, crt_interrupt_vector
20000014:	00000297          	auipc	t0,0x0
20000018:	0ec28293          	addi	t0,t0,236 # 20000100 <crt_interrupt_vector>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:49
  csrw mtvec, t0
2000001c:	30529073          	csrw	mtvec,t0
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:52

  // Zero out the `.bss` segment.
  la   a0, _bss_start
20000020:	c0018513          	addi	a0,gp,-1024 # 10000400 <_bss_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:53
  la   a1, _bss_end
20000024:	f0001597          	auipc	a1,0xf0001
20000028:	fdc58593          	addi	a1,a1,-36 # 10001000 <_bss_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:54
  call crt_section_clear
2000002c:	2891                	jal	20000080 <crt_section_clear>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:57

  // Zero out the stack
  la   a0, _stack_start
2000002e:	f001e517          	auipc	a0,0xf001e
20000032:	fd250513          	addi	a0,a0,-46 # 1001e000 <_stack_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:58
  la   a1, _stack_end
20000036:	f0020597          	auipc	a1,0xf0020
2000003a:	fca58593          	addi	a1,a1,-54 # 10020000 <_stack_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:59
  call crt_section_clear
2000003e:	2089                	jal	20000080 <crt_section_clear>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:62

  // Initialize the `.data` segment from the `.idata` segment.
  la   a0, _data_start
20000040:	f0000517          	auipc	a0,0xf0000
20000044:	fc050513          	addi	a0,a0,-64 # 10000000 <_data_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:63
  la   a1, _data_end
20000048:	80818593          	addi	a1,gp,-2040 # 10000008 <_data_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:64
  la   a2, _data_init_start
2000004c:	00002617          	auipc	a2,0x2
20000050:	19c60613          	addi	a2,a2,412 # 200021e8 <_data_init_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:65
  call crt_section_copy
20000054:	2881                	jal	200000a4 <crt_section_copy>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:77
  // functions must be called before the instrumented functions in the program.
  //
  // We use `s0` and `s1` to represent the start and end pointers of
  // `.init_array`, respectively, and `t0` to store the addresses of the
  // functions to be called.
  la   s0, _init_array_start
20000056:	00000417          	auipc	s0,0x0
2000005a:	12a40413          	addi	s0,s0,298 # 20000180 <_init_array_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:78
  la   s1, _init_array_end
2000005e:	00000497          	auipc	s1,0x0
20000062:	12248493          	addi	s1,s1,290 # 20000180 <_init_array_end>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:79
  bgeu s0, s1, init_array_loop_end
20000066:	00947863          	bgeu	s0,s1,20000076 <init_array_loop_end>

2000006a <init_array_loop>:
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:81
init_array_loop:
  lw   t0, 0(s0)
2000006a:	00042283          	lw	t0,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:82
  jalr t0
2000006e:	9282                	jalr	t0
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:83
  addi s0, s0, 0x4
20000070:	0411                	addi	s0,s0,4
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:84
  bltu s0, s1, init_array_loop
20000072:	fe946ce3          	bltu	s0,s1,2000006a <init_array_loop>

20000076 <init_array_loop_end>:
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:89
init_array_loop_end:

  // Jump into the C program entry point. This is your standard
  // C `main()`, so we need to pass dummy values for `argc` and `argv`.
  li   a0, 0x0  // argc = 0
20000076:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:90
  li   a1, 0x0  // argv = NULL
20000078:	4581                	li	a1,0
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:91
  call main
2000007a:	432000ef          	jal	ra,200004ac <main>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/flash_crt.S:94

  // Halt the core (wfi loop)
  tail abort
2000007e:	a249                	j	20000200 <abort>

20000080 <crt_section_clear>:
crt_section_clear():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:36
crt_section_clear:
  .globl crt_section_clear
  .type crt_section_clear, @function

  // Check that start is before end.
  bgeu a0, a1, L_clear_nothing
20000080:	00b57e63          	bgeu	a0,a1,2000009c <L_clear_nothing>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:39

  // Check that start and end are word aligned.
  or   t0, a0, a1
20000084:	00b562b3          	or	t0,a0,a1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:40
  andi t0, t0, 0x3
20000088:	0032f293          	andi	t0,t0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:41
  bnez t0, L_clear_error
2000008c:	00029b63          	bnez	t0,200000a2 <L_clear_error>

20000090 <L_clear_loop>:
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:46

L_clear_loop:
  // Write zero into section memory word-by-word.
  // TODO: unroll
  sw   zero, 0(a0)
20000090:	00052023          	sw	zero,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:47
  addi a0, a0, 4
20000094:	0511                	addi	a0,a0,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:48
  bltu a0, a1, L_clear_loop
20000096:	feb56de3          	bltu	a0,a1,20000090 <L_clear_loop>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:49
  ret
2000009a:	8082                	ret

2000009c <L_clear_nothing>:
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:54

L_clear_nothing:
  // If section length is 0 just return. Otherwise end is before start
  // which is invalid so trigger an error.
  bne a0, a1, L_clear_error
2000009c:	00b51363          	bne	a0,a1,200000a2 <L_clear_error>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:55
  ret
200000a0:	8082                	ret

200000a2 <L_clear_error>:
	...

200000a4 <crt_section_copy>:
crt_section_copy():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:87
crt_section_copy:
  .global crt_section_copy
  .type crt_section_copy, @function

  // Check that start is before end.
  bgeu a0, a1, L_copy_nothing
200000a4:	02b57963          	bgeu	a0,a1,200000d6 <L_copy_nothing>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:90

  // Check that start, end and src are word aligned.
  or   t0, a0, a1
200000a8:	00b562b3          	or	t0,a0,a1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:91
  or   t0, t0, a2
200000ac:	00c2e2b3          	or	t0,t0,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:92
  andi t0, t0, 0x3
200000b0:	0032f293          	andi	t0,t0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:93
  bnez t0, L_copy_error
200000b4:	02029463          	bnez	t0,200000dc <L_copy_error>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:110
  //        +-------------+
  //        |             |
  //      start          end
  //
  // TODO: disallow all overlap since it indicates API misuse?
  sub  t0, a0, a2           // (start - src) mod 2**32
200000b8:	40c502b3          	sub	t0,a0,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:111
  sub  t1, a1, a0           // end - start
200000bc:	40a58333          	sub	t1,a1,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:112
  bltu t0, t1, L_copy_error
200000c0:	0062ee63          	bltu	t0,t1,200000dc <L_copy_error>

200000c4 <L_copy_loop>:
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:117

L_copy_loop:
  // Copy data from src into section word-by-word.
  // TODO: unroll
  lw   t0, 0(a2)
200000c4:	00062283          	lw	t0,0(a2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:118
  addi a2, a2, 4
200000c8:	0611                	addi	a2,a2,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:119
  sw   t0, 0(a0)
200000ca:	00552023          	sw	t0,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:120
  addi a0, a0, 4
200000ce:	0511                	addi	a0,a0,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:121
  bltu a0, a1, L_copy_loop
200000d0:	feb56ae3          	bltu	a0,a1,200000c4 <L_copy_loop>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:122
  ret
200000d4:	8082                	ret

200000d6 <L_copy_nothing>:
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:127

L_copy_nothing:
  // If section length is 0 just return. Otherwise end is before start
  // which is invalid so trigger an error.
  bne a0, a1, L_copy_error
200000d6:	00b51363          	bne	a0,a1,200000dc <L_copy_error>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/crt/crt.S:128
  ret
200000da:	8082                	ret

200000dc <L_copy_error>:
	...

Disassembly of section .vectors:

20000100 <crt_interrupt_vector>:
crt_interrupt_vector():
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:49
  .balign 256
crt_interrupt_vector:
  .global crt_interrupt_vector

  // exception Handler and user software interrupt
  j handler_exception
20000100:	1080006f          	j	20000208 <handler_exception>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:51
  // supervisor software interrupt
  unimp
20000104:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:53
  // reserved
  unimp
20000108:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:55
  // machine software interrupt handler
  j handler_irq_software
2000010c:	23c0006f          	j	20000348 <handler_irq_software>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:58

  // user timer interrupt
  unimp
20000110:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:60
  // supervisor timer interrupt
  unimp
20000114:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:62
  // reserved
  unimp
20000118:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:64
  // machine timer interrupt handler
  j handler_irq_timer
2000011c:	2800006f          	j	2000039c <handler_irq_timer>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:67

  // user external interrupt
  unimp
20000120:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:69
  // supervisor external interrupt
  unimp
20000124:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:71
  // reserved
  unimp
20000128:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:73
  // machine external interrupt handler
  j handler_irq_external
2000012c:	2c40006f          	j	200003f0 <handler_irq_external>
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:76

  // reserved
  unimp
20000130:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:77
  unimp
20000134:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:78
  unimp
20000138:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:79
  unimp
2000013c:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:82

  // vendor interrupts: on Ibex interrupt ids 30-16 are the "fast" interrupts
  .rept 15
20000140:	c0001073          	unimp
20000144:	c0001073          	unimp
20000148:	c0001073          	unimp
2000014c:	c0001073          	unimp
20000150:	c0001073          	unimp
20000154:	c0001073          	unimp
20000158:	c0001073          	unimp
2000015c:	c0001073          	unimp
20000160:	c0001073          	unimp
20000164:	c0001073          	unimp
20000168:	c0001073          	unimp
2000016c:	c0001073          	unimp
20000170:	c0001073          	unimp
20000174:	c0001073          	unimp
20000178:	c0001073          	unimp
/home/gl/work/opentitan/repo/build-out/../sw/device/exts/common/ibex_interrupt_vectors.S:87
  unimp
  .endr

  // vendor interrupts: on Ibex interrupt id 31 is for non-maskable interrupts
  unimp
2000017c:	c0001073          	unimp

Disassembly of section .text:

20000180 <wait_for_interrupt>:
wait_for_interrupt():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/hart.h:25
 * Hints to the processor that we don't have anything better to be doing, and to
 * go into low-power mode until an interrupt is serviced.
 *
 * This function may behave as if it is a no-op.
 */
inline void wait_for_interrupt(void) { asm volatile("wfi"); }
20000180:	10500073          	wfi
20000184:	8082                	ret

20000186 <usleep>:
usleep():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/hart.c:14
#include "sw/device/lib/arch/device.h"
#include "sw/device/lib/runtime/ibex.h"

extern void wait_for_interrupt(void);

void usleep(uint32_t usec) {
20000186:	1141                	addi	sp,sp,-16
20000188:	c606                	sw	ra,12(sp)
2000018a:	00002597          	auipc	a1,0x2
2000018e:	a7e58593          	addi	a1,a1,-1410 # 20001c08 <kClockFreqCpuHz>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/hart.c:15
  uint64_t cycles = kClockFreqCpuHz * usec / 1000000;
20000192:	41d0                	lw	a2,4(a1)
20000194:	4194                	lw	a3,0(a1)
20000196:	02a605b3          	mul	a1,a2,a0
2000019a:	02a6b633          	mulhu	a2,a3,a0
2000019e:	95b2                	add	a1,a1,a2
200001a0:	02a68533          	mul	a0,a3,a0
200001a4:	000f4637          	lui	a2,0xf4
200001a8:	24060613          	addi	a2,a2,576 # f4240 <test_status_set.kLogFields.2+0xe4114>
200001ac:	4681                	li	a3,0
200001ae:	646010ef          	jal	ra,200017f4 <__udivdi3>
ibex_mcycle_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/ibex.h:32
 */
inline uint64_t ibex_mcycle_read(void) {
  uint32_t cycle_low = 0;
  uint32_t cycle_high = 0;
  uint32_t cycle_high_2 = 0;
  asm volatile(
200001b2:	4801                	li	a6,0
200001b4:	4701                	li	a4,0

200001b6 <read0>:
200001b6:	b8002873          	csrr	a6,mcycleh
200001ba:	b00026f3          	csrr	a3,mcycle
200001be:	b8002773          	csrr	a4,mcycleh
200001c2:	fee81ae3          	bne	a6,a4,200001b6 <read0>
200001c6:	4781                	li	a5,0
200001c8:	4601                	li	a2,0

200001ca <read1>:
200001ca:	b80027f3          	csrr	a5,mcycleh
200001ce:	b0002773          	csrr	a4,mcycle
200001d2:	b8002673          	csrr	a2,mcycleh
200001d6:	fec79ae3          	bne	a5,a2,200001ca <read1>
usleep():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/hart.c:17
  uint64_t start = ibex_mcycle_read();
  while ((ibex_mcycle_read() - start) < cycles) {
200001da:	00d73633          	sltu	a2,a4,a3
200001de:	410787b3          	sub	a5,a5,a6
200001e2:	8f91                	sub	a5,a5,a2
200001e4:	00b78663          	beq	a5,a1,200001f0 <read1+0x26>
200001e8:	00b7b733          	sltu	a4,a5,a1
200001ec:	ff69                	bnez	a4,200001c6 <read0+0x10>
200001ee:	a031                	j	200001fa <read1+0x30>
200001f0:	40d70633          	sub	a2,a4,a3
200001f4:	00a63733          	sltu	a4,a2,a0
200001f8:	f779                	bnez	a4,200001c6 <read0+0x10>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/hart.c:19
  }
}
200001fa:	40b2                	lw	ra,12(sp)
200001fc:	0141                	addi	sp,sp,16
200001fe:	8082                	ret

20000200 <abort>:
wait_for_interrupt():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/hart.h:25
20000200:	10500073          	wfi
abort():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/hart.c:22

noreturn void abort(void) {
  while (true) {
20000204:	bff5                	j	20000200 <abort>
	...

20000208 <handler_exception>:
handler_exception():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:33
  while (1) {
  };
}

// Below functions are default weak exception handlers meant to be overriden
__attribute__((weak)) void handler_exception(void) {
20000208:	7139                	addi	sp,sp,-64
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:37
  uint32_t mcause;
  exc_id_t exc_cause;

  CSR_READ(CSR_REG_MCAUSE, &mcause);
2000020a:	de06                	sw	ra,60(sp)
2000020c:	dc16                	sw	t0,56(sp)
2000020e:	da1a                	sw	t1,52(sp)
20000210:	d81e                	sw	t2,48(sp)
20000212:	d62a                	sw	a0,44(sp)
20000214:	d42e                	sw	a1,40(sp)
20000216:	d232                	sw	a2,36(sp)
20000218:	d036                	sw	a3,32(sp)
2000021a:	ce3a                	sw	a4,28(sp)
2000021c:	cc3e                	sw	a5,24(sp)
2000021e:	ca42                	sw	a6,20(sp)
20000220:	c846                	sw	a7,16(sp)
20000222:	c672                	sw	t3,12(sp)
20000224:	c476                	sw	t4,8(sp)
20000226:	c27a                	sw	t5,4(sp)
20000228:	c07e                	sw	t6,0(sp)
2000022a:	34202573          	csrr	a0,mcause
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:38
  exc_cause = (exc_id_t)(mcause & kIdMax);
2000022e:	897d                	andi	a0,a0,31
20000230:	4589                	li	a1,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:40

  switch (exc_cause) {
20000232:	00a5dc63          	bge	a1,a0,2000024a <handler_exception+0x42>
20000236:	4599                	li	a1,6
20000238:	02a5c263          	blt	a1,a0,2000025c <handler_exception+0x54>
2000023c:	458d                	li	a1,3
2000023e:	02b50c63          	beq	a0,a1,20000276 <handler_exception+0x6e>
20000242:	4595                	li	a1,5
20000244:	02b50763          	beq	a0,a1,20000272 <handler_exception+0x6a>
20000248:	a015                	j	2000026c <handler_exception+0x64>
2000024a:	c115                	beqz	a0,2000026e <handler_exception+0x66>
2000024c:	4585                	li	a1,1
2000024e:	02b50063          	beq	a0,a1,2000026e <handler_exception+0x66>
20000252:	4589                	li	a1,2
20000254:	00b51c63          	bne	a0,a1,2000026c <handler_exception+0x64>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:48
      break;
    case kInstAccFault:
      handler_instr_acc_fault();
      break;
    case kInstIllegalFault:
      handler_instr_ill_fault();
20000258:	208d                	jal	200002ba <handler_instr_ill_fault>
2000025a:	a839                	j	20000278 <handler_exception+0x70>
2000025c:	459d                	li	a1,7
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:40
  switch (exc_cause) {
2000025e:	00b50a63          	beq	a0,a1,20000272 <handler_exception+0x6a>
20000262:	45ad                	li	a1,11
20000264:	00b51463          	bne	a0,a1,2000026c <handler_exception+0x64>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:60
      break;
    case kStrAccFault:
      handler_lsu_fault();
      break;
    case kECall:
      handler_ecall();
20000268:	2065                	jal	20000310 <handler_ecall>
2000026a:	a039                	j	20000278 <handler_exception+0x70>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:63
      break;
    default:
      while (1) {
2000026c:	a001                	j	2000026c <handler_exception+0x64>
2000026e:	2805                	jal	2000029e <handler_instr_acc_fault>
20000270:	a021                	j	20000278 <handler_exception+0x70>
20000272:	26dd                	jal	20000658 <handler_lsu_fault>
20000274:	a011                	j	20000278 <handler_exception+0x70>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:51
      handler_bkpt();
20000276:	208d                	jal	200002d8 <handler_bkpt>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:66
      };
  }
}
20000278:	4f82                	lw	t6,0(sp)
2000027a:	4f12                	lw	t5,4(sp)
2000027c:	4ea2                	lw	t4,8(sp)
2000027e:	4e32                	lw	t3,12(sp)
20000280:	48c2                	lw	a7,16(sp)
20000282:	4852                	lw	a6,20(sp)
20000284:	47e2                	lw	a5,24(sp)
20000286:	4772                	lw	a4,28(sp)
20000288:	5682                	lw	a3,32(sp)
2000028a:	5612                	lw	a2,36(sp)
2000028c:	55a2                	lw	a1,40(sp)
2000028e:	5532                	lw	a0,44(sp)
20000290:	53c2                	lw	t2,48(sp)
20000292:	5352                	lw	t1,52(sp)
20000294:	52e2                	lw	t0,56(sp)
20000296:	50f2                	lw	ra,60(sp)
20000298:	6121                	addi	sp,sp,64
2000029a:	30200073          	mret

2000029e <handler_instr_acc_fault>:
handler_instr_acc_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:86
  LOG_INFO("External IRQ triggered!");
  while (1) {
  }
}

__attribute__((weak)) void handler_instr_acc_fault(void) {
2000029e:	7139                	addi	sp,sp,-64
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:87
  const char fault_msg[] =
200002a0:	de06                	sw	ra,60(sp)
200002a2:	dc22                	sw	s0,56(sp)
200002a4:	00002597          	auipc	a1,0x2
200002a8:	bf458593          	addi	a1,a1,-1036 # 20001e98 <__clz_tab+0x160>
200002ac:	0040                	addi	s0,sp,4
200002ae:	03400613          	li	a2,52
200002b2:	8522                	mv	a0,s0
200002b4:	2e21                	jal	200005cc <memcpy>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:89
      "Instruction access fault, mtval shows fault address";
  print_exc_msg(fault_msg);
200002b6:	8522                	mv	a0,s0
200002b8:	2271                	jal	20000444 <print_exc_msg>

200002ba <handler_instr_ill_fault>:
handler_instr_ill_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:92
}

__attribute__((weak)) void handler_instr_ill_fault(void) {
200002ba:	715d                	addi	sp,sp,-80
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:93
  const char fault_msg[] =
200002bc:	c686                	sw	ra,76(sp)
200002be:	c4a2                	sw	s0,72(sp)
200002c0:	00002597          	auipc	a1,0x2
200002c4:	c0c58593          	addi	a1,a1,-1012 # 20001ecc <__clz_tab+0x194>
200002c8:	00d10413          	addi	s0,sp,13
200002cc:	03b00613          	li	a2,59
200002d0:	8522                	mv	a0,s0
200002d2:	2ced                	jal	200005cc <memcpy>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:95
      "Illegal Instruction fault, mtval shows instruction content";
  print_exc_msg(fault_msg);
200002d4:	8522                	mv	a0,s0
200002d6:	22bd                	jal	20000444 <print_exc_msg>

200002d8 <handler_bkpt>:
handler_bkpt():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:98
}

__attribute__((weak)) void handler_bkpt(void) {
200002d8:	7139                	addi	sp,sp,-64
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:99
  const char exc_msg[] =
200002da:	de06                	sw	ra,60(sp)
200002dc:	dc22                	sw	s0,56(sp)
200002de:	00002597          	auipc	a1,0x2
200002e2:	c2958593          	addi	a1,a1,-983 # 20001f07 <__clz_tab+0x1cf>
200002e6:	840a                	mv	s0,sp
200002e8:	03800613          	li	a2,56
200002ec:	8522                	mv	a0,s0
200002ee:	2cf9                	jal	200005cc <memcpy>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:101
      "Breakpoint triggerd, mtval shows the breakpoint address";
  print_exc_msg(exc_msg);
200002f0:	8522                	mv	a0,s0
200002f2:	2a89                	jal	20000444 <print_exc_msg>
handler_lsu_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:104
}

__attribute__((weak)) void handler_lsu_fault(void) {
200002f4:	7139                	addi	sp,sp,-64
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:105
  const char exc_msg[] = "Load/Store fault, mtval shows the fault address";
200002f6:	de06                	sw	ra,60(sp)
200002f8:	dc22                	sw	s0,56(sp)
200002fa:	00002597          	auipc	a1,0x2
200002fe:	c4558593          	addi	a1,a1,-955 # 20001f3f <__clz_tab+0x207>
20000302:	0020                	addi	s0,sp,8
20000304:	03000613          	li	a2,48
20000308:	8522                	mv	a0,s0
2000030a:	24c9                	jal	200005cc <memcpy>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:106
  print_exc_msg(exc_msg);
2000030c:	8522                	mv	a0,s0
2000030e:	2a1d                	jal	20000444 <print_exc_msg>

20000310 <handler_ecall>:
handler_ecall():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:109
}

__attribute__((weak)) void handler_ecall(void) {
20000310:	1101                	addi	sp,sp,-32
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:110
  LOG_INFO("Environment call encountered");
20000312:	ce06                	sw	ra,28(sp)
20000314:	cc22                	sw	s0,24(sp)
20000316:	00002517          	auipc	a0,0x2
2000031a:	91a50513          	addi	a0,a0,-1766 # 20001c30 <kDeviceLogBypassUartAddress>
2000031e:	4108                	lw	a0,0(a0)
20000320:	c901                	beqz	a0,20000330 <handler_ecall+0x20>
20000322:	e0010517          	auipc	a0,0xe0010
20000326:	d1a50513          	addi	a0,a0,-742 # 1003c <handler_ecall.kLogFields>
2000032a:	4581                	li	a1,0
2000032c:	2b5d                	jal	200008e2 <base_log_internal_dv>
2000032e:	a819                	j	20000344 <handler_ecall+0x34>
20000330:	00002597          	auipc	a1,0x2
20000334:	86c58593          	addi	a1,a1,-1940 # 20001b9c <__udivdi3+0x3a8>
20000338:	840a                	mv	s0,sp
2000033a:	4651                	li	a2,20
2000033c:	8522                	mv	a0,s0
2000033e:	2479                	jal	200005cc <memcpy>
20000340:	8522                	mv	a0,s0
20000342:	29fd                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:111
  while (1) {
20000344:	a001                	j	20000344 <handler_ecall+0x34>
20000346:	0001                	nop

20000348 <handler_irq_software>:
handler_irq_software():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:68
__attribute__((weak)) void handler_irq_software(void) {
20000348:	711d                	addi	sp,sp,-96
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:69
  LOG_INFO("Software IRQ triggered!");
2000034a:	ce86                	sw	ra,92(sp)
2000034c:	cc96                	sw	t0,88(sp)
2000034e:	ca9a                	sw	t1,84(sp)
20000350:	c89e                	sw	t2,80(sp)
20000352:	c6a2                	sw	s0,76(sp)
20000354:	c4aa                	sw	a0,72(sp)
20000356:	c2ae                	sw	a1,68(sp)
20000358:	c0b2                	sw	a2,64(sp)
2000035a:	de36                	sw	a3,60(sp)
2000035c:	dc3a                	sw	a4,56(sp)
2000035e:	da3e                	sw	a5,52(sp)
20000360:	d842                	sw	a6,48(sp)
20000362:	d646                	sw	a7,44(sp)
20000364:	d472                	sw	t3,40(sp)
20000366:	d276                	sw	t4,36(sp)
20000368:	d07a                	sw	t5,32(sp)
2000036a:	ce7e                	sw	t6,28(sp)
2000036c:	00002517          	auipc	a0,0x2
20000370:	8c450513          	addi	a0,a0,-1852 # 20001c30 <kDeviceLogBypassUartAddress>
20000374:	4108                	lw	a0,0(a0)
20000376:	c901                	beqz	a0,20000386 <handler_irq_software+0x3e>
20000378:	e0010517          	auipc	a0,0xe0010
2000037c:	c8850513          	addi	a0,a0,-888 # 10000 <_dv_log_offset>
20000380:	4581                	li	a1,0
20000382:	2385                	jal	200008e2 <base_log_internal_dv>
20000384:	a819                	j	2000039a <handler_irq_software+0x52>
20000386:	00001597          	auipc	a1,0x1
2000038a:	7da58593          	addi	a1,a1,2010 # 20001b60 <__udivdi3+0x36c>
2000038e:	0020                	addi	s0,sp,8
20000390:	4651                	li	a2,20
20000392:	8522                	mv	a0,s0
20000394:	2c25                	jal	200005cc <memcpy>
20000396:	8522                	mv	a0,s0
20000398:	2165                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:70
  while (1) {
2000039a:	a001                	j	2000039a <handler_irq_software+0x52>

2000039c <handler_irq_timer>:
handler_irq_timer():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:74
__attribute__((weak)) void handler_irq_timer(void) {
2000039c:	711d                	addi	sp,sp,-96
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:75
  LOG_INFO("Timer IRQ triggered!");
2000039e:	ce86                	sw	ra,92(sp)
200003a0:	cc96                	sw	t0,88(sp)
200003a2:	ca9a                	sw	t1,84(sp)
200003a4:	c89e                	sw	t2,80(sp)
200003a6:	c6a2                	sw	s0,76(sp)
200003a8:	c4aa                	sw	a0,72(sp)
200003aa:	c2ae                	sw	a1,68(sp)
200003ac:	c0b2                	sw	a2,64(sp)
200003ae:	de36                	sw	a3,60(sp)
200003b0:	dc3a                	sw	a4,56(sp)
200003b2:	da3e                	sw	a5,52(sp)
200003b4:	d842                	sw	a6,48(sp)
200003b6:	d646                	sw	a7,44(sp)
200003b8:	d472                	sw	t3,40(sp)
200003ba:	d276                	sw	t4,36(sp)
200003bc:	d07a                	sw	t5,32(sp)
200003be:	ce7e                	sw	t6,28(sp)
200003c0:	00002517          	auipc	a0,0x2
200003c4:	87050513          	addi	a0,a0,-1936 # 20001c30 <kDeviceLogBypassUartAddress>
200003c8:	4108                	lw	a0,0(a0)
200003ca:	c901                	beqz	a0,200003da <handler_irq_timer+0x3e>
200003cc:	e0010517          	auipc	a0,0xe0010
200003d0:	c4850513          	addi	a0,a0,-952 # 10014 <handler_irq_timer.kLogFields>
200003d4:	4581                	li	a1,0
200003d6:	2331                	jal	200008e2 <base_log_internal_dv>
200003d8:	a819                	j	200003ee <handler_irq_timer+0x52>
200003da:	00001597          	auipc	a1,0x1
200003de:	79a58593          	addi	a1,a1,1946 # 20001b74 <__udivdi3+0x380>
200003e2:	0020                	addi	s0,sp,8
200003e4:	4651                	li	a2,20
200003e6:	8522                	mv	a0,s0
200003e8:	22d5                	jal	200005cc <memcpy>
200003ea:	8522                	mv	a0,s0
200003ec:	2991                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:76
  while (1) {
200003ee:	a001                	j	200003ee <handler_irq_timer+0x52>

200003f0 <handler_irq_external>:
handler_irq_external():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:80
__attribute__((weak)) void handler_irq_external(void) {
200003f0:	711d                	addi	sp,sp,-96
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:81
  LOG_INFO("External IRQ triggered!");
200003f2:	ce86                	sw	ra,92(sp)
200003f4:	cc96                	sw	t0,88(sp)
200003f6:	ca9a                	sw	t1,84(sp)
200003f8:	c89e                	sw	t2,80(sp)
200003fa:	c6a2                	sw	s0,76(sp)
200003fc:	c4aa                	sw	a0,72(sp)
200003fe:	c2ae                	sw	a1,68(sp)
20000400:	c0b2                	sw	a2,64(sp)
20000402:	de36                	sw	a3,60(sp)
20000404:	dc3a                	sw	a4,56(sp)
20000406:	da3e                	sw	a5,52(sp)
20000408:	d842                	sw	a6,48(sp)
2000040a:	d646                	sw	a7,44(sp)
2000040c:	d472                	sw	t3,40(sp)
2000040e:	d276                	sw	t4,36(sp)
20000410:	d07a                	sw	t5,32(sp)
20000412:	ce7e                	sw	t6,28(sp)
20000414:	00002517          	auipc	a0,0x2
20000418:	81c50513          	addi	a0,a0,-2020 # 20001c30 <kDeviceLogBypassUartAddress>
2000041c:	4108                	lw	a0,0(a0)
2000041e:	c901                	beqz	a0,2000042e <handler_irq_external+0x3e>
20000420:	e0010517          	auipc	a0,0xe0010
20000424:	c0850513          	addi	a0,a0,-1016 # 10028 <handler_irq_external.kLogFields>
20000428:	4581                	li	a1,0
2000042a:	2965                	jal	200008e2 <base_log_internal_dv>
2000042c:	a819                	j	20000442 <handler_irq_external+0x52>
2000042e:	00001597          	auipc	a1,0x1
20000432:	75a58593          	addi	a1,a1,1882 # 20001b88 <__udivdi3+0x394>
20000436:	0020                	addi	s0,sp,8
20000438:	4651                	li	a2,20
2000043a:	8522                	mv	a0,s0
2000043c:	2a41                	jal	200005cc <memcpy>
2000043e:	8522                	mv	a0,s0
20000440:	2101                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:82
  while (1) {
20000442:	a001                	j	20000442 <handler_irq_external+0x52>

20000444 <print_exc_msg>:
print_exc_msg():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:25
static void print_exc_msg(const char *msg) {
20000444:	1101                	addi	sp,sp,-32
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:26
  LOG_INFO("%s", msg);
20000446:	ce06                	sw	ra,28(sp)
20000448:	cc22                	sw	s0,24(sp)
2000044a:	ca26                	sw	s1,20(sp)
2000044c:	00001597          	auipc	a1,0x1
20000450:	7e458593          	addi	a1,a1,2020 # 20001c30 <kDeviceLogBypassUartAddress>
20000454:	418c                	lw	a1,0(a1)
20000456:	842a                	mv	s0,a0
20000458:	c18d                	beqz	a1,2000047a <print_exc_msg+0x36>
2000045a:	e0010517          	auipc	a0,0xe0010
2000045e:	bf650513          	addi	a0,a0,-1034 # 10050 <print_exc_msg.kLogFields>
20000462:	4585                	li	a1,1
20000464:	8622                	mv	a2,s0
20000466:	29b5                	jal	200008e2 <base_log_internal_dv>
get_mtval():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:16
  CSR_READ(CSR_REG_MTVAL, &mtval);
20000468:	34302673          	csrr	a2,mtval
print_exc_msg():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:27
  LOG_INFO("MTVAL value is 0x%x", get_mtval());
2000046c:	e0010517          	auipc	a0,0xe0010
20000470:	bf850513          	addi	a0,a0,-1032 # 10064 <print_exc_msg.kLogFields.6>
20000474:	4585                	li	a1,1
20000476:	21b5                	jal	200008e2 <base_log_internal_dv>
20000478:	a80d                	j	200004aa <print_exc_msg+0x66>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:26
  LOG_INFO("%s", msg);
2000047a:	00001597          	auipc	a1,0x1
2000047e:	73658593          	addi	a1,a1,1846 # 20001bb0 <__udivdi3+0x3bc>
20000482:	848a                	mv	s1,sp
20000484:	4651                	li	a2,20
20000486:	8526                	mv	a0,s1
20000488:	2291                	jal	200005cc <memcpy>
2000048a:	8526                	mv	a0,s1
2000048c:	85a2                	mv	a1,s0
2000048e:	2e4d                	jal	20000840 <base_log_internal_core>
get_mtval():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:16
  CSR_READ(CSR_REG_MTVAL, &mtval);
20000490:	34302473          	csrr	s0,mtval
print_exc_msg():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:27
  LOG_INFO("MTVAL value is 0x%x", get_mtval());
20000494:	00001597          	auipc	a1,0x1
20000498:	73058593          	addi	a1,a1,1840 # 20001bc4 <__udivdi3+0x3d0>
2000049c:	848a                	mv	s1,sp
2000049e:	4651                	li	a2,20
200004a0:	8526                	mv	a0,s1
200004a2:	222d                	jal	200005cc <memcpy>
200004a4:	8526                	mv	a0,s1
200004a6:	85a2                	mv	a1,s0
200004a8:	2e61                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/handler.c:28
  while (1) {
200004aa:	a001                	j	200004aa <print_exc_msg+0x66>

200004ac <main>:
main():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:37
                           }) == kDifUartConfigOk,
        "failed to configure UART");
  base_uart_stdout(&uart0);
}

int main(int argc, char **argv) {
200004ac:	1141                	addi	sp,sp,-16
200004ae:	c606                	sw	ra,12(sp)
200004b0:	c422                	sw	s0,8(sp)
200004b2:	6511                	lui	a0,0x4
200004b4:	35450513          	addi	a0,a0,852 # 4354 <_stack_size+0x2354>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:38
  test_status_set(kTestStatusInTest);
200004b8:	27c010ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:41

  // Initialize the UART to enable logging for non-DV simulation platforms.
  if (kDeviceType != kDeviceSimDV) {
200004bc:	00001517          	auipc	a0,0x1
200004c0:	74450513          	addi	a0,a0,1860 # 20001c00 <kDeviceType>
200004c4:	4108                	lw	a0,0(a0)
200004c6:	c111                	beqz	a0,200004ca <main+0x1e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:42
    init_uart();
200004c8:	2815                	jal	200004fc <init_uart>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:46
  }

  // Run the SW test which is fully contained within `test_main()`.
  bool result = test_main();
200004ca:	2add                	jal	200006c0 <test_main>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:49

  // Must happen before any debug output.
  if (kTestConfig.can_clobber_uart) {
200004cc:	00001597          	auipc	a1,0x1
200004d0:	77c58593          	addi	a1,a1,1916 # 20001c48 <kTestConfig>
200004d4:	0005c583          	lbu	a1,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:46
  bool result = test_main();
200004d8:	842a                	mv	s0,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:49
  if (kTestConfig.can_clobber_uart) {
200004da:	c191                	beqz	a1,200004de <main+0x32>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:50
    init_uart();
200004dc:	2005                	jal	200004fc <init_uart>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:53
  }

  test_coverage_send_buffer();
200004de:	20cd                	jal	200005c0 <test_coverage_send_buffer>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:54
  test_status_set(result ? kTestStatusPassed : kTestStatusFailed);
200004e0:	e409                	bnez	s0,200004ea <main+0x3e>
200004e2:	6531                	lui	a0,0xc
200004e4:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
200004e8:	a019                	j	200004ee <main+0x42>
200004ea:	6525                	lui	a0,0x9
200004ec:	0535                	addi	a0,a0,13
200004ee:	246010ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:57

  // Unreachable code.
  return 1;
200004f2:	4505                	li	a0,1
200004f4:	4422                	lw	s0,8(sp)
200004f6:	40b2                	lw	ra,12(sp)
200004f8:	0141                	addi	sp,sp,16
200004fa:	8082                	ret

200004fc <init_uart>:
init_uart():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:18
static void init_uart(void) {
200004fc:	1101                	addi	sp,sp,-32
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:19
  CHECK(
200004fe:	ce06                	sw	ra,28(sp)
20000500:	cc22                	sw	s0,24(sp)
20000502:	ca26                	sw	s1,20(sp)
20000504:	f0000597          	auipc	a1,0xf0000
20000508:	efc58593          	addi	a1,a1,-260 # 10000400 <_bss_start>
2000050c:	40000537          	lui	a0,0x40000
20000510:	0d1000ef          	jal	ra,20000de0 <dif_uart_init>
20000514:	00001497          	auipc	s1,0x1
20000518:	71c48493          	addi	s1,s1,1820 # 20001c30 <kDeviceLogBypassUartAddress>
2000051c:	c90d                	beqz	a0,2000054e <init_uart+0x52>
2000051e:	4088                	lw	a0,0(s1)
20000520:	c901                	beqz	a0,20000530 <init_uart+0x34>
20000522:	e0010517          	auipc	a0,0xe0010
20000526:	b5650513          	addi	a0,a0,-1194 # 10078 <init_uart.kLogFields>
2000052a:	4581                	li	a1,0
2000052c:	2e5d                	jal	200008e2 <base_log_internal_dv>
2000052e:	a819                	j	20000544 <init_uart+0x48>
20000530:	00001597          	auipc	a1,0x1
20000534:	6a858593          	addi	a1,a1,1704 # 20001bd8 <__udivdi3+0x3e4>
20000538:	840a                	mv	s0,sp
2000053a:	4651                	li	a2,20
2000053c:	8522                	mv	a0,s0
2000053e:	2079                	jal	200005cc <memcpy>
20000540:	8522                	mv	a0,s0
20000542:	2cfd                	jal	20000840 <base_log_internal_core>
20000544:	6531                	lui	a0,0xc
20000546:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
2000054a:	1ea010ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:26
  CHECK(dif_uart_configure(&uart0,
2000054e:	00001517          	auipc	a0,0x1
20000552:	6d250513          	addi	a0,a0,1746 # 20001c20 <kUartBaudrate>
20000556:	4108                	lw	a0,0(a0)
20000558:	00001597          	auipc	a1,0x1
2000055c:	6b858593          	addi	a1,a1,1720 # 20001c10 <kClockFreqPeripheralHz>
20000560:	418c                	lw	a1,0(a1)
20000562:	c02a                	sw	a0,0(sp)
20000564:	c22e                	sw	a1,4(sp)
20000566:	4505                	li	a0,1
20000568:	c42a                	sw	a0,8(sp)
2000056a:	c62a                	sw	a0,12(sp)
2000056c:	f0000517          	auipc	a0,0xf0000
20000570:	e9450513          	addi	a0,a0,-364 # 10000400 <_bss_start>
20000574:	858a                	mv	a1,sp
20000576:	079000ef          	jal	ra,20000dee <dif_uart_configure>
2000057a:	c90d                	beqz	a0,200005ac <init_uart+0xb0>
2000057c:	4088                	lw	a0,0(s1)
2000057e:	c901                	beqz	a0,2000058e <init_uart+0x92>
20000580:	e0010517          	auipc	a0,0xe0010
20000584:	b0c50513          	addi	a0,a0,-1268 # 1008c <init_uart.kLogFields.2>
20000588:	4581                	li	a1,0
2000058a:	2ea1                	jal	200008e2 <base_log_internal_dv>
2000058c:	a819                	j	200005a2 <init_uart+0xa6>
2000058e:	00001597          	auipc	a1,0x1
20000592:	65e58593          	addi	a1,a1,1630 # 20001bec <__udivdi3+0x3f8>
20000596:	840a                	mv	s0,sp
20000598:	4651                	li	a2,20
2000059a:	8522                	mv	a0,s0
2000059c:	2805                	jal	200005cc <memcpy>
2000059e:	8522                	mv	a0,s0
200005a0:	2445                	jal	20000840 <base_log_internal_core>
200005a2:	6531                	lui	a0,0xc
200005a4:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
200005a8:	18c010ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:34
  base_uart_stdout(&uart0);
200005ac:	f0000517          	auipc	a0,0xf0000
200005b0:	e5450513          	addi	a0,a0,-428 # 10000400 <_bss_start>
200005b4:	2641                	jal	20000934 <base_uart_stdout>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_main.c:35
}
200005b6:	44d2                	lw	s1,20(sp)
200005b8:	4462                	lw	s0,24(sp)
200005ba:	40f2                	lw	ra,28(sp)
200005bc:	6105                	addi	sp,sp,32
200005be:	8082                	ret

200005c0 <test_coverage_send_buffer>:
test_coverage_send_buffer():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_coverage_none.c:9

#include "sw/device/lib/testing/test_coverage.h"

// This NOP function gets linked in when coverage is disabled. See
// `test_coverage_llvm.c` for its actual definition when coverage is enabled.
void test_coverage_send_buffer(void) {}
200005c0:	8082                	ret
	...

200005c4 <read_32>:
read_32():
/home/gl/work/opentitan/repo/sw/device/lib/base/memory.h:68
  // Failing to get that particular codegen in either GCC or Clang with -O2 or
  // -Os set shall be considred a bug in this function. The same applies to
  // `write32()`.
  ptr = __builtin_assume_aligned(ptr, alignof(uint32_t));
  uint32_t val;
  __builtin_memcpy(&val, ptr, sizeof(uint32_t));
200005c4:	4108                	lw	a0,0(a0)
/home/gl/work/opentitan/repo/sw/device/lib/base/memory.h:69
  return val;
200005c6:	8082                	ret

200005c8 <write_32>:
write_32():
/home/gl/work/opentitan/repo/sw/device/lib/base/memory.h:94
inline void write_32(uint32_t value, void *ptr) {
  // Both GCC and Clang optimize the code below into a single word-store on most
  // platforms. See the comment in `read_32()` for more implementation-private
  // information.
  ptr = __builtin_assume_aligned(ptr, alignof(uint32_t));
  __builtin_memcpy(ptr, &value, sizeof(uint32_t));
200005c8:	c188                	sw	a0,0(a1)
/home/gl/work/opentitan/repo/sw/device/lib/base/memory.h:95
}
200005ca:	8082                	ret

200005cc <memcpy>:
memcpy():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:24

#if !defined(HOST_BUILD)
void *memcpy(void *restrict dest, const void *restrict src, size_t len) {
  uint8_t *dest8 = (uint8_t *)dest;
  uint8_t *src8 = (uint8_t *)src;
  for (size_t i = 0; i < len; ++i) {
200005cc:	ca11                	beqz	a2,200005e0 <memcpy+0x14>
200005ce:	86aa                	mv	a3,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:25
    dest8[i] = src8[i];
200005d0:	00058703          	lb	a4,0(a1)
200005d4:	00e68023          	sb	a4,0(a3)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:24
  for (size_t i = 0; i < len; ++i) {
200005d8:	167d                	addi	a2,a2,-1
200005da:	0685                	addi	a3,a3,1
200005dc:	0585                	addi	a1,a1,1
200005de:	fa6d                	bnez	a2,200005d0 <memcpy+0x4>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:27
  }
  return dest;
200005e0:	8082                	ret

200005e2 <memset>:
memset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:35

#if !defined(HOST_BUILD)
void *memset(void *dest, int value, size_t len) {
  uint8_t *dest8 = (uint8_t *)dest;
  uint8_t value8 = (uint8_t)value;
  for (size_t i = 0; i < len; ++i) {
200005e2:	c619                	beqz	a2,200005f0 <memset+0xe>
200005e4:	86aa                	mv	a3,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:36
    dest8[i] = value8;
200005e6:	00b68023          	sb	a1,0(a3)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:35
  for (size_t i = 0; i < len; ++i) {
200005ea:	167d                	addi	a2,a2,-1
200005ec:	0685                	addi	a3,a3,1
200005ee:	fe65                	bnez	a2,200005e6 <memset+0x4>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:38
  }
  return dest;
200005f0:	8082                	ret

200005f2 <memcmp>:
memcmp():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:52
};

int memcmp(const void *lhs, const void *rhs, size_t len) {
  const uint8_t *lhs8 = (uint8_t *)lhs;
  const uint8_t *rhs8 = (uint8_t *)rhs;
  for (size_t i = 0; i < len; ++i) {
200005f2:	ce09                	beqz	a2,2000060c <memcmp+0x1a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:53
    if (lhs8[i] < rhs8[i]) {
200005f4:	00054683          	lbu	a3,0(a0)
200005f8:	0005c703          	lbu	a4,0(a1)
200005fc:	00e6ea63          	bltu	a3,a4,20000610 <memcmp+0x1e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:55
      return kMemCmpLt;
    } else if (lhs8[i] > rhs8[i]) {
20000600:	00d76b63          	bltu	a4,a3,20000616 <memcmp+0x24>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:52
  for (size_t i = 0; i < len; ++i) {
20000604:	167d                	addi	a2,a2,-1
20000606:	0585                	addi	a1,a1,1
20000608:	0505                	addi	a0,a0,1
2000060a:	f66d                	bnez	a2,200005f4 <memcmp+0x2>
2000060c:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:60
      return kMemCmpGt;
    }
  }
  return kMemCmpEq;
}
2000060e:	8082                	ret
20000610:	fd600513          	li	a0,-42
20000614:	8082                	ret
20000616:	02a00513          	li	a0,42
2000061a:	8082                	ret

2000061c <memchr>:
memchr():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:67

#if !defined(HOST_BUILD)
void *memchr(const void *ptr, int value, size_t len) {
  uint8_t *ptr8 = (uint8_t *)ptr;
  uint8_t value8 = (uint8_t)value;
  for (size_t i = 0; i < len; ++i) {
2000061c:	ca11                	beqz	a2,20000630 <memchr+0x14>
2000061e:	0ff5f593          	andi	a1,a1,255
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:68
    if (ptr8[i] == value8) {
20000622:	00054683          	lbu	a3,0(a0)
20000626:	00b68663          	beq	a3,a1,20000632 <memchr+0x16>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:67
  for (size_t i = 0; i < len; ++i) {
2000062a:	167d                	addi	a2,a2,-1
2000062c:	0505                	addi	a0,a0,1
2000062e:	fa75                	bnez	a2,20000622 <memchr+0x6>
20000630:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:73
      return ptr8 + i;
    }
  }
  return NULL;
}
20000632:	8082                	ret

20000634 <memrchr>:
memrchr():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:79
#endif  // !defined(HOST_BUILD)

void *memrchr(const void *ptr, int value, size_t len) {
  uint8_t *ptr8 = (uint8_t *)ptr;
  uint8_t value8 = (uint8_t)value;
  for (size_t i = 0; i < len; ++i) {
20000634:	ce09                	beqz	a2,2000064e <memrchr+0x1a>
20000636:	fff50693          	addi	a3,a0,-1
2000063a:	0ff5f593          	andi	a1,a1,255
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:81
    size_t idx = len - i - 1;
    if (ptr8[idx] == value8) {
2000063e:	00c68733          	add	a4,a3,a2
20000642:	00074703          	lbu	a4,0(a4)
20000646:	00b70663          	beq	a4,a1,20000652 <memrchr+0x1e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:79
  for (size_t i = 0; i < len; ++i) {
2000064a:	167d                	addi	a2,a2,-1
2000064c:	fa6d                	bnez	a2,2000063e <memrchr+0xa>
2000064e:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/base/memory.c:86
      return ptr8 + idx;
    }
  }
  return NULL;
}
20000650:	8082                	ret
20000652:	9532                	add	a0,a0,a2
20000654:	157d                	addi	a0,a0,-1
20000656:	8082                	ret

20000658 <handler_lsu_fault>:
handler_lsu_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:56
  return mepc;
}

static void set_mepc(uint32_t mepc) { CSR_WRITE(CSR_REG_MEPC, mepc); }

void handler_lsu_fault(void) {
20000658:	1101                	addi	sp,sp,-32
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:57
  pmp_load_exception = true;
2000065a:	ce06                	sw	ra,28(sp)
2000065c:	cc22                	sw	s0,24(sp)
2000065e:	ca26                	sw	s1,20(sp)
20000660:	c0418513          	addi	a0,gp,-1020 # 10000404 <pmp_load_exception>
20000664:	4585                	li	a1,1
20000666:	00b50023          	sb	a1,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:60

  uint32_t mepc = get_mepc();
  LOG_INFO("Load fault exception handler: mepc = 0x%x", mepc);
2000066a:	00001517          	auipc	a0,0x1
2000066e:	5c650513          	addi	a0,a0,1478 # 20001c30 <kDeviceLogBypassUartAddress>
20000672:	4108                	lw	a0,0(a0)
get_mepc():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:50
  CSR_READ(CSR_REG_MEPC, &mepc);
20000674:	34102473          	csrr	s0,mepc
handler_lsu_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:60
  LOG_INFO("Load fault exception handler: mepc = 0x%x", mepc);
20000678:	c909                	beqz	a0,2000068a <handler_lsu_fault+0x32>
2000067a:	e0010517          	auipc	a0,0xe0010
2000067e:	a2650513          	addi	a0,a0,-1498 # 100a0 <handler_lsu_fault.kLogFields>
20000682:	4585                	li	a1,1
20000684:	8622                	mv	a2,s0
20000686:	2cb1                	jal	200008e2 <base_log_internal_dv>
20000688:	a821                	j	200006a0 <handler_lsu_fault+0x48>
2000068a:	00001597          	auipc	a1,0x1
2000068e:	5aa58593          	addi	a1,a1,1450 # 20001c34 <kDeviceLogBypassUartAddress+0x4>
20000692:	848a                	mv	s1,sp
20000694:	4651                	li	a2,20
20000696:	8526                	mv	a0,s1
20000698:	3f15                	jal	200005cc <memcpy>
2000069a:	8526                	mv	a0,s1
2000069c:	85a2                	mv	a1,s0
2000069e:	224d                	jal	20000840 <base_log_internal_core>
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:73
  // instructions can start on 16bit boundary.
  //
  // Please see:
  // "“C” Standard Extension for Compressed Instructions, Version 2.0",
  // section 16.1.
  uint32_t fault_instruction = *((uint32_t *)mepc);
200006a0:	4008                	lw	a0,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:74
  bool not_compressed = (fault_instruction & 0x3) == 0x3;
200006a2:	00357593          	andi	a1,a0,3
200006a6:	460d                	li	a2,3
200006a8:	4511                	li	a0,4
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:75
  mepc = not_compressed ? (mepc + 4) : (mepc + 2);
200006aa:	00c58363          	beq	a1,a2,200006b0 <handler_lsu_fault+0x58>
200006ae:	4509                	li	a0,2
200006b0:	9522                	add	a0,a0,s0
set_mepc():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:54
static void set_mepc(uint32_t mepc) { CSR_WRITE(CSR_REG_MEPC, mepc); }
200006b2:	34151073          	csrw	mepc,a0
handler_lsu_fault():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:77
  set_mepc(mepc);
}
200006b6:	44d2                	lw	s1,20(sp)
200006b8:	4462                	lw	s0,24(sp)
200006ba:	40f2                	lw	ra,28(sp)
200006bc:	6105                	addi	sp,sp,32
200006be:	8082                	ret

200006c0 <test_main>:
test_main():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:102

const test_config_t kTestConfig = {
    .can_clobber_uart = false,
};

bool test_main(void) {
200006c0:	7179                	addi	sp,sp,-48
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:103
  pmp_load_exception = false;
200006c2:	d606                	sw	ra,44(sp)
200006c4:	d422                	sw	s0,40(sp)
200006c6:	d226                	sw	s1,36(sp)
200006c8:	d04a                	sw	s2,32(sp)
200006ca:	ce4e                	sw	s3,28(sp)
200006cc:	cc52                	sw	s4,24(sp)
200006ce:	c0418413          	addi	s0,gp,-1020 # 10000404 <pmp_load_exception>
200006d2:	00040023          	sb	zero,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:104
  char load = pmp_load_test_data[PMP_LOAD_RANGE_BOTTOM_OFFSET];
200006d6:	f0000997          	auipc	s3,0xf0000
200006da:	12a98993          	addi	s3,s3,298 # 10000800 <__global_pointer$>
200006de:	00098503          	lb	a0,0(s3)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:105
  CHECK(!pmp_load_exception, "Load access violation before PMP configuration");
200006e2:	00044503          	lbu	a0,0(s0)
200006e6:	00001a17          	auipc	s4,0x1
200006ea:	54aa0a13          	addi	s4,s4,1354 # 20001c30 <kDeviceLogBypassUartAddress>
200006ee:	c915                	beqz	a0,20000722 <test_main+0x62>
200006f0:	000a2503          	lw	a0,0(s4)
200006f4:	c901                	beqz	a0,20000704 <test_main+0x44>
200006f6:	e0010517          	auipc	a0,0xe0010
200006fa:	9be50513          	addi	a0,a0,-1602 # 100b4 <test_main.kLogFields>
200006fe:	4581                	li	a1,0
20000700:	22cd                	jal	200008e2 <base_log_internal_dv>
20000702:	a819                	j	20000718 <test_main+0x58>
20000704:	00001597          	auipc	a1,0x1
20000708:	54858593          	addi	a1,a1,1352 # 20001c4c <kTestConfig+0x4>
2000070c:	848a                	mv	s1,sp
2000070e:	4651                	li	a2,20
20000710:	8526                	mv	a0,s1
20000712:	3d6d                	jal	200005cc <memcpy>
20000714:	8526                	mv	a0,s1
20000716:	222d                	jal	20000840 <base_log_internal_core>
20000718:	6531                	lui	a0,0xc
2000071a:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
2000071e:	016010ef          	jal	ra,20001734 <test_status_set>
20000722:	40098713          	addi	a4,s3,1024
pmp_configure_load_tor():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:92
  pmp_region_configure_result_t result = pmp_region_configure_tor(
20000726:	4509                	li	a0,2
20000728:	4585                	li	a1,1
2000072a:	4601                	li	a2,0
2000072c:	86ce                	mv	a3,s3
2000072e:	647000ef          	jal	ra,20001574 <pmp_region_configure_tor>
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:94
  CHECK(result == kPmpRegionConfigureOk,
20000732:	cd0d                	beqz	a0,2000076c <test_main+0xac>
20000734:	84aa                	mv	s1,a0
20000736:	000a2503          	lw	a0,0(s4)
2000073a:	c909                	beqz	a0,2000074c <test_main+0x8c>
2000073c:	e0010517          	auipc	a0,0xe0010
20000740:	9c850513          	addi	a0,a0,-1592 # 10104 <pmp_configure_load_tor.kLogFields>
20000744:	4585                	li	a1,1
20000746:	8626                	mv	a2,s1
20000748:	2a69                	jal	200008e2 <base_log_internal_dv>
2000074a:	a821                	j	20000762 <test_main+0xa2>
2000074c:	00001597          	auipc	a1,0x1
20000750:	55058593          	addi	a1,a1,1360 # 20001c9c <kTestConfig+0x54>
20000754:	890a                	mv	s2,sp
20000756:	4651                	li	a2,20
20000758:	854a                	mv	a0,s2
2000075a:	3d8d                	jal	200005cc <memcpy>
2000075c:	854a                	mv	a0,s2
2000075e:	85a6                	mv	a1,s1
20000760:	20c5                	jal	20000840 <base_log_internal_core>
20000762:	6531                	lui	a0,0xc
20000764:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
20000768:	7cd000ef          	jal	ra,20001734 <test_status_set>
test_main():
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:109

  pmp_configure_load_tor();

  pmp_load_exception = false;
2000076c:	00040023          	sb	zero,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:110
  load = pmp_load_test_data[PMP_LOAD_RANGE_BOTTOM_OFFSET];
20000770:	00098503          	lb	a0,0(s3)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:111
  CHECK(pmp_load_exception,
20000774:	00044503          	lbu	a0,0(s0)
20000778:	e915                	bnez	a0,200007ac <test_main+0xec>
2000077a:	000a2503          	lw	a0,0(s4)
2000077e:	c901                	beqz	a0,2000078e <test_main+0xce>
20000780:	e0010517          	auipc	a0,0xe0010
20000784:	94850513          	addi	a0,a0,-1720 # 100c8 <test_main.kLogFields.3>
20000788:	4581                	li	a1,0
2000078a:	2aa1                	jal	200008e2 <base_log_internal_dv>
2000078c:	a819                	j	200007a2 <test_main+0xe2>
2000078e:	00001597          	auipc	a1,0x1
20000792:	4d258593          	addi	a1,a1,1234 # 20001c60 <kTestConfig+0x18>
20000796:	848a                	mv	s1,sp
20000798:	4651                	li	a2,20
2000079a:	8526                	mv	a0,s1
2000079c:	3d05                	jal	200005cc <memcpy>
2000079e:	8526                	mv	a0,s1
200007a0:	2045                	jal	20000840 <base_log_internal_core>
200007a2:	6531                	lui	a0,0xc
200007a4:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
200007a8:	78d000ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:114
        "No load access violation on the bottom of the range load");

  pmp_load_exception = false;
200007ac:	00040023          	sb	zero,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:115
  load = pmp_load_test_data[PMP_LOAD_RANGE_TOP_OFFSET];
200007b0:	3ff98503          	lb	a0,1023(s3)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:116
  CHECK(pmp_load_exception,
200007b4:	00044503          	lbu	a0,0(s0)
200007b8:	e915                	bnez	a0,200007ec <test_main+0x12c>
200007ba:	000a2503          	lw	a0,0(s4)
200007be:	c901                	beqz	a0,200007ce <test_main+0x10e>
200007c0:	e0010517          	auipc	a0,0xe0010
200007c4:	91c50513          	addi	a0,a0,-1764 # 100dc <test_main.kLogFields.6>
200007c8:	4581                	li	a1,0
200007ca:	2a21                	jal	200008e2 <base_log_internal_dv>
200007cc:	a819                	j	200007e2 <test_main+0x122>
200007ce:	00001597          	auipc	a1,0x1
200007d2:	4a658593          	addi	a1,a1,1190 # 20001c74 <kTestConfig+0x2c>
200007d6:	848a                	mv	s1,sp
200007d8:	4651                	li	a2,20
200007da:	8526                	mv	a0,s1
200007dc:	3bc5                	jal	200005cc <memcpy>
200007de:	8526                	mv	a0,s1
200007e0:	2085                	jal	20000840 <base_log_internal_core>
200007e2:	6531                	lui	a0,0xc
200007e4:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
200007e8:	74d000ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:119
        "No load access violation on the top of the range load");

  pmp_load_exception = false;
200007ec:	00040023          	sb	zero,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:120
  load = pmp_load_test_data[PMP_LOAD_RANGE_TOP_OFFSET + 1];
200007f0:	40098503          	lb	a0,1024(s3)
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:121
  CHECK(!pmp_load_exception, "Load access violation on top of the range + 1");
200007f4:	00044503          	lbu	a0,0(s0)
200007f8:	c915                	beqz	a0,2000082c <test_main+0x16c>
200007fa:	000a2503          	lw	a0,0(s4)
200007fe:	c901                	beqz	a0,2000080e <test_main+0x14e>
20000800:	e0010517          	auipc	a0,0xe0010
20000804:	8f050513          	addi	a0,a0,-1808 # 100f0 <test_main.kLogFields.9>
20000808:	4581                	li	a1,0
2000080a:	28e1                	jal	200008e2 <base_log_internal_dv>
2000080c:	a819                	j	20000822 <test_main+0x162>
2000080e:	00001597          	auipc	a1,0x1
20000812:	47a58593          	addi	a1,a1,1146 # 20001c88 <kTestConfig+0x40>
20000816:	840a                	mv	s0,sp
20000818:	4651                	li	a2,20
2000081a:	8522                	mv	a0,s0
2000081c:	3b45                	jal	200005cc <memcpy>
2000081e:	8522                	mv	a0,s0
20000820:	2005                	jal	20000840 <base_log_internal_core>
20000822:	6531                	lui	a0,0xc
20000824:	aad50513          	addi	a0,a0,-1363 # baad <_stack_size+0x9aad>
20000828:	70d000ef          	jal	ra,20001734 <test_status_set>
/home/gl/work/opentitan/repo/build-out/../sw/device/tests/pmp_smoketest_tor.c:125

  (void)load;

  return true;
2000082c:	4505                	li	a0,1
2000082e:	4a62                	lw	s4,24(sp)
20000830:	49f2                	lw	s3,28(sp)
20000832:	5902                	lw	s2,32(sp)
20000834:	5492                	lw	s1,36(sp)
20000836:	5422                	lw	s0,40(sp)
20000838:	50b2                	lw	ra,44(sp)
2000083a:	6145                	addi	sp,sp,48
2000083c:	8082                	ret
	...

20000840 <base_log_internal_core>:
base_log_internal_core():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:47
 * Logs `log` and the values that follow to stdout.
 *
 * @param log the log data to log.
 * @param ... format parameters matching the format string.
 */
void base_log_internal_core(log_fields_t log, ...) {
20000840:	7139                	addi	sp,sp,-64
20000842:	ce06                	sw	ra,28(sp)
20000844:	cc22                	sw	s0,24(sp)
20000846:	ca26                	sw	s1,20(sp)
20000848:	c84a                	sw	s2,16(sp)
2000084a:	892a                	mv	s2,a0
2000084c:	de46                	sw	a7,60(sp)
2000084e:	dc42                	sw	a6,56(sp)
20000850:	da3e                	sw	a5,52(sp)
20000852:	d83a                	sw	a4,48(sp)
20000854:	d636                	sw	a3,44(sp)
20000856:	d432                	sw	a2,40(sp)
20000858:	d22e                	sw	a1,36(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:49
  size_t file_name_len =
      ((char *)memchr(log.file_name, '\0', PTRDIFF_MAX)) - log.file_name;
2000085a:	4144                	lw	s1,4(a0)
2000085c:	80000537          	lui	a0,0x80000
20000860:	fff50613          	addi	a2,a0,-1 # 7fffffff <_data_init_start+0x5fffde17>
20000864:	8526                	mv	a0,s1
20000866:	4581                	li	a1,0
20000868:	3b55                	jal	2000061c <memchr>
2000086a:	40950633          	sub	a2,a0,s1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:50
  const char *base_name = memrchr(log.file_name, '/', file_name_len);
2000086e:	02f00593          	li	a1,47
20000872:	8526                	mv	a0,s1
20000874:	33c1                	jal	20000634 <memrchr>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:62
  // A small global counter that increments with each log line. This can be
  // useful for seeing how many times this function has been called, even if
  // nothing was printed for some time.
  static uint16_t global_log_counter = 0;

  base_printf("%s%5d %s:%d] ", stringify_severity(log.severity),
20000876:	00092583          	lw	a1,0(s2)
2000087a:	460d                	li	a2,3
stringify_severity():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:27
  switch (severity) {
2000087c:	00b66b63          	bltu	a2,a1,20000892 <base_log_internal_core+0x52>
20000880:	058a                	slli	a1,a1,0x2
20000882:	00001617          	auipc	a2,0x1
20000886:	42e60613          	addi	a2,a2,1070 # 20001cb0 <kTestConfig+0x68>
2000088a:	95b2                	add	a1,a1,a2
2000088c:	418c                	lw	a1,0(a1)
base_log_internal_core():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:51
  if (base_name == NULL) {
2000088e:	e519                	bnez	a0,2000089c <base_log_internal_core+0x5c>
20000890:	a801                	j	200008a0 <base_log_internal_core+0x60>
20000892:	00002597          	auipc	a1,0x2
20000896:	91858593          	addi	a1,a1,-1768 # 200021aa <__clz_tab+0x472>
2000089a:	c119                	beqz	a0,200008a0 <base_log_internal_core+0x60>
2000089c:	00150493          	addi	s1,a0,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:63
              global_log_counter, base_name, log.line);
200008a0:	c0618413          	addi	s0,gp,-1018 # 10000406 <base_log_internal_core.global_log_counter>
200008a4:	00045603          	lhu	a2,0(s0)
200008a8:	00892703          	lw	a4,8(s2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:62
  base_printf("%s%5d %s:%d] ", stringify_severity(log.severity),
200008ac:	00002517          	auipc	a0,0x2
200008b0:	8e550513          	addi	a0,a0,-1819 # 20002191 <__clz_tab+0x459>
200008b4:	86a6                	mv	a3,s1
200008b6:	28d1                	jal	2000098a <base_printf>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:64
  ++global_log_counter;
200008b8:	00041503          	lh	a0,0(s0)
200008bc:	0505                	addi	a0,a0,1
200008be:	00a41023          	sh	a0,0(s0)
200008c2:	104c                	addi	a1,sp,36
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:67

  va_list args;
  va_start(args, log);
200008c4:	c62e                	sw	a1,12(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:68
  base_vprintf(log.format, args);
200008c6:	01092503          	lw	a0,16(s2)
200008ca:	28c5                	jal	200009ba <base_vprintf>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:71
  va_end(args);

  base_printf("\r\n");
200008cc:	00002517          	auipc	a0,0x2
200008d0:	8d350513          	addi	a0,a0,-1837 # 2000219f <__clz_tab+0x467>
200008d4:	285d                	jal	2000098a <base_printf>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:72
}
200008d6:	4942                	lw	s2,16(sp)
200008d8:	44d2                	lw	s1,20(sp)
200008da:	4462                	lw	s0,24(sp)
200008dc:	40f2                	lw	ra,28(sp)
200008de:	6121                	addi	sp,sp,64
200008e0:	8082                	ret

200008e2 <base_log_internal_dv>:
base_log_internal_dv():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:84
 *        be invalid at runtime, since the pointed-to data will have been
 *        stripped from the binary.
 * @param nargs the number of arguments passed to the format string.
 * @param ... format parameters matching the format string.
 */
void base_log_internal_dv(const log_fields_t *log, uint32_t nargs, ...) {
200008e2:	1101                	addi	sp,sp,-32
200008e4:	ce46                	sw	a7,28(sp)
200008e6:	cc42                	sw	a6,24(sp)
200008e8:	ca3e                	sw	a5,20(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:85
  mmio_region_t log_device = mmio_region_from_addr(kDeviceLogBypassUartAddress);
200008ea:	00001797          	auipc	a5,0x1
200008ee:	34678793          	addi	a5,a5,838 # 20001c30 <kDeviceLogBypassUartAddress>
200008f2:	439c                	lw	a5,0(a5)
200008f4:	c83a                	sw	a4,16(sp)
200008f6:	c636                	sw	a3,12(sp)
200008f8:	c432                	sw	a2,8(sp)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
 * @param offset the offset to write at, in bytes.
 * @param value the value to write.
 */
inline void mmio_region_write32(mmio_region_t base, ptrdiff_t offset,
                                uint32_t value) {
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
200008fa:	c388                	sw	a0,0(a5)
200008fc:	0028                	addi	a0,sp,8
base_log_internal_dv():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:89
  mmio_region_write32(log_device, 0x0, (uintptr_t)log);

  va_list args;
  va_start(args, nargs);
200008fe:	c22a                	sw	a0,4(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:90
  for (int i = 0; i < nargs; ++i) {
20000900:	c989                	beqz	a1,20000912 <base_log_internal_dv+0x30>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:91
    mmio_region_write32(log_device, 0x0, va_arg(args, uint32_t));
20000902:	4512                	lw	a0,4(sp)
20000904:	00450613          	addi	a2,a0,4
20000908:	c232                	sw	a2,4(sp)
2000090a:	4108                	lw	a0,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:90
  for (int i = 0; i < nargs; ++i) {
2000090c:	15fd                	addi	a1,a1,-1
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
2000090e:	c388                	sw	a0,0(a5)
base_log_internal_dv():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:90
20000910:	f9ed                	bnez	a1,20000902 <base_log_internal_dv+0x20>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/log.c:94
  }
  va_end(args);
}
20000912:	6105                	addi	sp,sp,32
20000914:	8082                	ret
	...

20000918 <base_set_stdout>:
base_set_stdout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:56
static buffer_sink_t base_stdout = {
    .data = NULL, .sink = &base_dev_null,
};

void base_set_stdout(buffer_sink_t out) {
  if (out.sink == NULL) {
20000918:	e589                	bnez	a1,20000922 <base_set_stdout+0xa>
2000091a:	00000597          	auipc	a1,0x0
2000091e:	01658593          	addi	a1,a1,22 # 20000930 <base_dev_null>
20000922:	effff617          	auipc	a2,0xeffff
20000926:	6de60613          	addi	a2,a2,1758 # 10000000 <_data_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:59
    out.sink = &base_dev_null;
  }
  base_stdout = out;
2000092a:	c208                	sw	a0,0(a2)
2000092c:	c24c                	sw	a1,4(a2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:60
}
2000092e:	8082                	ret

20000930 <base_dev_null>:
base_dev_null():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:48
static size_t base_dev_null(void *data, const char *buf, size_t len) {
20000930:	8532                	mv	a0,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:49
  return len;
20000932:	8082                	ret

20000934 <base_uart_stdout>:
base_uart_stdout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:72
    }
  }
  return len;
}

void base_uart_stdout(const dif_uart_t *uart) {
20000934:	effff597          	auipc	a1,0xeffff
20000938:	6cc58593          	addi	a1,a1,1740 # 10000000 <_data_start>
base_set_stdout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:59
  base_stdout = out;
2000093c:	c188                	sw	a0,0(a1)
2000093e:	00000517          	auipc	a0,0x0
20000942:	00c50513          	addi	a0,a0,12 # 2000094a <base_dev_uart>
20000946:	c1c8                	sw	a0,4(a1)
base_uart_stdout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:75
  base_set_stdout(
      (buffer_sink_t){.data = (void *)uart, .sink = &base_dev_uart});
}
20000948:	8082                	ret

2000094a <base_dev_uart>:
base_dev_uart():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:62
static size_t base_dev_uart(void *data, const char *buf, size_t len) {
2000094a:	1101                	addi	sp,sp,-32
2000094c:	ce06                	sw	ra,28(sp)
2000094e:	cc22                	sw	s0,24(sp)
20000950:	ca26                	sw	s1,20(sp)
20000952:	c84a                	sw	s2,16(sp)
20000954:	c64e                	sw	s3,12(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:64
  for (size_t i = 0; i < len; ++i) {
20000956:	c20d                	beqz	a2,20000978 <base_dev_uart+0x2e>
20000958:	8432                	mv	s0,a2
2000095a:	892e                	mv	s2,a1
2000095c:	89aa                	mv	s3,a0
2000095e:	4481                	li	s1,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:65
    if (dif_uart_byte_send_polled(uart, (uint8_t)buf[i]) != kDifUartOk) {
20000960:	00990533          	add	a0,s2,s1
20000964:	00054583          	lbu	a1,0(a0)
20000968:	854e                	mv	a0,s3
2000096a:	2f19                	jal	20001080 <dif_uart_byte_send_polled>
2000096c:	e519                	bnez	a0,2000097a <base_dev_uart+0x30>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:64
  for (size_t i = 0; i < len; ++i) {
2000096e:	0485                	addi	s1,s1,1
20000970:	fe9418e3          	bne	s0,s1,20000960 <base_dev_uart+0x16>
20000974:	84a2                	mv	s1,s0
20000976:	a011                	j	2000097a <base_dev_uart+0x30>
20000978:	4481                	li	s1,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:70
}
2000097a:	8526                	mv	a0,s1
2000097c:	49b2                	lw	s3,12(sp)
2000097e:	4942                	lw	s2,16(sp)
20000980:	44d2                	lw	s1,20(sp)
20000982:	4462                	lw	s0,24(sp)
20000984:	40f2                	lw	ra,28(sp)
20000986:	6105                	addi	sp,sp,32
20000988:	8082                	ret

2000098a <base_printf>:
base_printf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:77

size_t base_printf(const char *format, ...) {
2000098a:	7179                	addi	sp,sp,-48
2000098c:	c606                	sw	ra,12(sp)
2000098e:	d646                	sw	a7,44(sp)
20000990:	d442                	sw	a6,40(sp)
20000992:	d23e                	sw	a5,36(sp)
20000994:	d03a                	sw	a4,32(sp)
20000996:	ce36                	sw	a3,28(sp)
20000998:	cc32                	sw	a2,24(sp)
2000099a:	ca2e                	sw	a1,20(sp)
2000099c:	effff597          	auipc	a1,0xeffff
200009a0:	66458593          	addi	a1,a1,1636 # 10000000 <_data_start>
base_vprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:86
  va_end(args);
  return bytes_left;
}

size_t base_vprintf(const char *format, va_list args) {
  return base_vfprintf(base_stdout, format, args);
200009a4:	4190                	lw	a2,0(a1)
200009a6:	41cc                	lw	a1,4(a1)
200009a8:	872a                	mv	a4,a0
200009aa:	0854                	addi	a3,sp,20
base_printf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:79
  va_start(args, format);
200009ac:	c436                	sw	a3,8(sp)
base_vprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:86
  return base_vfprintf(base_stdout, format, args);
200009ae:	8532                	mv	a0,a2
200009b0:	863a                	mv	a2,a4
200009b2:	200d                	jal	200009d4 <base_vfprintf>
base_printf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:82
  return bytes_left;
200009b4:	40b2                	lw	ra,12(sp)
200009b6:	6145                	addi	sp,sp,48
200009b8:	8082                	ret

200009ba <base_vprintf>:
base_vprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:85
size_t base_vprintf(const char *format, va_list args) {
200009ba:	effff697          	auipc	a3,0xeffff
200009be:	64668693          	addi	a3,a3,1606 # 10000000 <_data_start>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:86
  return base_vfprintf(base_stdout, format, args);
200009c2:	4290                	lw	a2,0(a3)
200009c4:	42d4                	lw	a3,4(a3)
200009c6:	872e                	mv	a4,a1
200009c8:	87aa                	mv	a5,a0
200009ca:	8532                	mv	a0,a2
200009cc:	85b6                	mv	a1,a3
200009ce:	863e                	mv	a2,a5
200009d0:	86ba                	mv	a3,a4
200009d2:	a009                	j	200009d4 <base_vfprintf>

200009d4 <base_vfprintf>:
base_vfprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:344
      *bytes_written += out.sink(out.data, kUnknownSpec, sizeof(kUnknownSpec));
    }
  }
}

size_t base_vfprintf(buffer_sink_t out, const char *format, va_list args) {
200009d4:	7139                	addi	sp,sp,-64
200009d6:	de06                	sw	ra,60(sp)
200009d8:	dc22                	sw	s0,56(sp)
200009da:	da26                	sw	s1,52(sp)
200009dc:	d84a                	sw	s2,48(sp)
200009de:	d64e                	sw	s3,44(sp)
200009e0:	d452                	sw	s4,40(sp)
200009e2:	d256                	sw	s5,36(sp)
200009e4:	d05a                	sw	s6,32(sp)
200009e6:	ce5e                	sw	s7,28(sp)
200009e8:	cc62                	sw	s8,24(sp)
200009ea:	ca66                	sw	s9,20(sp)
200009ec:	c86a                	sw	s10,16(sp)
200009ee:	c66e                	sw	s11,12(sp)
200009f0:	8bb2                	mv	s7,a2
200009f2:	892a                	mv	s2,a0
200009f4:	c236                	sw	a3,4(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:345
  if (out.sink == NULL) {
200009f6:	c199                	beqz	a1,200009fc <base_vfprintf+0x28>
200009f8:	89ae                	mv	s3,a1
200009fa:	a029                	j	20000a04 <base_vfprintf+0x30>
200009fc:	00000997          	auipc	s3,0x0
20000a00:	f3498993          	addi	s3,s3,-204 # 20000930 <base_dev_null>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:354
  // NOTE: This copy is necessary on amd64 and other platforms, where
  // `va_list` is a fixed array type (and, as such, decays to a pointer in
  // an argument list). On PSABI RV32IMC, however, `va_list` is a `void*`, so
  // this is a copy of the pointer, not the array.
  va_list args_copy;
  va_copy(args_copy, args);
20000a04:	c036                	sw	a3,0(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:357

  size_t bytes_written = 0;
  while (format[0] != '\0') {
20000a06:	000bc503          	lbu	a0,0(s7)
20000a0a:	28050f63          	beqz	a0,20000ca8 <base_vfprintf+0x2d4>
20000a0e:	4b01                	li	s6,0
20000a10:	02500c13          	li	s8,37
20000a14:	4ca5                	li	s9,9
20000a16:	02000d13          	li	s10,32
20000a1a:	06800d93          	li	s11,104
20000a1e:	00001a17          	auipc	s4,0x1
20000a22:	78ea0a13          	addi	s4,s4,1934 # 200021ac <__clz_tab+0x474>
20000a26:	4aa9                	li	s5,10
consume_until_percent():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:143
  size_t text_len = 0;
20000a28:	4481                	li	s1,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:146
    if (c == '\0' || c == kPercent) {
20000a2a:	0ff57413          	andi	s0,a0,255
20000a2e:	01840963          	beq	s0,s8,20000a40 <base_vfprintf+0x6c>
20000a32:	c419                	beqz	s0,20000a40 <base_vfprintf+0x6c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:145
    char c = (*format)[text_len];
20000a34:	009b8533          	add	a0,s7,s1
20000a38:	00154503          	lbu	a0,1(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:153
    ++text_len;
20000a3c:	0485                	addi	s1,s1,1
20000a3e:	b7f5                	j	20000a2a <base_vfprintf+0x56>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:147
      if (text_len > 0) {
20000a40:	c491                	beqz	s1,20000a4c <base_vfprintf+0x78>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:148
        *bytes_written += out.sink(out.data, *format, text_len);
20000a42:	854a                	mv	a0,s2
20000a44:	85de                	mv	a1,s7
20000a46:	8626                	mv	a2,s1
20000a48:	9982                	jalr	s3
20000a4a:	9b2a                	add	s6,s6,a0
base_vfprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:358
    if (!consume_until_percent(out, &format, &bytes_written)) {
20000a4c:	24040f63          	beqz	s0,20000caa <base_vfprintf+0x2d6>
consume_format_specifier():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:188
    char c = (*format)[spec_len];
20000a50:	009b8633          	add	a2,s7,s1
20000a54:	00164503          	lbu	a0,1(a2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:189
    if (c == '\0') {
20000a58:	22050f63          	beqz	a0,20000c96 <base_vfprintf+0x2c2>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:193
    if (c < '0' || c > '9') {
20000a5c:	fd050593          	addi	a1,a0,-48
20000a60:	0ff5f593          	andi	a1,a1,255
20000a64:	00bcf863          	bgeu	s9,a1,20000a74 <base_vfprintf+0xa0>
20000a68:	4401                	li	s0,0
20000a6a:	4581                	li	a1,0
20000a6c:	4605                	li	a2,1
20000a6e:	028d7f63          	bgeu	s10,s0,20000aac <base_vfprintf+0xd8>
20000a72:	aca1                	j	20000cca <base_vfprintf+0x2f6>
20000a74:	4581                	li	a1,0
20000a76:	4401                	li	s0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:189
    if (c == '\0') {
20000a78:	0609                	addi	a2,a2,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:188
    char c = (*format)[spec_len];
20000a7a:	00b606b3          	add	a3,a2,a1
20000a7e:	0006c683          	lbu	a3,0(a3)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:189
    if (c == '\0') {
20000a82:	20068a63          	beqz	a3,20000c96 <base_vfprintf+0x2c2>
20000a86:	0ff57513          	andi	a0,a0,255
20000a8a:	03540733          	mul	a4,s0,s5
20000a8e:	953a                	add	a0,a0,a4
20000a90:	fd050413          	addi	s0,a0,-48
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:193
    if (c < '0' || c > '9') {
20000a94:	fd068513          	addi	a0,a3,-48
20000a98:	0ff57713          	andi	a4,a0,255
20000a9c:	0585                	addi	a1,a1,1
20000a9e:	8536                	mv	a0,a3
20000aa0:	fcecfde3          	bgeu	s9,a4,20000a7a <base_vfprintf+0xa6>
20000aa4:	4601                	li	a2,0
20000aa6:	8536                	mv	a0,a3
20000aa8:	228d6163          	bltu	s10,s0,20000cca <base_vfprintf+0x2f6>
20000aac:	008036b3          	snez	a3,s0
20000ab0:	8e55                	or	a2,a2,a3
20000ab2:	20060c63          	beqz	a2,20000cca <base_vfprintf+0x2f6>
process_specifier():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:263
  switch (spec.type) {
20000ab6:	95de                	add	a1,a1,s7
20000ab8:	95a6                	add	a1,a1,s1
20000aba:	00258b93          	addi	s7,a1,2
20000abe:	02adce63          	blt	s11,a0,20000afa <base_vfprintf+0x126>
20000ac2:	06100593          	li	a1,97
20000ac6:	06a5d563          	bge	a1,a0,20000b30 <base_vfprintf+0x15c>
20000aca:	06300593          	li	a1,99
20000ace:	0ca5cb63          	blt	a1,a0,20000ba4 <base_vfprintf+0x1d0>
20000ad2:	06200593          	li	a1,98
20000ad6:	14b50a63          	beq	a0,a1,20000c2a <base_vfprintf+0x256>
20000ada:	06300593          	li	a1,99
20000ade:	18b51f63          	bne	a0,a1,20000c7c <base_vfprintf+0x2a8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:269
      char value = (char)va_arg(*args, uint32_t);
20000ae2:	4502                	lw	a0,0(sp)
20000ae4:	00450593          	addi	a1,a0,4
20000ae8:	c02e                	sw	a1,0(sp)
20000aea:	4108                	lw	a0,0(a0)
20000aec:	00a105a3          	sb	a0,11(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:270
      *bytes_written += out.sink(out.data, &value, 1);
20000af0:	4605                	li	a2,1
20000af2:	854a                	mv	a0,s2
20000af4:	00b10593          	addi	a1,sp,11
20000af8:	aa41                	j	20000c88 <base_vfprintf+0x2b4>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:263
  switch (spec.type) {
20000afa:	07200593          	li	a1,114
20000afe:	04a5dd63          	bge	a1,a0,20000b58 <base_vfprintf+0x184>
20000b02:	07700593          	li	a1,119
20000b06:	0aa5c663          	blt	a1,a0,20000bb2 <base_vfprintf+0x1de>
20000b0a:	07300593          	li	a1,115
20000b0e:	12b50963          	beq	a0,a1,20000c40 <base_vfprintf+0x26c>
20000b12:	07500593          	li	a1,117
20000b16:	16b51363          	bne	a0,a1,20000c7c <base_vfprintf+0x2a8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:329
      uint32_t value = va_arg(*args, uint32_t);
20000b1a:	4502                	lw	a0,0(sp)
20000b1c:	00450593          	addi	a1,a0,4
20000b20:	c02e                	sw	a1,0(sp)
20000b22:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:330
      *bytes_written += write_digits(out, value, spec.width, 10, kDigitsLow);
20000b24:	00001797          	auipc	a5,0x1
20000b28:	1b978793          	addi	a5,a5,441 # 20001cdd <kDigitsLow>
20000b2c:	4729                	li	a4,10
20000b2e:	a8cd                	j	20000c20 <base_vfprintf+0x24c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:263
  switch (spec.type) {
20000b30:	13850763          	beq	a0,s8,20000c5e <base_vfprintf+0x28a>
20000b34:	04800593          	li	a1,72
20000b38:	00b50663          	beq	a0,a1,20000b44 <base_vfprintf+0x170>
20000b3c:	05800593          	li	a1,88
20000b40:	12b51e63          	bne	a0,a1,20000c7c <base_vfprintf+0x2a8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:324
      uint32_t value = va_arg(*args, uint32_t);
20000b44:	4502                	lw	a0,0(sp)
20000b46:	00450593          	addi	a1,a0,4
20000b4a:	c02e                	sw	a1,0(sp)
20000b4c:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:325
      *bytes_written += write_digits(out, value, spec.width, 16, kDigitsHigh);
20000b4e:	00001797          	auipc	a5,0x1
20000b52:	19f78793          	addi	a5,a5,415 # 20001ced <kDigitsHigh>
20000b56:	a0e1                	j	20000c1e <base_vfprintf+0x24a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:263
  switch (spec.type) {
20000b58:	06900593          	li	a1,105
20000b5c:	06b50d63          	beq	a0,a1,20000bd6 <base_vfprintf+0x202>
20000b60:	06f00593          	li	a1,111
20000b64:	10b50163          	beq	a0,a1,20000c66 <base_vfprintf+0x292>
20000b68:	07000593          	li	a1,112
20000b6c:	10b51863          	bne	a0,a1,20000c7c <base_vfprintf+0x2a8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:310
      *bytes_written += out.sink(out.data, "0x", 2);
20000b70:	00001597          	auipc	a1,0x1
20000b74:	64058593          	addi	a1,a1,1600 # 200021b0 <__clz_tab+0x478>
20000b78:	4609                	li	a2,2
20000b7a:	854a                	mv	a0,s2
20000b7c:	9982                	jalr	s3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:311
      uintptr_t value = va_arg(*args, uintptr_t);
20000b7e:	4582                	lw	a1,0(sp)
20000b80:	00458613          	addi	a2,a1,4
20000b84:	c032                	sw	a2,0(sp)
20000b86:	4190                	lw	a2,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:310
      *bytes_written += out.sink(out.data, "0x", 2);
20000b88:	01650433          	add	s0,a0,s6
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:313
          write_digits(out, value, sizeof(uintptr_t) * 2, 16, kDigitsLow);
20000b8c:	00001797          	auipc	a5,0x1
20000b90:	15178793          	addi	a5,a5,337 # 20001cdd <kDigitsLow>
20000b94:	46a1                	li	a3,8
20000b96:	4741                	li	a4,16
20000b98:	854a                	mv	a0,s2
20000b9a:	85ce                	mv	a1,s3
20000b9c:	2a5d                	jal	20000d52 <write_digits>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:312
      *bytes_written +=
20000b9e:	00a40b33          	add	s6,s0,a0
20000ba2:	a0ed                	j	20000c8c <base_vfprintf+0x2b8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:263
  switch (spec.type) {
20000ba4:	06400593          	li	a1,100
20000ba8:	02b50763          	beq	a0,a1,20000bd6 <base_vfprintf+0x202>
20000bac:	07b50063          	beq	a0,s11,20000c0c <base_vfprintf+0x238>
20000bb0:	a0f1                	j	20000c7c <base_vfprintf+0x2a8>
20000bb2:	07800593          	li	a1,120
20000bb6:	04b50b63          	beq	a0,a1,20000c0c <base_vfprintf+0x238>
20000bba:	07a00593          	li	a1,122
20000bbe:	0ab51f63          	bne	a0,a1,20000c7c <base_vfprintf+0x2a8>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:283
      size_t len = va_arg(*args, size_t);
20000bc2:	4502                	lw	a0,0(sp)
20000bc4:	00450593          	addi	a1,a0,4
20000bc8:	c02e                	sw	a1,0(sp)
20000bca:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:284
      char *value = va_arg(*args, char *);
20000bcc:	00850593          	addi	a1,a0,8
20000bd0:	c02e                	sw	a1,0(sp)
20000bd2:	414c                	lw	a1,4(a0)
20000bd4:	a84d                	j	20000c86 <base_vfprintf+0x2b2>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:290
      uint32_t value = va_arg(*args, uint32_t);
20000bd6:	4502                	lw	a0,0(sp)
20000bd8:	00450593          	addi	a1,a0,4
20000bdc:	c02e                	sw	a1,0(sp)
20000bde:	4104                	lw	s1,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:291
      if (((int32_t)value) < 0) {
20000be0:	557d                	li	a0,-1
20000be2:	00954c63          	blt	a0,s1,20000bfa <base_vfprintf+0x226>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:292
        *bytes_written += out.sink(out.data, "-", 1);
20000be6:	00001597          	auipc	a1,0x1
20000bea:	5c858593          	addi	a1,a1,1480 # 200021ae <__clz_tab+0x476>
20000bee:	4605                	li	a2,1
20000bf0:	854a                	mv	a0,s2
20000bf2:	9982                	jalr	s3
20000bf4:	9b2a                	add	s6,s6,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:293
        value = -value;
20000bf6:	409004b3          	neg	s1,s1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:295
      *bytes_written += write_digits(out, value, spec.width, 10, kDigitsLow);
20000bfa:	00001797          	auipc	a5,0x1
20000bfe:	0e378793          	addi	a5,a5,227 # 20001cdd <kDigitsLow>
20000c02:	4729                	li	a4,10
20000c04:	854a                	mv	a0,s2
20000c06:	85ce                	mv	a1,s3
20000c08:	8626                	mv	a2,s1
20000c0a:	a829                	j	20000c24 <base_vfprintf+0x250>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:318
      uint32_t value = va_arg(*args, uint32_t);
20000c0c:	4502                	lw	a0,0(sp)
20000c0e:	00450593          	addi	a1,a0,4
20000c12:	c02e                	sw	a1,0(sp)
20000c14:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:319
      *bytes_written += write_digits(out, value, spec.width, 16, kDigitsLow);
20000c16:	00001797          	auipc	a5,0x1
20000c1a:	0c778793          	addi	a5,a5,199 # 20001cdd <kDigitsLow>
20000c1e:	4741                	li	a4,16
20000c20:	854a                	mv	a0,s2
20000c22:	85ce                	mv	a1,s3
20000c24:	86a2                	mv	a3,s0
20000c26:	2235                	jal	20000d52 <write_digits>
20000c28:	a08d                	j	20000c8a <base_vfprintf+0x2b6>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:334
      uint32_t value = va_arg(*args, uint32_t);
20000c2a:	4502                	lw	a0,0(sp)
20000c2c:	00450593          	addi	a1,a0,4
20000c30:	c02e                	sw	a1,0(sp)
20000c32:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:335
      *bytes_written += write_digits(out, value, spec.width, 2, kDigitsLow);
20000c34:	00001797          	auipc	a5,0x1
20000c38:	0a978793          	addi	a5,a5,169 # 20001cdd <kDigitsLow>
20000c3c:	4709                	li	a4,2
20000c3e:	b7cd                	j	20000c20 <base_vfprintf+0x24c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:274
      char *value = va_arg(*args, char *);
20000c40:	4502                	lw	a0,0(sp)
20000c42:	00450593          	addi	a1,a0,4
20000c46:	c02e                	sw	a1,0(sp)
20000c48:	410c                	lw	a1,0(a0)
20000c4a:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:276
      while (value[len] != '\0') {
20000c4c:	00a58633          	add	a2,a1,a0
20000c50:	00064603          	lbu	a2,0(a2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:277
        ++len;
20000c54:	0505                	addi	a0,a0,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:276
      while (value[len] != '\0') {
20000c56:	fa7d                	bnez	a2,20000c4c <base_vfprintf+0x278>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:279
      *bytes_written += out.sink(out.data, value, len);
20000c58:	fff50613          	addi	a2,a0,-1
20000c5c:	a02d                	j	20000c86 <base_vfprintf+0x2b2>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:265
      *bytes_written += out.sink(out.data, "%", 1);
20000c5e:	4605                	li	a2,1
20000c60:	854a                	mv	a0,s2
20000c62:	85d2                	mv	a1,s4
20000c64:	a015                	j	20000c88 <base_vfprintf+0x2b4>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:299
      uint32_t value = va_arg(*args, uint32_t);
20000c66:	4502                	lw	a0,0(sp)
20000c68:	00450593          	addi	a1,a0,4
20000c6c:	c02e                	sw	a1,0(sp)
20000c6e:	4110                	lw	a2,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:300
      *bytes_written += write_digits(out, value, spec.width, 8, kDigitsLow);
20000c70:	00001797          	auipc	a5,0x1
20000c74:	06d78793          	addi	a5,a5,109 # 20001cdd <kDigitsLow>
20000c78:	4721                	li	a4,8
20000c7a:	b75d                	j	20000c20 <base_vfprintf+0x24c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:339
      *bytes_written += out.sink(out.data, kUnknownSpec, sizeof(kUnknownSpec));
20000c7c:	00001597          	auipc	a1,0x1
20000c80:	08158593          	addi	a1,a1,129 # 20001cfd <kUnknownSpec>
20000c84:	463d                	li	a2,15
20000c86:	854a                	mv	a0,s2
20000c88:	9982                	jalr	s3
20000c8a:	9b2a                	add	s6,s6,a0
base_vfprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:357
  while (format[0] != '\0') {
20000c8c:	000bc503          	lbu	a0,0(s7)
20000c90:	d8051ce3          	bnez	a0,20000a28 <base_vfprintf+0x54>
20000c94:	a819                	j	20000caa <base_vfprintf+0x2d6>
consume_format_specifier():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:190
      *bytes_written += out.sink(out.data, kErrorNul, sizeof(kErrorNul));
20000c96:	00001597          	auipc	a1,0x1
20000c9a:	02a58593          	addi	a1,a1,42 # 20001cc0 <kErrorNul>
20000c9e:	4645                	li	a2,17
20000ca0:	854a                	mv	a0,s2
20000ca2:	9982                	jalr	s3
20000ca4:	9b2a                	add	s6,s6,a0
20000ca6:	a011                	j	20000caa <base_vfprintf+0x2d6>
20000ca8:	4b01                	li	s6,0
base_vfprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:370

    process_specifier(out, spec, &bytes_written, &args_copy);
  }

  va_end(args_copy);
  return bytes_written;
20000caa:	855a                	mv	a0,s6
20000cac:	4db2                	lw	s11,12(sp)
20000cae:	4d42                	lw	s10,16(sp)
20000cb0:	4cd2                	lw	s9,20(sp)
20000cb2:	4c62                	lw	s8,24(sp)
20000cb4:	4bf2                	lw	s7,28(sp)
20000cb6:	5b02                	lw	s6,32(sp)
20000cb8:	5a92                	lw	s5,36(sp)
20000cba:	5a22                	lw	s4,40(sp)
20000cbc:	59b2                	lw	s3,44(sp)
20000cbe:	5942                	lw	s2,48(sp)
20000cc0:	54d2                	lw	s1,52(sp)
20000cc2:	5462                	lw	s0,56(sp)
20000cc4:	50f2                	lw	ra,60(sp)
20000cc6:	6121                	addi	sp,sp,64
20000cc8:	8082                	ret
consume_format_specifier():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:203
    *bytes_written += out.sink(out.data, kErrorTooWide, sizeof(kErrorTooWide));
20000cca:	00001597          	auipc	a1,0x1
20000cce:	00758593          	addi	a1,a1,7 # 20001cd1 <kErrorTooWide>
20000cd2:	4631                	li	a2,12
20000cd4:	b7f1                	j	20000ca0 <base_vfprintf+0x2cc>

20000cd6 <base_snprintf>:
base_snprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:109
size_t base_snprintf(char *buf, size_t len, const char *format, ...) {
20000cd6:	7179                	addi	sp,sp,-48
20000cd8:	ca06                	sw	ra,20(sp)
20000cda:	d646                	sw	a7,44(sp)
20000cdc:	d442                	sw	a6,40(sp)
20000cde:	d23e                	sw	a5,36(sp)
20000ce0:	d03a                	sw	a4,32(sp)
20000ce2:	ce36                	sw	a3,28(sp)
20000ce4:	0874                	addi	a3,sp,28
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:111
  va_start(args, format);
20000ce6:	c836                	sw	a3,16(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:113
  snprintf_captures_t data = {
20000ce8:	c42a                	sw	a0,8(sp)
20000cea:	c62e                	sw	a1,12(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:119
  size_t bytes_left = base_vfprintf(out, format, args);
20000cec:	00000597          	auipc	a1,0x0
20000cf0:	01258593          	addi	a1,a1,18 # 20000cfe <snprintf_sink>
20000cf4:	0028                	addi	a0,sp,8
20000cf6:	39f9                	jal	200009d4 <base_vfprintf>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:121
  return bytes_left;
20000cf8:	40d2                	lw	ra,20(sp)
20000cfa:	6145                	addi	sp,sp,48
20000cfc:	8082                	ret

20000cfe <snprintf_sink>:
snprintf_sink():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:94
static size_t snprintf_sink(void *data, const char *buf, size_t len) {
20000cfe:	1141                	addi	sp,sp,-16
20000d00:	c606                	sw	ra,12(sp)
20000d02:	c422                	sw	s0,8(sp)
20000d04:	c226                	sw	s1,4(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:96
  if (captures->bytes_left == 0) {
20000d06:	4140                	lw	s0,4(a0)
20000d08:	c00d                	beqz	s0,20000d2a <snprintf_sink+0x2c>
20000d0a:	84aa                	mv	s1,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:100
  if (len > captures->bytes_left) {
20000d0c:	00c46363          	bltu	s0,a2,20000d12 <snprintf_sink+0x14>
20000d10:	8432                	mv	s0,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:103
  memcpy(captures->buf, buf, len);
20000d12:	4088                	lw	a0,0(s1)
20000d14:	8622                	mv	a2,s0
20000d16:	8b7ff0ef          	jal	ra,200005cc <memcpy>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:104
  captures->buf += len;
20000d1a:	4088                	lw	a0,0(s1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:105
  captures->bytes_left -= len;
20000d1c:	40cc                	lw	a1,4(s1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:104
  captures->buf += len;
20000d1e:	9522                	add	a0,a0,s0
20000d20:	c088                	sw	a0,0(s1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:105
  captures->bytes_left -= len;
20000d22:	40858533          	sub	a0,a1,s0
20000d26:	c0c8                	sw	a0,4(s1)
20000d28:	a011                	j	20000d2c <snprintf_sink+0x2e>
20000d2a:	4401                	li	s0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:107
}
20000d2c:	8522                	mv	a0,s0
20000d2e:	4492                	lw	s1,4(sp)
20000d30:	4422                	lw	s0,8(sp)
20000d32:	40b2                	lw	ra,12(sp)
20000d34:	0141                	addi	sp,sp,16
20000d36:	8082                	ret

20000d38 <base_fprintf>:
base_fprintf():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:124
size_t base_fprintf(buffer_sink_t out, const char *format, ...) {
20000d38:	1101                	addi	sp,sp,-32
20000d3a:	c206                	sw	ra,4(sp)
20000d3c:	ce46                	sw	a7,28(sp)
20000d3e:	cc42                	sw	a6,24(sp)
20000d40:	ca3e                	sw	a5,20(sp)
20000d42:	c83a                	sw	a4,16(sp)
20000d44:	c636                	sw	a3,12(sp)
20000d46:	0074                	addi	a3,sp,12
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:126
  va_start(args, format);
20000d48:	c036                	sw	a3,0(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:127
  size_t bytes_left = base_vfprintf(out, format, args);
20000d4a:	3169                	jal	200009d4 <base_vfprintf>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:129
  return bytes_left;
20000d4c:	4092                	lw	ra,4(sp)
20000d4e:	6105                	addi	sp,sp,32
20000d50:	8082                	ret

20000d52 <write_digits>:
write_digits():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:225
                           uint32_t base, const char *glyphs) {
20000d52:	7139                	addi	sp,sp,-64
20000d54:	de06                	sw	ra,60(sp)
20000d56:	dc22                	sw	s0,56(sp)
20000d58:	da26                	sw	s1,52(sp)
20000d5a:	d84a                	sw	s2,48(sp)
20000d5c:	d64e                	sw	s3,44(sp)
20000d5e:	892e                	mv	s2,a1
20000d60:	89aa                	mv	s3,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:232
  while (value > 0) {
20000d62:	ca05                	beqz	a2,20000d92 <write_digits+0x40>
20000d64:	4501                	li	a0,0
20000d66:	02b10813          	addi	a6,sp,43
20000d6a:	84b2                	mv	s1,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:234
    value /= base;
20000d6c:	02e65633          	divu	a2,a2,a4
20000d70:	02e60433          	mul	s0,a2,a4
20000d74:	40848433          	sub	s0,s1,s0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:235
    buffer[kWordBits - 1 - len] = glyphs[digit];
20000d78:	943e                	add	s0,s0,a5
20000d7a:	00040403          	lb	s0,0(s0)
20000d7e:	00a805b3          	add	a1,a6,a0
20000d82:	00858023          	sb	s0,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:232
  while (value > 0) {
20000d86:	157d                	addi	a0,a0,-1
20000d88:	fee4f1e3          	bgeu	s1,a4,20000d6a <write_digits+0x18>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:238
  width = width == 0 ? 1 : width;
20000d8c:	40a00633          	neg	a2,a0
20000d90:	a011                	j	20000d94 <write_digits+0x42>
20000d92:	4601                	li	a2,0
20000d94:	4485                	li	s1,1
20000d96:	c291                	beqz	a3,20000d9a <write_digits+0x48>
20000d98:	84b6                	mv	s1,a3
20000d9a:	02000513          	li	a0,32
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:239
  width = width > kWordBits ? kWordBits : width;
20000d9e:	00a4e463          	bltu	s1,a0,20000da6 <write_digits+0x54>
20000da2:	02000493          	li	s1,32
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:240
  while (len < width) {
20000da6:	02967063          	bgeu	a2,s1,20000dc6 <write_digits+0x74>
20000daa:	0068                	addi	a0,sp,12
20000dac:	8d05                	sub	a0,a0,s1
20000dae:	02050513          	addi	a0,a0,32
20000db2:	40c48433          	sub	s0,s1,a2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:241
    buffer[kWordBits - len - 1] = '0';
20000db6:	03000593          	li	a1,48
20000dba:	8622                	mv	a2,s0
20000dbc:	827ff0ef          	jal	ra,200005e2 <memset>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:240
  while (len < width) {
20000dc0:	147d                	addi	s0,s0,-1
20000dc2:	fc7d                	bnez	s0,20000dc0 <write_digits+0x6e>
20000dc4:	8626                	mv	a2,s1
20000dc6:	0068                	addi	a0,sp,12
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:244
  return out.sink(out.data, buffer + (kWordBits - len), len);
20000dc8:	8d11                	sub	a0,a0,a2
20000dca:	02050593          	addi	a1,a0,32
20000dce:	854e                	mv	a0,s3
20000dd0:	9902                	jalr	s2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/print.c:245
}
20000dd2:	59b2                	lw	s3,44(sp)
20000dd4:	5942                	lw	s2,48(sp)
20000dd6:	54d2                	lw	s1,52(sp)
20000dd8:	5462                	lw	s0,56(sp)
20000dda:	50f2                	lw	ra,60(sp)
20000ddc:	6121                	addi	sp,sp,64
20000dde:	8082                	ret

20000de0 <dif_uart_init>:
dif_uart_init():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:136

  return bytes_read;
}

dif_uart_result_t dif_uart_init(dif_uart_params_t params, dif_uart_t *uart) {
  if (uart == NULL) {
20000de0:	c581                	beqz	a1,20000de8 <dif_uart_init+0x8>
20000de2:	4601                	li	a2,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:140
    return kDifUartBadArg;
  }

  uart->params = params;
20000de4:	c188                	sw	a0,0(a1)
20000de6:	a011                	j	20000dea <dif_uart_init+0xa>
20000de8:	4609                	li	a2,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:142
  return kDifUartOk;
}
20000dea:	8532                	mv	a0,a2
20000dec:	8082                	ret

20000dee <dif_uart_configure>:
dif_uart_configure():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:145

dif_uart_config_result_t dif_uart_configure(const dif_uart_t *uart,
                                            dif_uart_config_t config) {
20000dee:	1141                	addi	sp,sp,-16
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:146
  if (uart == NULL) {
20000df0:	c606                	sw	ra,12(sp)
20000df2:	c422                	sw	s0,8(sp)
20000df4:	c226                	sw	s1,4(sp)
20000df6:	c935                	beqz	a0,20000e6a <dif_uart_configure+0x7c>
20000df8:	84ae                	mv	s1,a1
20000dfa:	842a                	mv	s0,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:150
    return kDifUartConfigBadArg;
  }

  if (config.baudrate == 0 || config.clk_freq_hz == 0) {
20000dfc:	418c                	lw	a1,0(a1)
20000dfe:	450d                	li	a0,3
20000e00:	c5b5                	beqz	a1,20000e6c <dif_uart_configure+0x7e>
20000e02:	40d0                	lw	a2,4(s1)
20000e04:	c625                	beqz	a2,20000e6c <dif_uart_configure+0x7e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:169
                "NCO bit width exceeds 28 bits.");

  // NCO creates 16x of baudrate. So, in addition to the nco_width,
  // 2^4 should be multiplied.
  uint64_t nco =
      ((uint64_t)config.baudrate << (nco_width + 4)) / config.clk_freq_hz;
20000e06:	01459513          	slli	a0,a1,0x14
20000e0a:	81b1                	srli	a1,a1,0xc
20000e0c:	4681                	li	a3,0
20000e0e:	1e7000ef          	jal	ra,200017f4 <__udivdi3>
20000e12:	6641                	lui	a2,0x10
20000e14:	167d                	addi	a2,a2,-1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:170
  uint32_t nco_masked = nco & UART_CTRL_NCO_MASK;
20000e16:	8e69                	and	a2,a2,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:173

  // Requested baudrate is too high for the given clock frequency.
  if (nco != nco_masked) {
20000e18:	8d31                	xor	a0,a0,a2
20000e1a:	8dc9                	or	a1,a1,a0
20000e1c:	4511                	li	a0,4
20000e1e:	e5b9                	bnez	a1,20000e6c <dif_uart_configure+0x7e>
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:92
  mmio_region_write32(uart->params.base_addr, UART_CTRL_REG_OFFSET, 0u);
20000e20:	4008                	lw	a0,0(s0)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e22:	00052623          	sw	zero,12(a0)
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:98
  mmio_region_write32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET, reg);
20000e26:	4008                	lw	a0,0(s0)
20000e28:	458d                	li	a1,3
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e2a:	cd4c                	sw	a1,28(a0)
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:100
  mmio_region_write32(uart->params.base_addr, UART_OVRD_REG_OFFSET, 0u);
20000e2c:	4008                	lw	a0,0(s0)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e2e:	02052223          	sw	zero,36(a0)
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:101
  mmio_region_write32(uart->params.base_addr, UART_TIMEOUT_CTRL_REG_OFFSET, 0u);
20000e32:	4008                	lw	a0,0(s0)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e34:	02052623          	sw	zero,44(a0)
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:102
  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET, 0u);
20000e38:	4008                	lw	a0,0(s0)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e3a:	00052223          	sw	zero,4(a0)
uart_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:103
  mmio_region_write32(uart->params.base_addr, UART_INTR_STATE_REG_OFFSET,
20000e3e:	4008                	lw	a0,0(s0)
20000e40:	55fd                	li	a1,-1
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e42:	c10c                	sw	a1,0(a0)
dif_uart_configure():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:185
  // Set baudrate, enable RX and TX, configure parity.
  uint32_t reg = 0;
  reg = bitfield_field32_write(reg, UART_CTRL_NCO_FIELD, nco_masked);
  reg = bitfield_bit32_write(reg, UART_CTRL_TX_BIT, true);
  reg = bitfield_bit32_write(reg, UART_CTRL_RX_BIT, true);
  if (config.parity_enable == kDifUartToggleEnabled) {
20000e44:	4494                	lw	a3,8(s1)
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
BITFIELD_WARN_UNUSED_RESULT
inline uint32_t bitfield_field32_write(uint32_t bitfield,
                                       bitfield_field32_t field,
                                       uint32_t value) {
  bitfield &= ~(field.mask << field.index);
  bitfield |= (value & field.mask) << field.index;
20000e46:	01061513          	slli	a0,a2,0x10
20000e4a:	04300593          	li	a1,67
dif_uart_configure():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:185
20000e4e:	c291                	beqz	a3,20000e52 <dif_uart_configure+0x64>
20000e50:	458d                	li	a1,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:188
    reg = bitfield_bit32_write(reg, UART_CTRL_PARITY_EN_BIT, true);
  }
  if (config.parity == kDifUartParityOdd) {
20000e52:	44d0                	lw	a2,12(s1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:185
  if (config.parity_enable == kDifUartToggleEnabled) {
20000e54:	8d4d                	or	a0,a0,a1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:188
  if (config.parity == kDifUartParityOdd) {
20000e56:	e219                	bnez	a2,20000e5c <dif_uart_configure+0x6e>
20000e58:	08056513          	ori	a0,a0,128
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:191
    reg = bitfield_bit32_write(reg, UART_CTRL_PARITY_ODD_BIT, true);
  }
  mmio_region_write32(uart->params.base_addr, UART_CTRL_REG_OFFSET, reg);
20000e5c:	400c                	lw	a1,0(s0)
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e5e:	c5c8                	sw	a0,12(a1)
dif_uart_configure():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:194

  // Disable interrupts.
  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET, 0u);
20000e60:	400c                	lw	a1,0(s0)
20000e62:	4501                	li	a0,0
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000e64:	0005a223          	sw	zero,4(a1)
20000e68:	a011                	j	20000e6c <dif_uart_configure+0x7e>
20000e6a:	4509                	li	a0,2
dif_uart_configure():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:197

  return kDifUartConfigOk;
}
20000e6c:	4492                	lw	s1,4(sp)
20000e6e:	4422                	lw	s0,8(sp)
20000e70:	40b2                	lw	ra,12(sp)
20000e72:	0141                	addi	sp,sp,16
20000e74:	8082                	ret

20000e76 <dif_uart_irq_is_pending>:
dif_uart_irq_is_pending():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:201

dif_uart_result_t dif_uart_irq_is_pending(const dif_uart_t *uart,
                                          dif_uart_irq_t irq,
                                          bool *is_pending) {
20000e76:	1141                	addi	sp,sp,-16
20000e78:	c606                	sw	ra,12(sp)
20000e7a:	c422                	sw	s0,8(sp)
20000e7c:	c226                	sw	s1,4(sp)
20000e7e:	84aa                	mv	s1,a0
20000e80:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:202
  if (uart == NULL || is_pending == NULL) {
20000e82:	c09d                	beqz	s1,20000ea8 <dif_uart_irq_is_pending+0x32>
20000e84:	8432                	mv	s0,a2
20000e86:	c20d                	beqz	a2,20000ea8 <dif_uart_irq_is_pending+0x32>
20000e88:	860a                	mv	a2,sp
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:207
    return kDifUartBadArg;
  }

  ptrdiff_t offset;
  if (!uart_irq_offset_get(irq, &offset)) {
20000e8a:	852e                	mv	a0,a1
20000e8c:	85b2                	mv	a1,a2
20000e8e:	2015                	jal	20000eb2 <uart_irq_offset_get>
20000e90:	85aa                	mv	a1,a0
20000e92:	4505                	li	a0,1
20000e94:	c991                	beqz	a1,20000ea8 <dif_uart_irq_is_pending+0x32>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:212
    return kDifUartError;
  }

  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_INTR_STATE_REG_OFFSET);
20000e96:	4088                	lw	a0,0(s1)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20000e98:	410c                	lw	a1,0(a0)
dif_uart_irq_is_pending():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:213
  *is_pending = bitfield_bit32_read(reg, offset);
20000e9a:	4602                	lw	a2,0(sp)
20000e9c:	4501                	li	a0,0
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
 */
BITFIELD_WARN_UNUSED_RESULT
inline bool bitfield_bit32_read(uint32_t bitfield,
                                bitfield_bit32_index_t bit_index) {
  return bitfield_field32_read(bitfield,
                               bitfield_bit32_to_field32(bit_index)) == 0x1u;
20000e9e:	00c5d5b3          	srl	a1,a1,a2
20000ea2:	8985                	andi	a1,a1,1
dif_uart_irq_is_pending():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:213
20000ea4:	00b40023          	sb	a1,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:216

  return kDifUartOk;
}
20000ea8:	4492                	lw	s1,4(sp)
20000eaa:	4422                	lw	s0,8(sp)
20000eac:	40b2                	lw	ra,12(sp)
20000eae:	0141                	addi	sp,sp,16
20000eb0:	8082                	ret

20000eb2 <uart_irq_offset_get>:
uart_irq_offset_get():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:55
                                ptrdiff_t *offset_out) {
20000eb2:	461d                	li	a2,7
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:57
  switch (irq_type) {
20000eb4:	00a66563          	bltu	a2,a0,20000ebe <uart_irq_offset_get+0xc>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:86
  *offset_out = offset;
20000eb8:	c188                	sw	a0,0(a1)
20000eba:	4505                	li	a0,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:89
}
20000ebc:	8082                	ret
20000ebe:	4501                	li	a0,0
20000ec0:	8082                	ret

20000ec2 <dif_uart_irq_acknowledge>:
dif_uart_irq_acknowledge():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:219

dif_uart_result_t dif_uart_irq_acknowledge(const dif_uart_t *uart,
                                           dif_uart_irq_t irq) {
20000ec2:	1141                	addi	sp,sp,-16
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:220
  if (uart == NULL) {
20000ec4:	c606                	sw	ra,12(sp)
20000ec6:	c422                	sw	s0,8(sp)
20000ec8:	c10d                	beqz	a0,20000eea <dif_uart_irq_acknowledge+0x28>
20000eca:	842a                	mv	s0,a0
20000ecc:	0050                	addi	a2,sp,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:225
    return kDifUartBadArg;
  }

  ptrdiff_t offset;
  if (!uart_irq_offset_get(irq, &offset)) {
20000ece:	852e                	mv	a0,a1
20000ed0:	85b2                	mv	a1,a2
20000ed2:	37c5                	jal	20000eb2 <uart_irq_offset_get>
20000ed4:	85aa                	mv	a1,a0
20000ed6:	4505                	li	a0,1
20000ed8:	c991                	beqz	a1,20000eec <dif_uart_irq_acknowledge+0x2a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:230
    return kDifUartError;
  }

  // Writing to the register clears the corresponding bits (Write-one clear).
  uint32_t reg = bitfield_bit32_write(0, offset, true);
20000eda:	4592                	lw	a1,4(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:231
  mmio_region_write32(uart->params.base_addr, UART_INTR_STATE_REG_OFFSET, reg);
20000edc:	4010                	lw	a2,0(s0)
20000ede:	4501                	li	a0,0
20000ee0:	4685                	li	a3,1
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20000ee2:	00b695b3          	sll	a1,a3,a1
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20000ee6:	c20c                	sw	a1,0(a2)
20000ee8:	a011                	j	20000eec <dif_uart_irq_acknowledge+0x2a>
20000eea:	4509                	li	a0,2
dif_uart_irq_acknowledge():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:234

  return kDifUartOk;
}
20000eec:	4422                	lw	s0,8(sp)
20000eee:	40b2                	lw	ra,12(sp)
20000ef0:	0141                	addi	sp,sp,16
20000ef2:	8082                	ret

20000ef4 <dif_uart_irq_disable_all>:
dif_uart_irq_disable_all():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:238

dif_uart_result_t dif_uart_irq_disable_all(const dif_uart_t *uart,
                                           dif_uart_irq_snapshot_t *snapshot) {
  if (uart == NULL) {
20000ef4:	c911                	beqz	a0,20000f08 <dif_uart_irq_disable_all+0x14>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:243
    return kDifUartBadArg;
  }

  // Pass the current interrupt state to the caller.
  if (snapshot != NULL) {
20000ef6:	c581                	beqz	a1,20000efe <dif_uart_irq_disable_all+0xa>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:245
    *snapshot =
        mmio_region_read32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET);
20000ef8:	4110                	lw	a2,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20000efa:	4250                	lw	a2,4(a2)
dif_uart_irq_disable_all():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:244
    *snapshot =
20000efc:	c190                	sw	a2,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:249
  }

  // Disable all UART interrupts.
  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET, 0u);
20000efe:	410c                	lw	a1,0(a0)
20000f00:	4501                	li	a0,0
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20000f02:	0005a223          	sw	zero,4(a1)
dif_uart_irq_disable_all():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:252

  return kDifUartOk;
}
20000f06:	8082                	ret
20000f08:	4509                	li	a0,2
20000f0a:	8082                	ret

20000f0c <dif_uart_irq_restore_all>:
dif_uart_irq_restore_all():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:255

dif_uart_result_t dif_uart_irq_restore_all(
    const dif_uart_t *uart, const dif_uart_irq_snapshot_t *snapshot) {
20000f0c:	862a                	mv	a2,a0
20000f0e:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:256
  if (uart == NULL || snapshot == NULL) {
20000f10:	c611                	beqz	a2,20000f1c <dif_uart_irq_restore_all+0x10>
20000f12:	c589                	beqz	a1,20000f1c <dif_uart_irq_restore_all+0x10>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:261
    return kDifUartBadArg;
  }

  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET,
                      *snapshot);
20000f14:	418c                	lw	a1,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:260
  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET,
20000f16:	4210                	lw	a2,0(a2)
20000f18:	4501                	li	a0,0
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000f1a:	c24c                	sw	a1,4(a2)
dif_uart_irq_restore_all():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:264

  return kDifUartOk;
}
20000f1c:	8082                	ret

20000f1e <dif_uart_irq_get_enabled>:
dif_uart_irq_get_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:268

dif_uart_result_t dif_uart_irq_get_enabled(const dif_uart_t *uart,
                                           dif_uart_irq_t irq,
                                           dif_uart_toggle_t *state) {
20000f1e:	1141                	addi	sp,sp,-16
20000f20:	c606                	sw	ra,12(sp)
20000f22:	c422                	sw	s0,8(sp)
20000f24:	c226                	sw	s1,4(sp)
20000f26:	84aa                	mv	s1,a0
20000f28:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:269
  if (uart == NULL || state == NULL) {
20000f2a:	c485                	beqz	s1,20000f52 <dif_uart_irq_get_enabled+0x34>
20000f2c:	8432                	mv	s0,a2
20000f2e:	c215                	beqz	a2,20000f52 <dif_uart_irq_get_enabled+0x34>
20000f30:	860a                	mv	a2,sp
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:274
    return kDifUartBadArg;
  }

  ptrdiff_t offset;
  if (!uart_irq_offset_get(irq, &offset)) {
20000f32:	852e                	mv	a0,a1
20000f34:	85b2                	mv	a1,a2
20000f36:	3fb5                	jal	20000eb2 <uart_irq_offset_get>
20000f38:	85aa                	mv	a1,a0
20000f3a:	4505                	li	a0,1
20000f3c:	c999                	beqz	a1,20000f52 <dif_uart_irq_get_enabled+0x34>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:279
    return kDifUartError;
  }

  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET);
20000f3e:	4088                	lw	a0,0(s1)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20000f40:	414c                	lw	a1,4(a0)
dif_uart_irq_get_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:281

  bool is_enabled = bitfield_bit32_read(reg, offset);
20000f42:	4602                	lw	a2,0(sp)
20000f44:	4501                	li	a0,0
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
                               bitfield_bit32_to_field32(bit_index)) == 0x1u;
20000f46:	00c5d5b3          	srl	a1,a1,a2
20000f4a:	8985                	andi	a1,a1,1
20000f4c:	0015b593          	seqz	a1,a1
dif_uart_irq_get_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:282
  *state = is_enabled ? kDifUartToggleEnabled : kDifUartToggleDisabled;
20000f50:	c00c                	sw	a1,0(s0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:285

  return kDifUartOk;
}
20000f52:	4492                	lw	s1,4(sp)
20000f54:	4422                	lw	s0,8(sp)
20000f56:	40b2                	lw	ra,12(sp)
20000f58:	0141                	addi	sp,sp,16
20000f5a:	8082                	ret

20000f5c <dif_uart_irq_set_enabled>:
dif_uart_irq_set_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:289

dif_uart_result_t dif_uart_irq_set_enabled(const dif_uart_t *uart,
                                           dif_uart_irq_t irq,
                                           dif_uart_toggle_t state) {
20000f5c:	1141                	addi	sp,sp,-16
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:290
  if (uart == NULL) {
20000f5e:	c606                	sw	ra,12(sp)
20000f60:	c422                	sw	s0,8(sp)
20000f62:	c226                	sw	s1,4(sp)
20000f64:	c91d                	beqz	a0,20000f9a <dif_uart_irq_set_enabled+0x3e>
20000f66:	8432                	mv	s0,a2
20000f68:	84aa                	mv	s1,a0
20000f6a:	860a                	mv	a2,sp
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:295
    return kDifUartBadArg;
  }

  ptrdiff_t offset;
  if (!uart_irq_offset_get(irq, &offset)) {
20000f6c:	852e                	mv	a0,a1
20000f6e:	85b2                	mv	a1,a2
20000f70:	3789                	jal	20000eb2 <uart_irq_offset_get>
20000f72:	85aa                	mv	a1,a0
20000f74:	4505                	li	a0,1
20000f76:	c19d                	beqz	a1,20000f9c <dif_uart_irq_set_enabled+0x40>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:300
    return kDifUartError;
  }

  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET);
20000f78:	408c                	lw	a1,0(s1)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
20000f7a:	41d0                	lw	a2,4(a1)
dif_uart_irq_set_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:302
  bool bit = (state == kDifUartToggleEnabled) ? true : false;
  reg = bitfield_bit32_write(reg, offset, bit);
20000f7c:	4682                	lw	a3,0(sp)
20000f7e:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:301
  bool bit = (state == kDifUartToggleEnabled) ? true : false;
20000f80:	00143713          	seqz	a4,s0
20000f84:	4785                	li	a5,1
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20000f86:	00d797b3          	sll	a5,a5,a3
20000f8a:	fff7c793          	not	a5,a5
20000f8e:	8e7d                	and	a2,a2,a5
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
20000f90:	00d716b3          	sll	a3,a4,a3
20000f94:	8e55                	or	a2,a2,a3
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20000f96:	c1d0                	sw	a2,4(a1)
20000f98:	a011                	j	20000f9c <dif_uart_irq_set_enabled+0x40>
20000f9a:	4509                	li	a0,2
dif_uart_irq_set_enabled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:306
  mmio_region_write32(uart->params.base_addr, UART_INTR_ENABLE_REG_OFFSET, reg);

  return kDifUartOk;
}
20000f9c:	4492                	lw	s1,4(sp)
20000f9e:	4422                	lw	s0,8(sp)
20000fa0:	40b2                	lw	ra,12(sp)
20000fa2:	0141                	addi	sp,sp,16
20000fa4:	8082                	ret

20000fa6 <dif_uart_irq_force>:
dif_uart_irq_force():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:309

dif_uart_result_t dif_uart_irq_force(const dif_uart_t *uart,
                                     dif_uart_irq_t irq) {
20000fa6:	1141                	addi	sp,sp,-16
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:310
  if (uart == NULL) {
20000fa8:	c606                	sw	ra,12(sp)
20000faa:	c422                	sw	s0,8(sp)
20000fac:	c10d                	beqz	a0,20000fce <dif_uart_irq_force+0x28>
20000fae:	842a                	mv	s0,a0
20000fb0:	0050                	addi	a2,sp,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:315
    return kDifUartBadArg;
  }

  ptrdiff_t offset;
  if (!uart_irq_offset_get(irq, &offset)) {
20000fb2:	852e                	mv	a0,a1
20000fb4:	85b2                	mv	a1,a2
20000fb6:	3df5                	jal	20000eb2 <uart_irq_offset_get>
20000fb8:	85aa                	mv	a1,a0
20000fba:	4505                	li	a0,1
20000fbc:	c991                	beqz	a1,20000fd0 <dif_uart_irq_force+0x2a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:320
    return kDifUartError;
  }

  // Force the requested interrupt (write-only).
  uint32_t reg = bitfield_bit32_write(0, offset, true);
20000fbe:	4592                	lw	a1,4(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:321
  mmio_region_write32(uart->params.base_addr, UART_INTR_TEST_REG_OFFSET, reg);
20000fc0:	4010                	lw	a2,0(s0)
20000fc2:	4501                	li	a0,0
20000fc4:	4685                	li	a3,1
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20000fc6:	00b695b3          	sll	a1,a3,a1
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20000fca:	c60c                	sw	a1,8(a2)
20000fcc:	a011                	j	20000fd0 <dif_uart_irq_force+0x2a>
20000fce:	4509                	li	a0,2
dif_uart_irq_force():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:324

  return kDifUartOk;
}
20000fd0:	4422                	lw	s0,8(sp)
20000fd2:	40b2                	lw	ra,12(sp)
20000fd4:	0141                	addi	sp,sp,16
20000fd6:	8082                	ret

20000fd8 <dif_uart_watermark_rx_set>:
dif_uart_watermark_rx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:328

dif_uart_result_t dif_uart_watermark_rx_set(const dif_uart_t *uart,
                                            dif_uart_watermark_t watermark) {
  if (uart == NULL) {
20000fd8:	cd09                	beqz	a0,20000ff2 <dif_uart_watermark_rx_set+0x1a>
20000fda:	4691                	li	a3,4
20000fdc:	4605                	li	a2,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:335
  }

  // Check if the requested watermark is valid, and get a corresponding
  // register definition to be written.
  uint32_t value;
  switch (watermark) {
20000fde:	00b6eb63          	bltu	a3,a1,20000ff4 <dif_uart_watermark_rx_set+0x1c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:357
      return kDifUartError;
  }

  // Set watermark level.
  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET);
20000fe2:	4108                	lw	a0,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20000fe4:	4d54                	lw	a3,28(a0)
20000fe6:	4601                	li	a2,0
dif_uart_watermark_rx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:335
  switch (watermark) {
20000fe8:	058a                	slli	a1,a1,0x2
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
20000fea:	9a8d                	andi	a3,a3,-29
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
20000fec:	8dd5                	or	a1,a1,a3
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20000fee:	cd4c                	sw	a1,28(a0)
20000ff0:	a011                	j	20000ff4 <dif_uart_watermark_rx_set+0x1c>
20000ff2:	4609                	li	a2,2
dif_uart_watermark_rx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:362
  reg = bitfield_field32_write(reg, UART_FIFO_CTRL_RXILVL_FIELD, value);
  mmio_region_write32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET, reg);

  return kDifUartOk;
}
20000ff4:	8532                	mv	a0,a2
20000ff6:	8082                	ret

20000ff8 <dif_uart_watermark_tx_set>:
dif_uart_watermark_tx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:366

dif_uart_result_t dif_uart_watermark_tx_set(const dif_uart_t *uart,
                                            dif_uart_watermark_t watermark) {
  if (uart == NULL) {
20000ff8:	cd11                	beqz	a0,20001014 <dif_uart_watermark_tx_set+0x1c>
20000ffa:	468d                	li	a3,3
20000ffc:	4605                	li	a2,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:373
  }

  // Check if the requested watermark is valid, and get a corresponding
  // register definition to be written.
  uint32_t value;
  switch (watermark) {
20000ffe:	00b6ec63          	bltu	a3,a1,20001016 <dif_uart_watermark_tx_set+0x1e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:393
      return kDifUartError;
  }

  // Set watermark level.
  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET);
20001002:	4108                	lw	a0,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20001004:	4d54                	lw	a3,28(a0)
20001006:	4601                	li	a2,0
dif_uart_watermark_tx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:373
  switch (watermark) {
20001008:	0596                	slli	a1,a1,0x5
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
2000100a:	f9f6f693          	andi	a3,a3,-97
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
2000100e:	8dd5                	or	a1,a1,a3
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20001010:	cd4c                	sw	a1,28(a0)
20001012:	a011                	j	20001016 <dif_uart_watermark_tx_set+0x1e>
20001014:	4609                	li	a2,2
dif_uart_watermark_tx_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:398
  reg = bitfield_field32_write(reg, UART_FIFO_CTRL_TXILVL_FIELD, value);
  mmio_region_write32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET, reg);

  return kDifUartOk;
}
20001016:	8532                	mv	a0,a2
20001018:	8082                	ret

2000101a <dif_uart_bytes_send>:
dif_uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:403

dif_uart_result_t dif_uart_bytes_send(const dif_uart_t *uart,
                                      const uint8_t *data,
                                      size_t bytes_requested,
                                      size_t *bytes_written) {
2000101a:	4709                	li	a4,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:404
  if (uart == NULL || data == NULL) {
2000101c:	c51d                	beqz	a0,2000104a <dif_uart_bytes_send+0x30>
2000101e:	c595                	beqz	a1,2000104a <dif_uart_bytes_send+0x30>
20001020:	4781                	li	a5,0
uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:113
  while ((bytes_written < bytes_requested) && !uart_tx_full(uart)) {
20001022:	c20d                	beqz	a2,20001044 <dif_uart_bytes_send+0x2a>
uart_tx_full():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:21
      mmio_region_read32(uart->params.base_addr, UART_STATUS_REG_OFFSET);
20001024:	00052803          	lw	a6,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20001028:	01082703          	lw	a4,16(a6)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
                               bitfield_bit32_to_field32(bit_index)) == 0x1u;
2000102c:	8b05                	andi	a4,a4,1
uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:113
  while ((bytes_written < bytes_requested) && !uart_tx_full(uart)) {
2000102e:	eb19                	bnez	a4,20001044 <dif_uart_bytes_send+0x2a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:114
    uart_tx_fifo_write(uart, data[bytes_written]);
20001030:	00f58733          	add	a4,a1,a5
20001034:	00074703          	lbu	a4,0(a4)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:115
    ++bytes_written;
20001038:	0785                	addi	a5,a5,1
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
2000103a:	00e82c23          	sw	a4,24(a6)
uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:113
  while ((bytes_written < bytes_requested) && !uart_tx_full(uart)) {
2000103e:	fef613e3          	bne	a2,a5,20001024 <dif_uart_bytes_send+0xa>
20001042:	87b2                	mv	a5,a2
20001044:	4701                	li	a4,0
dif_uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:410
    return kDifUartBadArg;
  }

  // `bytes_written` is an optional parameter.
  size_t res = uart_bytes_send(uart, data, bytes_requested);
  if (bytes_written != NULL) {
20001046:	c291                	beqz	a3,2000104a <dif_uart_bytes_send+0x30>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:411
    *bytes_written = res;
20001048:	c29c                	sw	a5,0(a3)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:415
  }

  return kDifUartOk;
}
2000104a:	853a                	mv	a0,a4
2000104c:	8082                	ret

2000104e <dif_uart_bytes_receive>:
dif_uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:419

dif_uart_result_t dif_uart_bytes_receive(const dif_uart_t *uart,
                                         size_t bytes_requested, uint8_t *data,
                                         size_t *bytes_read) {
2000104e:	4709                	li	a4,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:420
  if (uart == NULL || data == NULL) {
20001050:	c515                	beqz	a0,2000107c <dif_uart_bytes_receive+0x2e>
20001052:	c60d                	beqz	a2,2000107c <dif_uart_bytes_receive+0x2e>
20001054:	4801                	li	a6,0
uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:127
  while ((bytes_read < bytes_requested) && !uart_rx_empty(uart)) {
20001056:	cd99                	beqz	a1,20001074 <dif_uart_bytes_receive+0x26>
uart_rx_empty():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:33
      mmio_region_read32(uart->params.base_addr, UART_STATUS_REG_OFFSET);
20001058:	4118                	lw	a4,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
2000105a:	4b1c                	lw	a5,16(a4)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
2000105c:	0207f793          	andi	a5,a5,32
uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:127
  while ((bytes_read < bytes_requested) && !uart_rx_empty(uart)) {
20001060:	eb91                	bnez	a5,20001074 <dif_uart_bytes_receive+0x26>
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
20001062:	4b58                	lw	a4,20(a4)
uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:128
    data[bytes_read] = uart_rx_fifo_read(uart);
20001064:	010607b3          	add	a5,a2,a6
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:129
    ++bytes_read;
20001068:	0805                	addi	a6,a6,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:128
    data[bytes_read] = uart_rx_fifo_read(uart);
2000106a:	00e78023          	sb	a4,0(a5)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:127
  while ((bytes_read < bytes_requested) && !uart_rx_empty(uart)) {
2000106e:	ff0595e3          	bne	a1,a6,20001058 <dif_uart_bytes_receive+0xa>
20001072:	882e                	mv	a6,a1
20001074:	4701                	li	a4,0
dif_uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:426
    return kDifUartBadArg;
  }

  // `bytes_read` is an optional parameter.
  size_t res = uart_bytes_receive(uart, bytes_requested, data);
  if (bytes_read != NULL) {
20001076:	c299                	beqz	a3,2000107c <dif_uart_bytes_receive+0x2e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:427
    *bytes_read = res;
20001078:	0106a023          	sw	a6,0(a3)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:431
  }

  return kDifUartOk;
}
2000107c:	853a                	mv	a0,a4
2000107e:	8082                	ret

20001080 <dif_uart_byte_send_polled>:
dif_uart_byte_send_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:435

dif_uart_result_t dif_uart_byte_send_polled(const dif_uart_t *uart,
                                            uint8_t byte) {
  if (uart == NULL) {
20001080:	cd19                	beqz	a0,2000109e <dif_uart_byte_send_polled+0x1e>
20001082:	4110                	lw	a2,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
20001084:	4a14                	lw	a3,16(a2)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
20001086:	8a85                	andi	a3,a3,1
dif_uart_byte_send_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:440
    return kDifUartBadArg;
  }

  // Busy wait for the TX FIFO to free up.
  while (uart_tx_full(uart)) {
20001088:	fef5                	bnez	a3,20001084 <dif_uart_byte_send_polled+0x4>
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
2000108a:	4a14                	lw	a3,16(a2)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
2000108c:	8a85                	andi	a3,a3,1
uart_bytes_send():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:113
  while ((bytes_written < bytes_requested) && !uart_tx_full(uart)) {
2000108e:	e299                	bnez	a3,20001094 <dif_uart_byte_send_polled+0x14>
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20001090:	ce0c                	sw	a1,24(a2)
20001092:	4110                	lw	a2,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20001094:	4a08                	lw	a0,16(a2)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
20001096:	8921                	andi	a0,a0,8
dif_uart_byte_send_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:447

  (void)uart_bytes_send(uart, &byte, 1);

  // Busy wait for the TX FIFO to be drained and for HW to finish processing
  // the last byte.
  while (!uart_tx_idle(uart)) {
20001098:	dd75                	beqz	a0,20001094 <dif_uart_byte_send_polled+0x14>
2000109a:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:451
  }

  return kDifUartOk;
}
2000109c:	8082                	ret
2000109e:	4509                	li	a0,2
200010a0:	8082                	ret

200010a2 <dif_uart_byte_receive_polled>:
dif_uart_byte_receive_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:454

dif_uart_result_t dif_uart_byte_receive_polled(const dif_uart_t *uart,
                                               uint8_t *byte) {
200010a2:	862a                	mv	a2,a0
200010a4:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:455
  if (uart == NULL || byte == NULL) {
200010a6:	c205                	beqz	a2,200010c6 <dif_uart_byte_receive_polled+0x24>
200010a8:	cd99                	beqz	a1,200010c6 <dif_uart_byte_receive_polled+0x24>
200010aa:	4210                	lw	a2,0(a2)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
200010ac:	4a08                	lw	a0,16(a2)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
200010ae:	02057513          	andi	a0,a0,32
dif_uart_byte_receive_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:460
    return kDifUartBadArg;
  }

  // Busy wait for the RX message in the FIFO.
  while (uart_rx_empty(uart)) {
200010b2:	fd6d                	bnez	a0,200010ac <dif_uart_byte_receive_polled+0xa>
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
200010b4:	4a08                	lw	a0,16(a2)
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
200010b6:	02057693          	andi	a3,a0,32
200010ba:	4501                	li	a0,0
uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:127
  while ((bytes_read < bytes_requested) && !uart_rx_empty(uart)) {
200010bc:	e689                	bnez	a3,200010c6 <dif_uart_byte_receive_polled+0x24>
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
200010be:	4a50                	lw	a2,20(a2)
200010c0:	4501                	li	a0,0
uart_bytes_receive():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:128
    data[bytes_read] = uart_rx_fifo_read(uart);
200010c2:	00c58023          	sb	a2,0(a1)
dif_uart_byte_receive_polled():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:466
  }

  (void)uart_bytes_receive(uart, 1, byte);

  return kDifUartOk;
}
200010c6:	8082                	ret

200010c8 <dif_uart_rx_bytes_available>:
dif_uart_rx_bytes_available():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:469

dif_uart_result_t dif_uart_rx_bytes_available(const dif_uart_t *uart,
                                              size_t *num_bytes) {
200010c8:	862a                	mv	a2,a0
200010ca:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:470
  if (uart == NULL || num_bytes == NULL) {
200010cc:	ca09                	beqz	a2,200010de <dif_uart_rx_bytes_available+0x16>
200010ce:	c981                	beqz	a1,200010de <dif_uart_rx_bytes_available+0x16>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:476
    return kDifUartBadArg;
  }

  // RX FIFO fill level (in bytes).
  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_FIFO_STATUS_REG_OFFSET);
200010d0:	4208                	lw	a0,0(a2)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
200010d2:	5110                	lw	a2,32(a0)
200010d4:	4501                	li	a0,0
bitfield_field32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:60
  return (bitfield >> field.index) & field.mask;
200010d6:	8241                	srli	a2,a2,0x10
200010d8:	03f67613          	andi	a2,a2,63
dif_uart_rx_bytes_available():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:477
  *num_bytes = (size_t)bitfield_field32_read(reg, UART_FIFO_STATUS_RXLVL_FIELD);
200010dc:	c190                	sw	a2,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:480

  return kDifUartOk;
}
200010de:	8082                	ret

200010e0 <dif_uart_tx_bytes_available>:
dif_uart_tx_bytes_available():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:483

dif_uart_result_t dif_uart_tx_bytes_available(const dif_uart_t *uart,
                                              size_t *num_bytes) {
200010e0:	862a                	mv	a2,a0
200010e2:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:484
  if (uart == NULL || num_bytes == NULL) {
200010e4:	ce01                	beqz	a2,200010fc <dif_uart_tx_bytes_available+0x1c>
200010e6:	c999                	beqz	a1,200010fc <dif_uart_tx_bytes_available+0x1c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:490
    return kDifUartBadArg;
  }

  // TX FIFO fill level (in bytes).
  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_FIFO_STATUS_REG_OFFSET);
200010e8:	4208                	lw	a0,0(a2)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
200010ea:	5110                	lw	a2,32(a0)
200010ec:	4501                	li	a0,0
bitfield_field32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:60
200010ee:	03f67613          	andi	a2,a2,63
200010f2:	02000693          	li	a3,32
dif_uart_tx_bytes_available():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:493
  uint32_t fill_bytes =
      bitfield_field32_read(reg, UART_FIFO_STATUS_TXLVL_FIELD);
  *num_bytes = kDifUartFifoSizeBytes - fill_bytes;
200010f6:	40c68633          	sub	a2,a3,a2
200010fa:	c190                	sw	a2,0(a1)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:496

  return kDifUartOk;
}
200010fc:	8082                	ret

200010fe <dif_uart_fifo_reset>:
dif_uart_fifo_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:500

dif_uart_result_t dif_uart_fifo_reset(const dif_uart_t *uart,
                                      dif_uart_fifo_reset_t reset) {
  if (uart == NULL) {
200010fe:	c11d                	beqz	a0,20001124 <dif_uart_fifo_reset+0x26>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:505
    return kDifUartBadArg;
  }

  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET);
20001100:	4110                	lw	a2,0(a0)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
20001102:	4e48                	lw	a0,28(a2)
dif_uart_fifo_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:507

  if (reset == kDifUartFifoResetRx || reset == kDifUartFifoResetAll) {
20001104:	ffd5f693          	andi	a3,a1,-3
20001108:	0016b693          	seqz	a3,a3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:511
    reg = bitfield_bit32_write(reg, UART_FIFO_CTRL_RXRST_BIT, true);
  }

  if (reset == kDifUartFifoResetTx || reset == kDifUartFifoResetAll) {
2000110c:	fff58713          	addi	a4,a1,-1
20001110:	4789                	li	a5,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:507
  if (reset == kDifUartFifoResetRx || reset == kDifUartFifoResetAll) {
20001112:	00d565b3          	or	a1,a0,a3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:511
  if (reset == kDifUartFifoResetTx || reset == kDifUartFifoResetAll) {
20001116:	00f77463          	bgeu	a4,a5,2000111e <dif_uart_fifo_reset+0x20>
2000111a:	0025e593          	ori	a1,a1,2
2000111e:	4501                	li	a0,0
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20001120:	ce4c                	sw	a1,28(a2)
dif_uart_fifo_reset():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:518
  }

  mmio_region_write32(uart->params.base_addr, UART_FIFO_CTRL_REG_OFFSET, reg);

  return kDifUartOk;
}
20001122:	8082                	ret
20001124:	4509                	li	a0,2
20001126:	8082                	ret

20001128 <dif_uart_loopback_set>:
dif_uart_loopback_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:523

dif_uart_result_t dif_uart_loopback_set(const dif_uart_t *uart,
                                        dif_uart_loopback_t loopback,
                                        dif_uart_toggle_t enable) {
  if (uart == NULL) {
20001128:	c515                	beqz	a0,20001154 <dif_uart_loopback_set+0x2c>
2000112a:	4681                	li	a3,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:529
    return kDifUartBadArg;
  }

  uint32_t index = loopback ? UART_CTRL_LLPBK_BIT : UART_CTRL_SLPBK_BIT;
  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_CTRL_REG_OFFSET);
2000112c:	4108                	lw	a0,0(a0)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:527
  uint32_t index = loopback ? UART_CTRL_LLPBK_BIT : UART_CTRL_SLPBK_BIT;
2000112e:	0015b593          	seqz	a1,a1
20001132:	4715                	li	a4,5
20001134:	40b705b3          	sub	a1,a4,a1
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
20001138:	4558                	lw	a4,12(a0)
dif_uart_loopback_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:530
  reg = bitfield_bit32_write(reg, index, enable == kDifUartToggleEnabled);
2000113a:	00163613          	seqz	a2,a2
2000113e:	4785                	li	a5,1
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20001140:	00b797b3          	sll	a5,a5,a1
20001144:	fff7c793          	not	a5,a5
20001148:	8f7d                	and	a4,a4,a5
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
2000114a:	00b615b3          	sll	a1,a2,a1
2000114e:	8dd9                	or	a1,a1,a4
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20001150:	c54c                	sw	a1,12(a0)
20001152:	a011                	j	20001156 <dif_uart_loopback_set+0x2e>
20001154:	4689                	li	a3,2
dif_uart_loopback_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:534
  mmio_region_write32(uart->params.base_addr, UART_CTRL_REG_OFFSET, reg);

  return kDifUartOk;
}
20001156:	8536                	mv	a0,a3
20001158:	8082                	ret

2000115a <dif_uart_enable_rx_timeout>:
dif_uart_enable_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:537

dif_uart_result_t dif_uart_enable_rx_timeout(const dif_uart_t *uart,
                                             uint32_t duration_ticks) {
2000115a:	862a                	mv	a2,a0
2000115c:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:538
  if (uart == NULL || (duration_ticks & ~UART_TIMEOUT_CTRL_VAL_MASK) != 0) {
2000115e:	ca11                	beqz	a2,20001172 <dif_uart_enable_rx_timeout+0x18>
20001160:	0185d693          	srli	a3,a1,0x18
20001164:	e699                	bnez	a3,20001172 <dif_uart_enable_rx_timeout+0x18>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:545
  }

  uint32_t reg = bitfield_bit32_write(0, UART_TIMEOUT_CTRL_EN_BIT, true);
  reg =
      bitfield_field32_write(reg, UART_TIMEOUT_CTRL_VAL_FIELD, duration_ticks);
  mmio_region_write32(uart->params.base_addr, UART_TIMEOUT_CTRL_REG_OFFSET,
20001166:	4210                	lw	a2,0(a2)
20001168:	4501                	li	a0,0
2000116a:	800006b7          	lui	a3,0x80000
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
2000116e:	8dd5                	or	a1,a1,a3
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
20001170:	d64c                	sw	a1,44(a2)
dif_uart_enable_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:549
                      reg);

  return kDifUartOk;
}
20001172:	8082                	ret

20001174 <dif_uart_disable_rx_timeout>:
dif_uart_disable_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:552

dif_uart_result_t dif_uart_disable_rx_timeout(const dif_uart_t *uart) {
  if (uart == NULL) {
20001174:	c511                	beqz	a0,20001180 <dif_uart_disable_rx_timeout+0xc>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:558
    return kDifUartBadArg;
  }

  uint32_t reg = bitfield_bit32_write(0, UART_TIMEOUT_CTRL_EN_BIT, false);
  reg = bitfield_field32_write(reg, UART_TIMEOUT_CTRL_VAL_FIELD, 0);
  mmio_region_write32(uart->params.base_addr, UART_TIMEOUT_CTRL_REG_OFFSET,
20001176:	410c                	lw	a1,0(a0)
20001178:	4501                	li	a0,0
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
2000117a:	0205a623          	sw	zero,44(a1)
dif_uart_disable_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:562
                      reg);

  return kDifUartOk;
}
2000117e:	8082                	ret
20001180:	4509                	li	a0,2
20001182:	8082                	ret

20001184 <dif_uart_get_rx_timeout>:
dif_uart_get_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:566

dif_uart_result_t dif_uart_get_rx_timeout(const dif_uart_t *uart,
                                          dif_uart_toggle_t *status,
                                          uint32_t *duration_ticks) {
20001184:	86aa                	mv	a3,a0
20001186:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:567
  if (uart == NULL || status == NULL) {
20001188:	ce99                	beqz	a3,200011a6 <dif_uart_get_rx_timeout+0x22>
2000118a:	cd91                	beqz	a1,200011a6 <dif_uart_get_rx_timeout+0x22>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:572
    return kDifUartBadArg;
  }

  uint32_t reg =
      mmio_region_read32(uart->params.base_addr, UART_TIMEOUT_CTRL_REG_OFFSET);
2000118c:	4288                	lw	a0,0(a3)
mmio_region_read32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:101
  return ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)];
2000118e:	5554                	lw	a3,44(a0)
dif_uart_get_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:573
  *status = bitfield_bit32_read(reg, UART_TIMEOUT_CTRL_EN_BIT)
20001190:	fff6c513          	not	a0,a3
20001194:	817d                	srli	a0,a0,0x1f
20001196:	c188                	sw	a0,0(a1)
20001198:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:577
                ? kDifUartToggleEnabled
                : kDifUartToggleDisabled;

  if (duration_ticks != NULL) {
2000119a:	c611                	beqz	a2,200011a6 <dif_uart_get_rx_timeout+0x22>
2000119c:	010005b7          	lui	a1,0x1000
200011a0:	15fd                	addi	a1,a1,-1
bitfield_field32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:60
  return (bitfield >> field.index) & field.mask;
200011a2:	8df5                	and	a1,a1,a3
dif_uart_get_rx_timeout():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:578
    *duration_ticks = bitfield_field32_read(reg, UART_TIMEOUT_CTRL_VAL_FIELD);
200011a4:	c20c                	sw	a1,0(a2)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/dif/dif_uart.c:582
  }

  return kDifUartOk;
}
200011a6:	8082                	ret

200011a8 <pmp_csr_address_write>:
pmp_csr_address_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:224
 * @param region PMP region to configure and set address for.
 * @param address Address to be set.
 * @return `pmp_region_configure_result_t`.
 */
pmp_region_configure_result_t pmp_csr_address_write(pmp_region_index_t region,
                                                    uintptr_t address) {
200011a8:	862a                	mv	a2,a0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:225
  uint32_t address_shifted = address >> PMP_ADDRESS_SHIFT;
200011aa:	8189                	srli	a1,a1,0x2
200011ac:	469d                	li	a3,7
200011ae:	4505                	li	a0,1
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
  switch (region) {
200011b0:	02c6c163          	blt	a3,a2,200011d2 <pmp_csr_address_write+0x2a>
200011b4:	468d                	li	a3,3
200011b6:	02c6cf63          	blt	a3,a2,200011f4 <pmp_csr_address_write+0x4c>
200011ba:	4685                	li	a3,1
200011bc:	06c6c863          	blt	a3,a2,2000122c <pmp_csr_address_write+0x84>
200011c0:	c271                	beqz	a2,20001284 <pmp_csr_address_write+0xdc>
200011c2:	4685                	li	a3,1
200011c4:	10d61b63          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:30
#ifndef PMP_REGION
#error PMP_REGION(region_id, config_reg_id) must be defined
#endif  // PMP_REGION

PMP_REGION(0, 0)
PMP_REGION(1, 0)
200011c8:	3b159073          	csrw	pmpaddr1,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:30
200011cc:	3b102673          	csrr	a2,pmpaddr1
200011d0:	a209                	j	200012d2 <pmp_csr_address_write+0x12a>
200011d2:	46ad                	li	a3,11
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
200011d4:	02c6ce63          	blt	a3,a2,20001210 <pmp_csr_address_write+0x68>
200011d8:	46a5                	li	a3,9
200011da:	06c6c463          	blt	a3,a2,20001242 <pmp_csr_address_write+0x9a>
200011de:	46a1                	li	a3,8
200011e0:	0ad60763          	beq	a2,a3,2000128e <pmp_csr_address_write+0xe6>
200011e4:	46a5                	li	a3,9
200011e6:	0ed61a63          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:40
PMP_REGION(5, 1)
PMP_REGION(6, 1)
PMP_REGION(7, 1)

PMP_REGION(8, 2)
PMP_REGION(9, 2)
200011ea:	3b959073          	csrw	pmpaddr9,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:40
200011ee:	3b902673          	csrr	a2,pmpaddr9
200011f2:	a0c5                	j	200012d2 <pmp_csr_address_write+0x12a>
200011f4:	4695                	li	a3,5
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
200011f6:	06c6c163          	blt	a3,a2,20001258 <pmp_csr_address_write+0xb0>
200011fa:	4691                	li	a3,4
200011fc:	08d60e63          	beq	a2,a3,20001298 <pmp_csr_address_write+0xf0>
20001200:	4695                	li	a3,5
20001202:	0cd61c63          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:35
PMP_REGION(5, 1)
20001206:	3b559073          	csrw	pmpaddr5,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:35
2000120a:	3b502673          	csrr	a2,pmpaddr5
2000120e:	a0d1                	j	200012d2 <pmp_csr_address_write+0x12a>
20001210:	46b5                	li	a3,13
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
20001212:	04c6ce63          	blt	a3,a2,2000126e <pmp_csr_address_write+0xc6>
20001216:	46b1                	li	a3,12
20001218:	08d60563          	beq	a2,a3,200012a2 <pmp_csr_address_write+0xfa>
2000121c:	46b5                	li	a3,13
2000121e:	0ad61e63          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:45
PMP_REGION(10, 2)
PMP_REGION(11, 2)

PMP_REGION(12, 3)
PMP_REGION(13, 3)
20001222:	3bd59073          	csrw	pmpaddr13,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:45
20001226:	3bd02673          	csrr	a2,pmpaddr13
2000122a:	a065                	j	200012d2 <pmp_csr_address_write+0x12a>
2000122c:	4689                	li	a3,2
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
2000122e:	06d60f63          	beq	a2,a3,200012ac <pmp_csr_address_write+0x104>
20001232:	468d                	li	a3,3
20001234:	0ad61363          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:32
PMP_REGION(3, 0)
20001238:	3b359073          	csrw	pmpaddr3,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:32
2000123c:	3b302673          	csrr	a2,pmpaddr3
20001240:	a849                	j	200012d2 <pmp_csr_address_write+0x12a>
20001242:	46a9                	li	a3,10
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
20001244:	06d60963          	beq	a2,a3,200012b6 <pmp_csr_address_write+0x10e>
20001248:	46ad                	li	a3,11
2000124a:	08d61863          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:42
PMP_REGION(11, 2)
2000124e:	3bb59073          	csrw	pmpaddr11,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:42
20001252:	3bb02673          	csrr	a2,pmpaddr11
20001256:	a8b5                	j	200012d2 <pmp_csr_address_write+0x12a>
20001258:	4699                	li	a3,6
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
2000125a:	06d60363          	beq	a2,a3,200012c0 <pmp_csr_address_write+0x118>
2000125e:	469d                	li	a3,7
20001260:	06d61d63          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:37
PMP_REGION(7, 1)
20001264:	3b759073          	csrw	pmpaddr7,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:37
20001268:	3b702673          	csrr	a2,pmpaddr7
2000126c:	a09d                	j	200012d2 <pmp_csr_address_write+0x12a>
2000126e:	46b9                	li	a3,14
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:125
20001270:	04d60d63          	beq	a2,a3,200012ca <pmp_csr_address_write+0x122>
20001274:	46bd                	li	a3,15
20001276:	06d61263          	bne	a2,a3,200012da <pmp_csr_address_write+0x132>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:47
PMP_REGION(14, 3)
PMP_REGION(15, 3)
2000127a:	3bf59073          	csrw	pmpaddr15,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:47
2000127e:	3bf02673          	csrr	a2,pmpaddr15
20001282:	a881                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:29
PMP_REGION(0, 0)
20001284:	3b059073          	csrw	pmpaddr0,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:29
20001288:	3b002673          	csrr	a2,pmpaddr0
2000128c:	a099                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:39
PMP_REGION(8, 2)
2000128e:	3b859073          	csrw	pmpaddr8,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:39
20001292:	3b802673          	csrr	a2,pmpaddr8
20001296:	a835                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:34
PMP_REGION(4, 1)
20001298:	3b459073          	csrw	pmpaddr4,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:34
2000129c:	3b402673          	csrr	a2,pmpaddr4
200012a0:	a80d                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:44
PMP_REGION(12, 3)
200012a2:	3bc59073          	csrw	pmpaddr12,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:44
200012a6:	3bc02673          	csrr	a2,pmpaddr12
200012aa:	a025                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:31
PMP_REGION(2, 0)
200012ac:	3b259073          	csrw	pmpaddr2,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:31
200012b0:	3b202673          	csrr	a2,pmpaddr2
200012b4:	a839                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:41
PMP_REGION(10, 2)
200012b6:	3ba59073          	csrw	pmpaddr10,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:41
200012ba:	3ba02673          	csrr	a2,pmpaddr10
200012be:	a811                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:36
PMP_REGION(6, 1)
200012c0:	3b659073          	csrw	pmpaddr6,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:36
200012c4:	3b602673          	csrr	a2,pmpaddr6
200012c8:	a029                	j	200012d2 <pmp_csr_address_write+0x12a>
pmp_addr_csr_write():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:46
PMP_REGION(14, 3)
200012ca:	3be59073          	csrw	pmpaddr14,a1
pmp_addr_csr_read():
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:46
200012ce:	3be02673          	csrr	a2,pmpaddr14
pmp_csr_address_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:231
  if (!pmp_addr_csr_write(region, address_shifted)) {
    return kPmpRegionConfigureError;
  }

  uint32_t addr_csr_after_write;
  if (!pmp_addr_csr_read(region, &addr_csr_after_write)) {
200012d2:	4501                	li	a0,0
200012d4:	00c58363          	beq	a1,a2,200012da <pmp_csr_address_write+0x132>
200012d8:	4515                	li	a0,5
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:240
  if (address_shifted != addr_csr_after_write) {
    return kPmpRegionConfigureWarlError;
  }

  return kPmpRegionConfigureOk;
}
200012da:	8082                	ret

200012dc <pmp_region_configure_off>:
pmp_region_configure_off():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:351

  return kPmpRegionConfigureNapotOk;
}

pmp_region_configure_result_t pmp_region_configure_off(
    pmp_region_index_t region, uintptr_t address) {
200012dc:	1141                	addi	sp,sp,-16
200012de:	c606                	sw	ra,12(sp)
200012e0:	c422                	sw	s0,8(sp)
200012e2:	842a                	mv	s0,a0
200012e4:	463d                	li	a2,15
200012e6:	450d                	li	a0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:352
  if (region >= PMP_REGIONS_NUM) {
200012e8:	00866a63          	bltu	a2,s0,200012fc <pmp_region_configure_off+0x20>
pmp_address_aligned():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:307
  return address == (address & PMP_ADDRESS_ALIGNMENT_INVERTED_MASK);
200012ec:	ffc5f613          	andi	a2,a1,-4
200012f0:	4511                	li	a0,4
pmp_region_configure_off():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:356
    return kPmpRegionConfigureBadRegion;
  }

  if (!pmp_address_aligned(address)) {
200012f2:	00b61563          	bne	a2,a1,200012fc <pmp_region_configure_off+0x20>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:362
    return kPmpRegionConfigureBadAddress;
  }

  // Address registers must be written prior to the configuration registers to
  // ensure that they are not locked.
  pmp_region_configure_result_t result = pmp_csr_address_write(region, address);
200012f6:	8522                	mv	a0,s0
200012f8:	3d45                	jal	200011a8 <pmp_csr_address_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:363
  if (result != kPmpRegionConfigureOk) {
200012fa:	c509                	beqz	a0,20001304 <pmp_region_configure_off+0x28>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:374
  if (result != kPmpRegionConfigureOk) {
    return result;
  }

  return kPmpRegionConfigureOk;
}
200012fc:	4422                	lw	s0,8(sp)
200012fe:	40b2                	lw	ra,12(sp)
20001300:	0141                	addi	sp,sp,16
20001302:	8082                	ret
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:368
  result = pmp_csr_cfg_field_write(region, 0);
20001304:	8522                	mv	a0,s0
20001306:	4581                	li	a1,0
20001308:	4422                	lw	s0,8(sp)
2000130a:	40b2                	lw	ra,12(sp)
2000130c:	0141                	addi	sp,sp,16
2000130e:	a009                	j	20001310 <pmp_csr_cfg_field_write>

20001310 <pmp_csr_cfg_field_write>:
pmp_csr_cfg_field_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:175
    pmp_region_index_t region, uint32_t field_value) {
20001310:	1101                	addi	sp,sp,-32
20001312:	ce06                	sw	ra,28(sp)
20001314:	cc22                	sw	s0,24(sp)
20001316:	ca26                	sw	s1,20(sp)
20001318:	c84a                	sw	s2,16(sp)
2000131a:	842e                	mv	s0,a1
2000131c:	84aa                	mv	s1,a0
2000131e:	006c                	addi	a1,sp,12
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:177
  if (!pmp_cfg_csr_read(region, &cfg_csr_current)) {
20001320:	2615                	jal	20001644 <pmp_cfg_csr_read>
20001322:	4905                	li	s2,1
20001324:	10050e63          	beqz	a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:182
  size_t field_index = (region % PMP_CFG_FIELDS_PER_REG) * PMP_CFG_FIELD_WIDTH;
20001328:	00349513          	slli	a0,s1,0x3
2000132c:	8961                	andi	a0,a0,24
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:188
      bitfield_field32_write(cfg_csr_current, pmp_csr_cfg_field, field_value);
2000132e:	45b2                	lw	a1,12(sp)
20001330:	0ff00613          	li	a2,255
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20001334:	00a61633          	sll	a2,a2,a0
20001338:	fff64613          	not	a2,a2
2000133c:	8df1                	and	a1,a1,a2
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
2000133e:	0ff47613          	andi	a2,s0,255
20001342:	00a61533          	sll	a0,a2,a0
20001346:	461d                	li	a2,7
20001348:	00a5e433          	or	s0,a1,a0
pmp_cfg_csr_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
  switch (region) {
2000134c:	00964f63          	blt	a2,s1,2000136a <pmp_csr_cfg_field_write+0x5a>
20001350:	450d                	li	a0,3
20001352:	02954b63          	blt	a0,s1,20001388 <pmp_csr_cfg_field_write+0x78>
20001356:	4505                	li	a0,1
20001358:	06954063          	blt	a0,s1,200013b8 <pmp_csr_cfg_field_write+0xa8>
2000135c:	c0d5                	beqz	s1,20001400 <pmp_csr_cfg_field_write+0xf0>
2000135e:	4505                	li	a0,1
20001360:	0ea49063          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:30
PMP_REGION(1, 0)
20001364:	3a041073          	csrw	pmpcfg0,s0
20001368:	a0d9                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
2000136a:	452d                	li	a0,11
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
2000136c:	02954a63          	blt	a0,s1,200013a0 <pmp_csr_cfg_field_write+0x90>
20001370:	4525                	li	a0,9
20001372:	04954c63          	blt	a0,s1,200013ca <pmp_csr_cfg_field_write+0xba>
20001376:	4521                	li	a0,8
20001378:	08a48763          	beq	s1,a0,20001406 <pmp_csr_cfg_field_write+0xf6>
2000137c:	4525                	li	a0,9
2000137e:	0ca49163          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:40
PMP_REGION(9, 2)
20001382:	3a241073          	csrw	pmpcfg2,s0
20001386:	a065                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
20001388:	4515                	li	a0,5
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
2000138a:	04954963          	blt	a0,s1,200013dc <pmp_csr_cfg_field_write+0xcc>
2000138e:	4511                	li	a0,4
20001390:	06a48e63          	beq	s1,a0,2000140c <pmp_csr_cfg_field_write+0xfc>
20001394:	4515                	li	a0,5
20001396:	0aa49563          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:35
PMP_REGION(5, 1)
2000139a:	3a141073          	csrw	pmpcfg1,s0
2000139e:	a841                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
200013a0:	4535                	li	a0,13
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
200013a2:	04954663          	blt	a0,s1,200013ee <pmp_csr_cfg_field_write+0xde>
200013a6:	4531                	li	a0,12
200013a8:	06a48563          	beq	s1,a0,20001412 <pmp_csr_cfg_field_write+0x102>
200013ac:	4535                	li	a0,13
200013ae:	08a49963          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:45
PMP_REGION(13, 3)
200013b2:	3a341073          	csrw	pmpcfg3,s0
200013b6:	a8a5                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
200013b8:	4509                	li	a0,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
200013ba:	04a48f63          	beq	s1,a0,20001418 <pmp_csr_cfg_field_write+0x108>
200013be:	450d                	li	a0,3
200013c0:	08a49063          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:32
PMP_REGION(3, 0)
200013c4:	3a041073          	csrw	pmpcfg0,s0
200013c8:	a09d                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
200013ca:	4529                	li	a0,10
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
200013cc:	04a48963          	beq	s1,a0,2000141e <pmp_csr_cfg_field_write+0x10e>
200013d0:	452d                	li	a0,11
200013d2:	06a49763          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:42
PMP_REGION(11, 2)
200013d6:	3a241073          	csrw	pmpcfg2,s0
200013da:	a891                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
200013dc:	4519                	li	a0,6
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
200013de:	04a48363          	beq	s1,a0,20001424 <pmp_csr_cfg_field_write+0x114>
200013e2:	451d                	li	a0,7
200013e4:	04a49e63          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:37
PMP_REGION(7, 1)
200013e8:	3a141073          	csrw	pmpcfg1,s0
200013ec:	a089                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
200013ee:	4539                	li	a0,14
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:82
200013f0:	02a48d63          	beq	s1,a0,2000142a <pmp_csr_cfg_field_write+0x11a>
200013f4:	453d                	li	a0,15
200013f6:	04a49563          	bne	s1,a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:47
PMP_REGION(15, 3)
200013fa:	3a341073          	csrw	pmpcfg3,s0
200013fe:	a805                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:29
PMP_REGION(0, 0)
20001400:	3a041073          	csrw	pmpcfg0,s0
20001404:	a02d                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:39
PMP_REGION(8, 2)
20001406:	3a241073          	csrw	pmpcfg2,s0
2000140a:	a015                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:34
PMP_REGION(4, 1)
2000140c:	3a141073          	csrw	pmpcfg1,s0
20001410:	a839                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:44
PMP_REGION(12, 3)
20001412:	3a341073          	csrw	pmpcfg3,s0
20001416:	a821                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:31
PMP_REGION(2, 0)
20001418:	3a041073          	csrw	pmpcfg0,s0
2000141c:	a809                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:41
PMP_REGION(10, 2)
2000141e:	3a241073          	csrw	pmpcfg2,s0
20001422:	a031                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:36
PMP_REGION(6, 1)
20001424:	3a141073          	csrw	pmpcfg1,s0
20001428:	a019                	j	2000142e <pmp_csr_cfg_field_write+0x11e>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:46
PMP_REGION(14, 3)
2000142a:	3a341073          	csrw	pmpcfg3,s0
2000142e:	006c                	addi	a1,sp,12
pmp_csr_cfg_field_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:194
  if (!pmp_cfg_csr_read(region, &cfg_csr_current)) {
20001430:	8526                	mv	a0,s1
20001432:	2c09                	jal	20001644 <pmp_cfg_csr_read>
20001434:	c511                	beqz	a0,20001440 <pmp_csr_cfg_field_write+0x130>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:198
  if (cfg_csr_current != cfg_csr_new) {
20001436:	4532                	lw	a0,12(sp)
20001438:	4901                	li	s2,0
2000143a:	00850363          	beq	a0,s0,20001440 <pmp_csr_cfg_field_write+0x130>
2000143e:	4915                	li	s2,5
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:203
}
20001440:	854a                	mv	a0,s2
20001442:	4942                	lw	s2,16(sp)
20001444:	44d2                	lw	s1,20(sp)
20001446:	4462                	lw	s0,24(sp)
20001448:	40f2                	lw	ra,28(sp)
2000144a:	6105                	addi	sp,sp,32
2000144c:	8082                	ret

2000144e <pmp_region_configure_na4>:
pmp_region_configure_na4():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:377

pmp_region_configure_na4_result_t pmp_region_configure_na4(
    pmp_region_index_t region, pmp_region_config_t config, uintptr_t address) {
2000144e:	1101                	addi	sp,sp,-32
20001450:	ce06                	sw	ra,28(sp)
20001452:	cc22                	sw	s0,24(sp)
20001454:	ca26                	sw	s1,20(sp)
20001456:	c84a                	sw	s2,16(sp)
20001458:	892e                	mv	s2,a1
2000145a:	842a                	mv	s0,a0
2000145c:	45bd                	li	a1,15
2000145e:	450d                	li	a0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:382
  if (PMP_GRANULARITY_IBEX > 0) {
    return kPmpRegionConfigureNa4Unavailable;
  }

  if (region >= PMP_REGIONS_NUM) {
20001460:	0485e263          	bltu	a1,s0,200014a4 <pmp_region_configure_na4+0x56>
20001464:	84b6                	mv	s1,a3
pmp_address_aligned():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:307
  return address == (address & PMP_ADDRESS_ALIGNMENT_INVERTED_MASK);
20001466:	ffc6f593          	andi	a1,a3,-4
2000146a:	4511                	li	a0,4
pmp_region_configure_na4():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:386
    return kPmpRegionConfigureNa4BadRegion;
  }

  if (!pmp_address_aligned(address)) {
2000146c:	02d59c63          	bne	a1,a3,200014a4 <pmp_region_configure_na4+0x56>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:390
    return kPmpRegionConfigureNa4BadAddress;
  }

  uint32_t field_value = 0;
20001470:	c602                	sw	zero,12(sp)
20001472:	006c                	addi	a1,sp,12
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:391
  if (!pmp_cfg_permissions_set(config.permissions, &field_value)) {
20001474:	8532                	mv	a0,a2
20001476:	282d                	jal	200014b0 <pmp_cfg_permissions_set>
20001478:	85aa                	mv	a1,a0
2000147a:	4505                	li	a0,1
2000147c:	c585                	beqz	a1,200014a4 <pmp_region_configure_na4+0x56>
pmp_cfg_mode_lock_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:290
  *bitfield = bitfield_bit32_write(*bitfield, PMP_CFG_CSR_L, flag);
2000147e:	4532                	lw	a0,12(sp)
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20001480:	f6757513          	andi	a0,a0,-153
20001484:	4605                	li	a2,1
20001486:	09000593          	li	a1,144
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
2000148a:	00c90363          	beq	s2,a2,20001490 <pmp_region_configure_na4+0x42>
2000148e:	45c1                	li	a1,16
20001490:	00a5e933          	or	s2,a1,a0
pmp_region_configure_na4():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:397
    return kPmpRegionConfigureNa4Error;
  }

  pmp_cfg_mode_lock_set(config.lock, &field_value);

  field_value = bitfield_field32_write(field_value, kPmpCfgModeField,
20001494:	c64a                	sw	s2,12(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:402
                                       PMP_CFG_CSR_MODE_NA4);

  // Address registers must be written prior to the configuration registers to
  // ensure that they are not locked.
  pmp_region_configure_result_t result = pmp_csr_address_write(region, address);
20001496:	8522                	mv	a0,s0
20001498:	85a6                	mv	a1,s1
2000149a:	3339                	jal	200011a8 <pmp_csr_address_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:403
  if (result != kPmpRegionConfigureOk) {
2000149c:	e501                	bnez	a0,200014a4 <pmp_region_configure_na4+0x56>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:407
    return (pmp_region_configure_na4_result_t)result;
  }

  result = pmp_csr_cfg_field_write(region, field_value);
2000149e:	8522                	mv	a0,s0
200014a0:	85ca                	mv	a1,s2
200014a2:	35bd                	jal	20001310 <pmp_csr_cfg_field_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:413
  if (result != kPmpRegionConfigureOk) {
    return (pmp_region_configure_na4_result_t)result;
  }

  return kPmpRegionConfigureNa4Ok;
}
200014a4:	4942                	lw	s2,16(sp)
200014a6:	44d2                	lw	s1,20(sp)
200014a8:	4462                	lw	s0,24(sp)
200014aa:	40f2                	lw	ra,28(sp)
200014ac:	6105                	addi	sp,sp,32
200014ae:	8082                	ret

200014b0 <pmp_cfg_permissions_set>:
pmp_cfg_permissions_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:251
                                    uint32_t *bitfield) {
200014b0:	4689                	li	a3,2
200014b2:	4601                	li	a2,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:252
  switch (perm) {
200014b4:	00a6cb63          	blt	a3,a0,200014ca <pmp_cfg_permissions_set+0x1a>
200014b8:	c915                	beqz	a0,200014ec <pmp_cfg_permissions_set+0x3c>
200014ba:	4685                	li	a3,1
200014bc:	02d50563          	beq	a0,a3,200014e6 <pmp_cfg_permissions_set+0x36>
200014c0:	4689                	li	a3,2
200014c2:	02d51663          	bne	a0,a3,200014ee <pmp_cfg_permissions_set+0x3e>
200014c6:	4511                	li	a0,4
200014c8:	a839                	j	200014e6 <pmp_cfg_permissions_set+0x36>
200014ca:	468d                	li	a3,3
200014cc:	00d50a63          	beq	a0,a3,200014e0 <pmp_cfg_permissions_set+0x30>
200014d0:	4691                	li	a3,4
200014d2:	00d50963          	beq	a0,a3,200014e4 <pmp_cfg_permissions_set+0x34>
200014d6:	4695                	li	a3,5
200014d8:	00d51b63          	bne	a0,a3,200014ee <pmp_cfg_permissions_set+0x3e>
200014dc:	451d                	li	a0,7
200014de:	a021                	j	200014e6 <pmp_cfg_permissions_set+0x36>
200014e0:	4515                	li	a0,5
200014e2:	a011                	j	200014e6 <pmp_cfg_permissions_set+0x36>
200014e4:	450d                	li	a0,3
200014e6:	4190                	lw	a2,0(a1)
200014e8:	8d51                	or	a0,a0,a2
200014ea:	c188                	sw	a0,0(a1)
200014ec:	4605                	li	a2,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:280
}
200014ee:	8532                	mv	a0,a2
200014f0:	8082                	ret

200014f2 <pmp_region_configure_napot>:
pmp_region_configure_napot():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:417

pmp_region_configure_napot_result_t pmp_region_configure_napot(
    pmp_region_index_t region, pmp_region_config_t config, uintptr_t address,
    uint32_t size) {
200014f2:	1101                	addi	sp,sp,-32
200014f4:	ce06                	sw	ra,28(sp)
200014f6:	cc22                	sw	s0,24(sp)
200014f8:	ca26                	sw	s1,20(sp)
200014fa:	c84a                	sw	s2,16(sp)
200014fc:	c64e                	sw	s3,12(sp)
200014fe:	892e                	mv	s2,a1
20001500:	842a                	mv	s0,a0
20001502:	45bd                	li	a1,15
20001504:	450d                	li	a0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:418
  if (region >= PMP_REGIONS_NUM) {
20001506:	0685e063          	bltu	a1,s0,20001566 <pmp_region_configure_napot+0x74>
2000150a:	45a1                	li	a1,8
2000150c:	4511                	li	a0,4
pmp_napot_address_construct():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:328
  if (size < PMP_ADDRESS_ALIGNMENT || size < PMP_ADDRESS_MIN_ALIGNMENT_NAPOT) {
2000150e:	04b76c63          	bltu	a4,a1,20001566 <pmp_region_configure_napot+0x74>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:333
  uint32_t size_mask = size - 1;
20001512:	fff70993          	addi	s3,a4,-1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:334
  if ((size & size_mask) != 0) {
20001516:	013775b3          	and	a1,a4,s3
2000151a:	4519                	li	a0,6
2000151c:	e5a9                	bnez	a1,20001566 <pmp_region_configure_napot+0x74>
2000151e:	84b6                	mv	s1,a3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:339
  if (address != (address & (~size_mask))) {
20001520:	40e00533          	neg	a0,a4
20001524:	00d575b3          	and	a1,a0,a3
20001528:	4511                	li	a0,4
2000152a:	02d59e63          	bne	a1,a3,20001566 <pmp_region_configure_napot+0x74>
pmp_region_configure_napot():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:429
      pmp_napot_address_construct(address, size, &napot_address);
  if (napot_result != kPmpRegionConfigureNapotOk) {
    return napot_result;
  }

  uint32_t field_value = 0;
2000152e:	c402                	sw	zero,8(sp)
20001530:	002c                	addi	a1,sp,8
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:430
  if (!pmp_cfg_permissions_set(config.permissions, &field_value)) {
20001532:	8532                	mv	a0,a2
20001534:	3fb5                	jal	200014b0 <pmp_cfg_permissions_set>
20001536:	85aa                	mv	a1,a0
20001538:	4505                	li	a0,1
2000153a:	c595                	beqz	a1,20001566 <pmp_region_configure_napot+0x74>
pmp_cfg_mode_lock_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:290
  *bitfield = bitfield_bit32_write(*bitfield, PMP_CFG_CSR_L, flag);
2000153c:	4522                	lw	a0,8(sp)
pmp_napot_address_construct():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:345
  *pmp_address_napot = address | (size_mask >> 1);
2000153e:	0019d593          	srli	a1,s3,0x1
20001542:	8dc5                	or	a1,a1,s1
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
20001544:	f6757513          	andi	a0,a0,-153
20001548:	4685                	li	a3,1
2000154a:	09800613          	li	a2,152
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
2000154e:	00d90363          	beq	s2,a3,20001554 <pmp_region_configure_napot+0x62>
20001552:	4661                	li	a2,24
20001554:	00a664b3          	or	s1,a2,a0
pmp_region_configure_napot():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:436
    return kPmpRegionConfigureNapotError;
  }

  pmp_cfg_mode_lock_set(config.lock, &field_value);

  field_value = bitfield_field32_write(field_value, kPmpCfgModeField,
20001558:	c426                	sw	s1,8(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:442
                                       PMP_CFG_CSR_MODE_NAPOT);

  // Address registers must be written prior to the configuration registers to
  // ensure that they are not locked.
  pmp_region_configure_result_t result =
      pmp_csr_address_write(region, napot_address);
2000155a:	8522                	mv	a0,s0
2000155c:	31b1                	jal	200011a8 <pmp_csr_address_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:443
  if (result != kPmpRegionConfigureOk) {
2000155e:	e501                	bnez	a0,20001566 <pmp_region_configure_napot+0x74>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:447
    return (pmp_region_configure_napot_result_t)result;
  }

  result = pmp_csr_cfg_field_write(region, field_value);
20001560:	8522                	mv	a0,s0
20001562:	85a6                	mv	a1,s1
20001564:	3375                	jal	20001310 <pmp_csr_cfg_field_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:453
  if (result != kPmpRegionConfigureOk) {
    return (pmp_region_configure_napot_result_t)result;
  }

  return kPmpRegionConfigureNapotOk;
}
20001566:	49b2                	lw	s3,12(sp)
20001568:	4942                	lw	s2,16(sp)
2000156a:	44d2                	lw	s1,20(sp)
2000156c:	4462                	lw	s0,24(sp)
2000156e:	40f2                	lw	ra,28(sp)
20001570:	6105                	addi	sp,sp,32
20001572:	8082                	ret

20001574 <pmp_region_configure_tor>:
pmp_region_configure_tor():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:457

pmp_region_configure_result_t pmp_region_configure_tor(
    pmp_region_index_t region_end, pmp_region_config_t config,
    uintptr_t address_start, uintptr_t address_end) {
20001574:	1101                	addi	sp,sp,-32
20001576:	ce06                	sw	ra,28(sp)
20001578:	cc22                	sw	s0,24(sp)
2000157a:	ca26                	sw	s1,20(sp)
2000157c:	c84a                	sw	s2,16(sp)
2000157e:	c64e                	sw	s3,12(sp)
20001580:	89ae                	mv	s3,a1
20001582:	842a                	mv	s0,a0
20001584:	45bd                	li	a1,15
20001586:	450d                	li	a0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:458
  if (region_end >= PMP_REGIONS_NUM) {
20001588:	0685e463          	bltu	a1,s0,200015f0 <pmp_region_configure_tor+0x7c>
2000158c:	893a                	mv	s2,a4
2000158e:	84b6                	mv	s1,a3
20001590:	4511                	li	a0,4
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:462
    return kPmpRegionConfigureBadRegion;
  }

  if (region_end == 0 && address_start > 0) {
20001592:	e011                	bnez	s0,20001596 <pmp_region_configure_tor+0x22>
20001594:	ecb1                	bnez	s1,200015f0 <pmp_region_configure_tor+0x7c>
20001596:	008035b3          	snez	a1,s0
pmp_address_aligned():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:307
  return address == (address & PMP_ADDRESS_ALIGNMENT_INVERTED_MASK);
2000159a:	ffc4f693          	andi	a3,s1,-4
2000159e:	8ea5                	xor	a3,a3,s1
200015a0:	00d036b3          	snez	a3,a3
pmp_region_configure_tor():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:466
    return kPmpRegionConfigureBadAddress;
  }

  if (region_end > 0 && !pmp_address_aligned(address_start)) {
200015a4:	8df5                	and	a1,a1,a3
200015a6:	e5a9                	bnez	a1,200015f0 <pmp_region_configure_tor+0x7c>
200015a8:	ffc97593          	andi	a1,s2,-4
200015ac:	05259263          	bne	a1,s2,200015f0 <pmp_region_configure_tor+0x7c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:474

  if (!pmp_address_aligned(address_end)) {
    return kPmpRegionConfigureBadAddress;
  }

  uint32_t field_value = 0;
200015b0:	c402                	sw	zero,8(sp)
200015b2:	002c                	addi	a1,sp,8
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:475
  if (!pmp_cfg_permissions_set(config.permissions, &field_value)) {
200015b4:	8532                	mv	a0,a2
200015b6:	3ded                	jal	200014b0 <pmp_cfg_permissions_set>
200015b8:	85aa                	mv	a1,a0
200015ba:	4505                	li	a0,1
200015bc:	c995                	beqz	a1,200015f0 <pmp_region_configure_tor+0x7c>
pmp_cfg_mode_lock_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:290
  *bitfield = bitfield_bit32_write(*bitfield, PMP_CFG_CSR_L, flag);
200015be:	4522                	lw	a0,8(sp)
bitfield_field32_write():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:79
  bitfield &= ~(field.mask << field.index);
200015c0:	f6757513          	andi	a0,a0,-153
200015c4:	4605                	li	a2,1
200015c6:	08800593          	li	a1,136
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:80
  bitfield |= (value & field.mask) << field.index;
200015ca:	00c98363          	beq	s3,a2,200015d0 <pmp_region_configure_tor+0x5c>
200015ce:	45a1                	li	a1,8
200015d0:	00a5e9b3          	or	s3,a1,a0
pmp_region_configure_tor():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:481
    return kPmpRegionConfigureError;
  }

  pmp_cfg_mode_lock_set(config.lock, &field_value);

  field_value = bitfield_field32_write(field_value, kPmpCfgModeField,
200015d4:	c44e                	sw	s3,8(sp)
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:486
                                       PMP_CFG_CSR_MODE_TOR);

  // Address registers must be written prior to the configuration registers to
  // ensure that they are not locked.
  if (region_end != 0) {
200015d6:	c411                	beqz	s0,200015e2 <pmp_region_configure_tor+0x6e>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:488
    pmp_region_configure_result_t result =
        pmp_csr_address_write(region_end - 1, address_start);
200015d8:	fff40513          	addi	a0,s0,-1
200015dc:	85a6                	mv	a1,s1
200015de:	36e9                	jal	200011a8 <pmp_csr_address_write>
200015e0:	e901                	bnez	a0,200015f0 <pmp_region_configure_tor+0x7c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:495
      return result;
    }
  }

  pmp_region_configure_result_t result =
      pmp_csr_address_write(region_end, address_end);
200015e2:	8522                	mv	a0,s0
200015e4:	85ca                	mv	a1,s2
200015e6:	36c9                	jal	200011a8 <pmp_csr_address_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:496
  if (result != kPmpRegionConfigureOk) {
200015e8:	e501                	bnez	a0,200015f0 <pmp_region_configure_tor+0x7c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:500
    return result;
  }

  result = pmp_csr_cfg_field_write(region_end, field_value);
200015ea:	8522                	mv	a0,s0
200015ec:	85ce                	mv	a1,s3
200015ee:	330d                	jal	20001310 <pmp_csr_cfg_field_write>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:506
  if (result != kPmpRegionConfigureOk) {
    return result;
  }

  return kPmpRegionConfigureOk;
}
200015f0:	49b2                	lw	s3,12(sp)
200015f2:	4942                	lw	s2,16(sp)
200015f4:	44d2                	lw	s1,20(sp)
200015f6:	4462                	lw	s0,24(sp)
200015f8:	40f2                	lw	ra,28(sp)
200015fa:	6105                	addi	sp,sp,32
200015fc:	8082                	ret

200015fe <pmp_cfg_mode_lock_status_get>:
pmp_cfg_mode_lock_status_get():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:509

pmp_region_configure_result_t pmp_cfg_mode_lock_status_get(
    pmp_region_index_t region, pmp_region_lock_t *lock) {
200015fe:	1141                	addi	sp,sp,-16
20001600:	c606                	sw	ra,12(sp)
20001602:	c422                	sw	s0,8(sp)
20001604:	c226                	sw	s1,4(sp)
20001606:	842e                	mv	s0,a1
20001608:	84aa                	mv	s1,a0
2000160a:	45bd                	li	a1,15
2000160c:	450d                	li	a0,3
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:510
  if (region >= PMP_REGIONS_NUM) {
2000160e:	0295e663          	bltu	a1,s1,2000163a <pmp_cfg_mode_lock_status_get+0x3c>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:514
    return kPmpRegionConfigureBadRegion;
  }

  if (lock == NULL) {
20001612:	c00d                	beqz	s0,20001634 <pmp_cfg_mode_lock_status_get+0x36>
20001614:	858a                	mv	a1,sp
pmp_csr_cfg_field_read():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:150
  if (!pmp_cfg_csr_read(region, &cfg_csr_original)) {
20001616:	8526                	mv	a0,s1
20001618:	2035                	jal	20001644 <pmp_cfg_csr_read>
2000161a:	cd19                	beqz	a0,20001638 <pmp_cfg_mode_lock_status_get+0x3a>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:159
  *field_value = bitfield_field32_read(cfg_csr_original, pmp_csr_cfg_field);
2000161c:	4582                	lw	a1,0(sp)
2000161e:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:154
  size_t field_index = (region % PMP_CFG_FIELDS_PER_REG) * PMP_CFG_FIELD_WIDTH;
20001620:	00349613          	slli	a2,s1,0x3
20001624:	8a61                	andi	a2,a2,24
bitfield_bit32_read():
/home/gl/work/opentitan/repo/sw/device/lib/base/bitfield.h:125
                               bitfield_bit32_to_field32(bit_index)) == 0x1u;
20001626:	00c5d5b3          	srl	a1,a1,a2
2000162a:	0805f593          	andi	a1,a1,128
2000162e:	819d                	srli	a1,a1,0x7
pmp_cfg_mode_lock_status_get():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:526
  if (result != kPmpRegionConfigureOk) {
    return result;
  }

  bool flag = bitfield_bit32_read(field_value, PMP_CFG_CSR_L);
  *lock = flag ? kPmpRegionLockLocked : kPmpRegionLockUnlocked;
20001630:	c00c                	sw	a1,0(s0)
20001632:	a021                	j	2000163a <pmp_cfg_mode_lock_status_get+0x3c>
20001634:	4509                	li	a0,2
20001636:	a011                	j	2000163a <pmp_cfg_mode_lock_status_get+0x3c>
20001638:	4505                	li	a0,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:529

  return kPmpRegionConfigureOk;
}
2000163a:	4492                	lw	s1,4(sp)
2000163c:	4422                	lw	s0,8(sp)
2000163e:	40b2                	lw	ra,12(sp)
20001640:	0141                	addi	sp,sp,16
20001642:	8082                	ret

20001644 <pmp_cfg_csr_read>:
pmp_cfg_csr_read():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:56
static bool pmp_cfg_csr_read(pmp_region_index_t region, uint32_t *value) {
20001644:	469d                	li	a3,7
20001646:	862a                	mv	a2,a0
20001648:	4501                	li	a0,0
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
  switch (region) {
2000164a:	00c6cf63          	blt	a3,a2,20001668 <pmp_cfg_csr_read+0x24>
2000164e:	468d                	li	a3,3
20001650:	02c6cb63          	blt	a3,a2,20001686 <pmp_cfg_csr_read+0x42>
20001654:	4685                	li	a3,1
20001656:	06c6c063          	blt	a3,a2,200016b6 <pmp_cfg_csr_read+0x72>
2000165a:	c255                	beqz	a2,200016fe <pmp_cfg_csr_read+0xba>
2000165c:	4685                	li	a3,1
2000165e:	0cd61963          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:30
PMP_REGION(1, 0)
20001662:	3a002573          	csrr	a0,pmpcfg0
20001666:	a0d9                	j	2000172c <pmp_cfg_csr_read+0xe8>
20001668:	46ad                	li	a3,11
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
2000166a:	02c6ca63          	blt	a3,a2,2000169e <pmp_cfg_csr_read+0x5a>
2000166e:	46a5                	li	a3,9
20001670:	04c6cc63          	blt	a3,a2,200016c8 <pmp_cfg_csr_read+0x84>
20001674:	46a1                	li	a3,8
20001676:	08d60763          	beq	a2,a3,20001704 <pmp_cfg_csr_read+0xc0>
2000167a:	46a5                	li	a3,9
2000167c:	0ad61a63          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:40
PMP_REGION(9, 2)
20001680:	3a202573          	csrr	a0,pmpcfg2
20001684:	a065                	j	2000172c <pmp_cfg_csr_read+0xe8>
20001686:	4695                	li	a3,5
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
20001688:	04c6c963          	blt	a3,a2,200016da <pmp_cfg_csr_read+0x96>
2000168c:	4691                	li	a3,4
2000168e:	06d60e63          	beq	a2,a3,2000170a <pmp_cfg_csr_read+0xc6>
20001692:	4695                	li	a3,5
20001694:	08d61e63          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:35
PMP_REGION(5, 1)
20001698:	3a102573          	csrr	a0,pmpcfg1
2000169c:	a841                	j	2000172c <pmp_cfg_csr_read+0xe8>
2000169e:	46b5                	li	a3,13
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
200016a0:	04c6c663          	blt	a3,a2,200016ec <pmp_cfg_csr_read+0xa8>
200016a4:	46b1                	li	a3,12
200016a6:	06d60563          	beq	a2,a3,20001710 <pmp_cfg_csr_read+0xcc>
200016aa:	46b5                	li	a3,13
200016ac:	08d61263          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:45
PMP_REGION(13, 3)
200016b0:	3a302573          	csrr	a0,pmpcfg3
200016b4:	a8a5                	j	2000172c <pmp_cfg_csr_read+0xe8>
200016b6:	4689                	li	a3,2
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
200016b8:	04d60f63          	beq	a2,a3,20001716 <pmp_cfg_csr_read+0xd2>
200016bc:	468d                	li	a3,3
200016be:	06d61963          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:32
PMP_REGION(3, 0)
200016c2:	3a002573          	csrr	a0,pmpcfg0
200016c6:	a09d                	j	2000172c <pmp_cfg_csr_read+0xe8>
200016c8:	46a9                	li	a3,10
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
200016ca:	04d60963          	beq	a2,a3,2000171c <pmp_cfg_csr_read+0xd8>
200016ce:	46ad                	li	a3,11
200016d0:	06d61063          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:42
PMP_REGION(11, 2)
200016d4:	3a202573          	csrr	a0,pmpcfg2
200016d8:	a891                	j	2000172c <pmp_cfg_csr_read+0xe8>
200016da:	4699                	li	a3,6
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
200016dc:	04d60363          	beq	a2,a3,20001722 <pmp_cfg_csr_read+0xde>
200016e0:	469d                	li	a3,7
200016e2:	04d61763          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:37
PMP_REGION(7, 1)
200016e6:	3a102573          	csrr	a0,pmpcfg1
200016ea:	a089                	j	2000172c <pmp_cfg_csr_read+0xe8>
200016ec:	46b9                	li	a3,14
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:57
200016ee:	02d60d63          	beq	a2,a3,20001728 <pmp_cfg_csr_read+0xe4>
200016f2:	46bd                	li	a3,15
200016f4:	02d61e63          	bne	a2,a3,20001730 <pmp_cfg_csr_read+0xec>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:47
PMP_REGION(15, 3)
200016f8:	3a302573          	csrr	a0,pmpcfg3
200016fc:	a805                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:29
PMP_REGION(0, 0)
200016fe:	3a002573          	csrr	a0,pmpcfg0
20001702:	a02d                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:39
PMP_REGION(8, 2)
20001704:	3a202573          	csrr	a0,pmpcfg2
20001708:	a015                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:34
PMP_REGION(4, 1)
2000170a:	3a102573          	csrr	a0,pmpcfg1
2000170e:	a839                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:44
PMP_REGION(12, 3)
20001710:	3a302573          	csrr	a0,pmpcfg3
20001714:	a821                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:31
PMP_REGION(2, 0)
20001716:	3a002573          	csrr	a0,pmpcfg0
2000171a:	a809                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:41
PMP_REGION(10, 2)
2000171c:	3a202573          	csrr	a0,pmpcfg2
20001720:	a031                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:36
PMP_REGION(6, 1)
20001722:	3a102573          	csrr	a0,pmpcfg1
20001726:	a019                	j	2000172c <pmp_cfg_csr_read+0xe8>
/home/gl/work/opentitan/repo/sw/device/lib/runtime/pmp_regions.def:46
PMP_REGION(14, 3)
20001728:	3a302573          	csrr	a0,pmpcfg3
2000172c:	c188                	sw	a0,0(a1)
2000172e:	4505                	li	a0,1
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/runtime/pmp.c:67
}
20001730:	8082                	ret
	...

20001734 <test_status_set>:
test_status_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:25
        mmio_region_from_addr(kDeviceTestStatusAddress);
    mmio_region_write32(test_status_device_addr, 0x0, (uint32_t)test_status);
  }
}

void test_status_set(test_status_t test_status) {
20001734:	1101                	addi	sp,sp,-32
20001736:	ce06                	sw	ra,28(sp)
20001738:	cc22                	sw	s0,24(sp)
2000173a:	65b1                	lui	a1,0xc
2000173c:	aad58593          	addi	a1,a1,-1363 # baad <_stack_size+0x9aad>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:26
  switch (test_status) {
20001740:	02b50163          	beq	a0,a1,20001762 <test_status_set+0x2e>
20001744:	65a5                	lui	a1,0x9
20001746:	05b5                	addi	a1,a1,13
20001748:	04b50063          	beq	a0,a1,20001788 <test_status_set+0x54>
test_status_device_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:18
  if (kDeviceTestStatusAddress != 0) {
2000174c:	00000597          	auipc	a1,0x0
20001750:	4e058593          	addi	a1,a1,1248 # 20001c2c <kDeviceTestStatusAddress>
20001754:	418c                	lw	a1,0(a1)
20001756:	c191                	beqz	a1,2000175a <test_status_set+0x26>
mmio_region_write32():
/home/gl/work/opentitan/repo/sw/device/lib/base/mmio.h:133
  ((volatile uint32_t *)base.base)[offset / sizeof(uint32_t)] = value;
20001758:	c188                	sw	a0,0(a1)
test_status_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:44
    default: {
      test_status_device_write(test_status);
      break;
    }
  }
}
2000175a:	4462                	lw	s0,24(sp)
2000175c:	40f2                	lw	ra,28(sp)
2000175e:	6105                	addi	sp,sp,32
20001760:	8082                	ret
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:34
      LOG_INFO("FAIL!");
20001762:	00000517          	auipc	a0,0x0
20001766:	4ce50513          	addi	a0,a0,1230 # 20001c30 <kDeviceLogBypassUartAddress>
2000176a:	4108                	lw	a0,0(a0)
2000176c:	e129                	bnez	a0,200017ae <test_status_set+0x7a>
2000176e:	00000597          	auipc	a1,0x0
20001772:	5b658593          	addi	a1,a1,1462 # 20001d24 <kDifUartFifoSizeBytes+0x18>
20001776:	840a                	mv	s0,sp
20001778:	4651                	li	a2,20
2000177a:	8522                	mv	a0,s0
2000177c:	e51fe0ef          	jal	ra,200005cc <memcpy>
20001780:	8522                	mv	a0,s0
20001782:	8beff0ef          	jal	ra,20000840 <base_log_internal_core>
20001786:	a81d                	j	200017bc <test_status_set+0x88>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:28
      LOG_INFO("PASS!");
20001788:	00000517          	auipc	a0,0x0
2000178c:	4a850513          	addi	a0,a0,1192 # 20001c30 <kDeviceLogBypassUartAddress>
20001790:	4108                	lw	a0,0(a0)
20001792:	ed1d                	bnez	a0,200017d0 <test_status_set+0x9c>
20001794:	00000597          	auipc	a1,0x0
20001798:	57c58593          	addi	a1,a1,1404 # 20001d10 <kDifUartFifoSizeBytes+0x4>
2000179c:	840a                	mv	s0,sp
2000179e:	4651                	li	a2,20
200017a0:	8522                	mv	a0,s0
200017a2:	e2bfe0ef          	jal	ra,200005cc <memcpy>
200017a6:	8522                	mv	a0,s0
200017a8:	898ff0ef          	jal	ra,20000840 <base_log_internal_core>
200017ac:	a80d                	j	200017de <test_status_set+0xaa>
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:34
      LOG_INFO("FAIL!");
200017ae:	e000f517          	auipc	a0,0xe000f
200017b2:	97e50513          	addi	a0,a0,-1666 # 1012c <test_status_set.kLogFields.2>
200017b6:	4581                	li	a1,0
200017b8:	92aff0ef          	jal	ra,200008e2 <base_log_internal_dv>
test_status_device_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:18
  if (kDeviceTestStatusAddress != 0) {
200017bc:	00000517          	auipc	a0,0x0
200017c0:	47050513          	addi	a0,a0,1136 # 20001c2c <kDeviceTestStatusAddress>
200017c4:	4108                	lw	a0,0(a0)
200017c6:	c50d                	beqz	a0,200017f0 <test_status_set+0xbc>
200017c8:	65b1                	lui	a1,0xc
200017ca:	aad58593          	addi	a1,a1,-1363 # baad <_stack_size+0x9aad>
200017ce:	a005                	j	200017ee <test_status_set+0xba>
test_status_set():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:28
      LOG_INFO("PASS!");
200017d0:	e000f517          	auipc	a0,0xe000f
200017d4:	94850513          	addi	a0,a0,-1720 # 10118 <test_status_set.kLogFields>
200017d8:	4581                	li	a1,0
200017da:	908ff0ef          	jal	ra,200008e2 <base_log_internal_dv>
test_status_device_write():
/home/gl/work/opentitan/repo/build-out/../sw/device/lib/testing/test_status.c:18
  if (kDeviceTestStatusAddress != 0) {
200017de:	00000517          	auipc	a0,0x0
200017e2:	44e50513          	addi	a0,a0,1102 # 20001c2c <kDeviceTestStatusAddress>
200017e6:	4108                	lw	a0,0(a0)
200017e8:	c501                	beqz	a0,200017f0 <test_status_set+0xbc>
200017ea:	65a5                	lui	a1,0x9
200017ec:	05b5                	addi	a1,a1,13
200017ee:	c10c                	sw	a1,0(a0)
200017f0:	a11fe0ef          	jal	ra,20000200 <abort>

200017f4 <__udivdi3>:
__udivdi3():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1319
200017f4:	88aa                	mv	a7,a0
200017f6:	87ae                	mv	a5,a1
__udivmoddi4():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1024
200017f8:	8832                	mv	a6,a2
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1025
200017fa:	8536                	mv	a0,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1026
200017fc:	8346                	mv	t1,a7
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1064
200017fe:	20069963          	bnez	a3,20001a10 <__udivdi3+0x21c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1066
20001802:	200026b7          	lui	a3,0x20002
20001806:	d3868693          	addi	a3,a3,-712 # 20001d38 <__clz_tab>
2000180a:	0cc5f063          	bgeu	a1,a2,200018ca <__udivdi3+0xd6>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1070
2000180e:	6741                	lui	a4,0x10
20001810:	0ae67663          	bgeu	a2,a4,200018bc <__udivdi3+0xc8>
20001814:	0ff00713          	li	a4,255
20001818:	00c73733          	sltu	a4,a4,a2
2000181c:	070e                	slli	a4,a4,0x3
2000181e:	00e65533          	srl	a0,a2,a4
20001822:	96aa                	add	a3,a3,a0
20001824:	0006c683          	lbu	a3,0(a3)
20001828:	02000513          	li	a0,32
2000182c:	9736                	add	a4,a4,a3
2000182e:	40e506b3          	sub	a3,a0,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1072
20001832:	00e50c63          	beq	a0,a4,2000184a <__udivdi3+0x56>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1078
20001836:	00d797b3          	sll	a5,a5,a3
2000183a:	00e8d733          	srl	a4,a7,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1077
2000183e:	00d61833          	sll	a6,a2,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1078
20001842:	00f765b3          	or	a1,a4,a5
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1079
20001846:	00d89333          	sll	t1,a7,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1082
2000184a:	01085893          	srli	a7,a6,0x10
2000184e:	0315d7b3          	divu	a5,a1,a7
20001852:	01081613          	slli	a2,a6,0x10
20001856:	8241                	srli	a2,a2,0x10
20001858:	01035713          	srli	a4,t1,0x10
2000185c:	0315f6b3          	remu	a3,a1,a7
20001860:	853e                	mv	a0,a5
20001862:	02f605b3          	mul	a1,a2,a5
20001866:	06c2                	slli	a3,a3,0x10
20001868:	8f55                	or	a4,a4,a3
2000186a:	00b77c63          	bgeu	a4,a1,20001882 <__udivdi3+0x8e>
2000186e:	9742                	add	a4,a4,a6
20001870:	fff78513          	addi	a0,a5,-1
20001874:	01076763          	bltu	a4,a6,20001882 <__udivdi3+0x8e>
20001878:	00b77563          	bgeu	a4,a1,20001882 <__udivdi3+0x8e>
2000187c:	ffe78513          	addi	a0,a5,-2
20001880:	9742                	add	a4,a4,a6
20001882:	8f0d                	sub	a4,a4,a1
20001884:	031777b3          	remu	a5,a4,a7
20001888:	0342                	slli	t1,t1,0x10
2000188a:	01035313          	srli	t1,t1,0x10
2000188e:	03175733          	divu	a4,a4,a7
20001892:	07c2                	slli	a5,a5,0x10
20001894:	0067e333          	or	t1,a5,t1
20001898:	02e606b3          	mul	a3,a2,a4
2000189c:	863a                	mv	a2,a4
2000189e:	00d37b63          	bgeu	t1,a3,200018b4 <__udivdi3+0xc0>
200018a2:	9342                	add	t1,t1,a6
200018a4:	fff70613          	addi	a2,a4,-1 # ffff <_stack_size+0xdfff>
200018a8:	01036663          	bltu	t1,a6,200018b4 <__udivdi3+0xc0>
200018ac:	00d37463          	bgeu	t1,a3,200018b4 <__udivdi3+0xc0>
200018b0:	ffe70613          	addi	a2,a4,-2
200018b4:	0542                	slli	a0,a0,0x10
200018b6:	8d51                	or	a0,a0,a2
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1209
200018b8:	4581                	li	a1,0
200018ba:	a85d                	j	20001970 <__udivdi3+0x17c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1070
200018bc:	01000537          	lui	a0,0x1000
200018c0:	4741                	li	a4,16
200018c2:	f4a66ee3          	bltu	a2,a0,2000181e <__udivdi3+0x2a>
200018c6:	4761                	li	a4,24
200018c8:	bf99                	j	2000181e <__udivdi3+0x2a>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1091
200018ca:	e601                	bnez	a2,200018d2 <__udivdi3+0xde>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1092
200018cc:	4705                	li	a4,1
200018ce:	02c75833          	divu	a6,a4,a2
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1094
200018d2:	6741                	lui	a4,0x10
200018d4:	08e87f63          	bgeu	a6,a4,20001972 <__udivdi3+0x17e>
200018d8:	0ff00713          	li	a4,255
200018dc:	01077363          	bgeu	a4,a6,200018e2 <__udivdi3+0xee>
200018e0:	4521                	li	a0,8
200018e2:	00a85733          	srl	a4,a6,a0
200018e6:	96ba                	add	a3,a3,a4
200018e8:	0006c703          	lbu	a4,0(a3)
200018ec:	02000613          	li	a2,32
200018f0:	972a                	add	a4,a4,a0
200018f2:	40e606b3          	sub	a3,a2,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1096
200018f6:	08e61563          	bne	a2,a4,20001980 <__udivdi3+0x18c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1105
200018fa:	410787b3          	sub	a5,a5,a6
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1106
200018fe:	4585                	li	a1,1
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1124
20001900:	01085893          	srli	a7,a6,0x10
20001904:	01081613          	slli	a2,a6,0x10
20001908:	8241                	srli	a2,a2,0x10
2000190a:	01035713          	srli	a4,t1,0x10
2000190e:	0317f6b3          	remu	a3,a5,a7
20001912:	0317d7b3          	divu	a5,a5,a7
20001916:	06c2                	slli	a3,a3,0x10
20001918:	8f55                	or	a4,a4,a3
2000191a:	02f60e33          	mul	t3,a2,a5
2000191e:	853e                	mv	a0,a5
20001920:	01c77c63          	bgeu	a4,t3,20001938 <__udivdi3+0x144>
20001924:	9742                	add	a4,a4,a6
20001926:	fff78513          	addi	a0,a5,-1
2000192a:	01076763          	bltu	a4,a6,20001938 <__udivdi3+0x144>
2000192e:	01c77563          	bgeu	a4,t3,20001938 <__udivdi3+0x144>
20001932:	ffe78513          	addi	a0,a5,-2
20001936:	9742                	add	a4,a4,a6
20001938:	41c70733          	sub	a4,a4,t3
2000193c:	031777b3          	remu	a5,a4,a7
20001940:	0342                	slli	t1,t1,0x10
20001942:	01035313          	srli	t1,t1,0x10
20001946:	03175733          	divu	a4,a4,a7
2000194a:	07c2                	slli	a5,a5,0x10
2000194c:	0067e333          	or	t1,a5,t1
20001950:	02e606b3          	mul	a3,a2,a4
20001954:	863a                	mv	a2,a4
20001956:	00d37b63          	bgeu	t1,a3,2000196c <__udivdi3+0x178>
2000195a:	9342                	add	t1,t1,a6
2000195c:	fff70613          	addi	a2,a4,-1 # ffff <_stack_size+0xdfff>
20001960:	01036663          	bltu	t1,a6,2000196c <__udivdi3+0x178>
20001964:	00d37463          	bgeu	t1,a3,2000196c <__udivdi3+0x178>
20001968:	ffe70613          	addi	a2,a4,-2
2000196c:	0542                	slli	a0,a0,0x10
2000196e:	8d51                	or	a0,a0,a2
__udivdi3():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1321
20001970:	8082                	ret
__udivmoddi4():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1094
20001972:	01000737          	lui	a4,0x1000
20001976:	4541                	li	a0,16
20001978:	f6e865e3          	bltu	a6,a4,200018e2 <__udivdi3+0xee>
2000197c:	4561                	li	a0,24
2000197e:	b795                	j	200018e2 <__udivdi3+0xee>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1114
20001980:	00d81833          	sll	a6,a6,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1115
20001984:	00e7d5b3          	srl	a1,a5,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1117
20001988:	00d89333          	sll	t1,a7,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1116
2000198c:	00d797b3          	sll	a5,a5,a3
20001990:	00e8d733          	srl	a4,a7,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1119
20001994:	01085893          	srli	a7,a6,0x10
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1116
20001998:	00f76633          	or	a2,a4,a5
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1119
2000199c:	0315f733          	remu	a4,a1,a7
200019a0:	01081793          	slli	a5,a6,0x10
200019a4:	83c1                	srli	a5,a5,0x10
200019a6:	01065513          	srli	a0,a2,0x10
200019aa:	0315d5b3          	divu	a1,a1,a7
200019ae:	0742                	slli	a4,a4,0x10
200019b0:	8f49                	or	a4,a4,a0
200019b2:	02b786b3          	mul	a3,a5,a1
200019b6:	852e                	mv	a0,a1
200019b8:	00d77c63          	bgeu	a4,a3,200019d0 <__udivdi3+0x1dc>
200019bc:	9742                	add	a4,a4,a6
200019be:	fff58513          	addi	a0,a1,-1 # 8fff <_stack_size+0x6fff>
200019c2:	01076763          	bltu	a4,a6,200019d0 <__udivdi3+0x1dc>
200019c6:	00d77563          	bgeu	a4,a3,200019d0 <__udivdi3+0x1dc>
200019ca:	ffe58513          	addi	a0,a1,-2
200019ce:	9742                	add	a4,a4,a6
200019d0:	40d706b3          	sub	a3,a4,a3
200019d4:	0316f733          	remu	a4,a3,a7
200019d8:	0642                	slli	a2,a2,0x10
200019da:	8241                	srli	a2,a2,0x10
200019dc:	0316d6b3          	divu	a3,a3,a7
200019e0:	0742                	slli	a4,a4,0x10
200019e2:	02d788b3          	mul	a7,a5,a3
200019e6:	00c767b3          	or	a5,a4,a2
200019ea:	8736                	mv	a4,a3
200019ec:	0117fc63          	bgeu	a5,a7,20001a04 <__udivdi3+0x210>
200019f0:	97c2                	add	a5,a5,a6
200019f2:	fff68713          	addi	a4,a3,-1
200019f6:	0107e763          	bltu	a5,a6,20001a04 <__udivdi3+0x210>
200019fa:	0117f563          	bgeu	a5,a7,20001a04 <__udivdi3+0x210>
200019fe:	ffe68713          	addi	a4,a3,-2
20001a02:	97c2                	add	a5,a5,a6
20001a04:	01051593          	slli	a1,a0,0x10
20001a08:	411787b3          	sub	a5,a5,a7
20001a0c:	8dd9                	or	a1,a1,a4
20001a0e:	bdcd                	j	20001900 <__udivdi3+0x10c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1140
20001a10:	14d5e263          	bltu	a1,a3,20001b54 <__udivdi3+0x360>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1159
20001a14:	6741                	lui	a4,0x10
20001a16:	02e6ff63          	bgeu	a3,a4,20001a54 <__udivdi3+0x260>
20001a1a:	0ff00713          	li	a4,255
20001a1e:	00d735b3          	sltu	a1,a4,a3
20001a22:	058e                	slli	a1,a1,0x3
20001a24:	20002737          	lui	a4,0x20002
20001a28:	00b6d533          	srl	a0,a3,a1
20001a2c:	d3870713          	addi	a4,a4,-712 # 20001d38 <__clz_tab>
20001a30:	972a                	add	a4,a4,a0
20001a32:	00074703          	lbu	a4,0(a4)
20001a36:	02000513          	li	a0,32
20001a3a:	972e                	add	a4,a4,a1
20001a3c:	40e505b3          	sub	a1,a0,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1160
20001a40:	02e51163          	bne	a0,a4,20001a62 <__udivdi3+0x26e>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1172
20001a44:	4505                	li	a0,1
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1170
20001a46:	f2f6e5e3          	bltu	a3,a5,20001970 <__udivdi3+0x17c>
20001a4a:	00c8b533          	sltu	a0,a7,a2
20001a4e:	00154513          	xori	a0,a0,1
20001a52:	bf39                	j	20001970 <__udivdi3+0x17c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1159
20001a54:	01000737          	lui	a4,0x1000
20001a58:	45c1                	li	a1,16
20001a5a:	fce6e5e3          	bltu	a3,a4,20001a24 <__udivdi3+0x230>
20001a5e:	45e1                	li	a1,24
20001a60:	b7d1                	j	20001a24 <__udivdi3+0x230>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1194
20001a62:	00e65333          	srl	t1,a2,a4
20001a66:	00b696b3          	sll	a3,a3,a1
20001a6a:	00d36333          	or	t1,t1,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1200
20001a6e:	01035513          	srli	a0,t1,0x10
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1195
20001a72:	00b61eb3          	sll	t4,a2,a1
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1196
20001a76:	00e7d633          	srl	a2,a5,a4
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1200
20001a7a:	02a676b3          	remu	a3,a2,a0
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1197
20001a7e:	00b797b3          	sll	a5,a5,a1
20001a82:	00e8d733          	srl	a4,a7,a4
20001a86:	00f76833          	or	a6,a4,a5
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1200
20001a8a:	01031793          	slli	a5,t1,0x10
20001a8e:	83c1                	srli	a5,a5,0x10
20001a90:	01085713          	srli	a4,a6,0x10
20001a94:	02a65633          	divu	a2,a2,a0
20001a98:	06c2                	slli	a3,a3,0x10
20001a9a:	8f55                	or	a4,a4,a3
20001a9c:	02c78f33          	mul	t5,a5,a2
20001aa0:	8e32                	mv	t3,a2
20001aa2:	01e77c63          	bgeu	a4,t5,20001aba <__udivdi3+0x2c6>
20001aa6:	971a                	add	a4,a4,t1
20001aa8:	fff60e13          	addi	t3,a2,-1 # ffff <_stack_size+0xdfff>
20001aac:	00676763          	bltu	a4,t1,20001aba <__udivdi3+0x2c6>
20001ab0:	01e77563          	bgeu	a4,t5,20001aba <__udivdi3+0x2c6>
20001ab4:	ffe60e13          	addi	t3,a2,-2
20001ab8:	971a                	add	a4,a4,t1
20001aba:	41e70733          	sub	a4,a4,t5
20001abe:	02a776b3          	remu	a3,a4,a0
20001ac2:	02a75733          	divu	a4,a4,a0
20001ac6:	06c2                	slli	a3,a3,0x10
20001ac8:	02e78633          	mul	a2,a5,a4
20001acc:	01081793          	slli	a5,a6,0x10
20001ad0:	83c1                	srli	a5,a5,0x10
20001ad2:	8fd5                	or	a5,a5,a3
20001ad4:	86ba                	mv	a3,a4
20001ad6:	00c7fc63          	bgeu	a5,a2,20001aee <__udivdi3+0x2fa>
20001ada:	979a                	add	a5,a5,t1
20001adc:	fff70693          	addi	a3,a4,-1 # ffffff <test_status_set.kLogFields.2+0xfefed3>
20001ae0:	0067e763          	bltu	a5,t1,20001aee <__udivdi3+0x2fa>
20001ae4:	00c7f563          	bgeu	a5,a2,20001aee <__udivdi3+0x2fa>
20001ae8:	ffe70693          	addi	a3,a4,-2
20001aec:	979a                	add	a5,a5,t1
20001aee:	010e1513          	slli	a0,t3,0x10
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1201
20001af2:	6e41                	lui	t3,0x10
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1200
20001af4:	8d55                	or	a0,a0,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1201
20001af6:	fffe0693          	addi	a3,t3,-1 # ffff <_stack_size+0xdfff>
20001afa:	00d57833          	and	a6,a0,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1200
20001afe:	8f91                	sub	a5,a5,a2
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1201
20001b00:	00def6b3          	and	a3,t4,a3
20001b04:	01055613          	srli	a2,a0,0x10
20001b08:	010ede93          	srli	t4,t4,0x10
20001b0c:	02d80333          	mul	t1,a6,a3
20001b10:	02d606b3          	mul	a3,a2,a3
20001b14:	01035713          	srli	a4,t1,0x10
20001b18:	03d80833          	mul	a6,a6,t4
20001b1c:	9836                	add	a6,a6,a3
20001b1e:	9742                	add	a4,a4,a6
20001b20:	03d60633          	mul	a2,a2,t4
20001b24:	00d77363          	bgeu	a4,a3,20001b2a <__udivdi3+0x336>
20001b28:	9672                	add	a2,a2,t3
20001b2a:	01075693          	srli	a3,a4,0x10
20001b2e:	9636                	add	a2,a2,a3
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1203
20001b30:	02c7e063          	bltu	a5,a2,20001b50 <__udivdi3+0x35c>
20001b34:	d8c792e3          	bne	a5,a2,200018b8 <__udivdi3+0xc4>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1201
20001b38:	67c1                	lui	a5,0x10
20001b3a:	17fd                	addi	a5,a5,-1
20001b3c:	8f7d                	and	a4,a4,a5
20001b3e:	0742                	slli	a4,a4,0x10
20001b40:	00f37333          	and	t1,t1,a5
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1198
20001b44:	00b898b3          	sll	a7,a7,a1
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1201
20001b48:	971a                	add	a4,a4,t1
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1209
20001b4a:	4581                	li	a1,0
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1203
20001b4c:	e2e8f2e3          	bgeu	a7,a4,20001970 <__udivdi3+0x17c>
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1205
20001b50:	157d                	addi	a0,a0,-1
__udivdi3():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1206
20001b52:	b39d                	j	200018b8 <__udivdi3+0xc4>
__udivmoddi4():
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1145
20001b54:	4581                	li	a1,0
/__w/1/s/build/gcc/.build/riscv32-unknown-elf/src/gcc/libgcc/libgcc2.c:1144
20001b56:	4501                	li	a0,0
20001b58:	bd21                	j	20001970 <__udivdi3+0x17c>
