{"vcs1":{"timestamp_begin":1742838148.285951876, "rt":2.81, "ut":1.46, "st":0.36}}
{"vcselab":{"timestamp_begin":1742838151.189911657, "rt":1.03, "ut":0.37, "st":0.07}}
{"link":{"timestamp_begin":1742838152.324038342, "rt":0.75, "ut":0.27, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742838147.520073124}
{"VCS_COMP_START_TIME": 1742838147.520073124}
{"VCS_COMP_END_TIME": 1742838155.378645538}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv geofence_syn.v +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 359788}}
{"stitch_vcselab": {"peak_mem": 242144}}
