|ram_rom_dual
memory_dual_clock => ~NO_FANOUT~
amemory_wdata[0] => my_memory_ram_rom[7][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[7][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[6][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[6][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[5][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[5][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[4][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[4][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[3][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[3][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[2][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[2][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[1][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[1][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[0][0].DATAA
amemory_wdata[0] => my_memory_ram_rom[0][0].DATAA
amemory_wdata[1] => my_memory_ram_rom[7][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[7][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[6][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[6][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[5][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[5][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[4][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[4][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[3][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[3][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[2][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[2][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[1][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[1][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[0][1].DATAA
amemory_wdata[1] => my_memory_ram_rom[0][1].DATAA
amemory_wdata[2] => my_memory_ram_rom[7][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[7][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[6][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[6][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[5][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[5][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[4][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[4][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[3][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[3][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[2][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[2][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[1][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[1][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[0][2].DATAA
amemory_wdata[2] => my_memory_ram_rom[0][2].DATAA
amemory_wdata[3] => my_memory_ram_rom[7][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[7][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[6][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[6][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[5][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[5][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[4][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[4][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[3][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[3][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[2][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[2][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[1][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[1][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[0][3].DATAA
amemory_wdata[3] => my_memory_ram_rom[0][3].DATAA
amemory_wdata[4] => my_memory_ram_rom[7][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[7][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[6][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[6][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[5][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[5][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[4][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[4][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[3][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[3][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[2][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[2][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[1][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[1][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[0][4].DATAA
amemory_wdata[4] => my_memory_ram_rom[0][4].DATAA
amemory_wdata[5] => my_memory_ram_rom[7][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[7][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[6][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[6][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[5][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[5][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[4][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[4][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[3][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[3][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[2][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[2][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[1][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[1][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[0][5].DATAA
amemory_wdata[5] => my_memory_ram_rom[0][5].DATAA
amemory_wdata[6] => my_memory_ram_rom[7][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[7][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[6][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[6][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[5][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[5][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[4][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[4][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[3][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[3][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[2][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[2][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[1][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[1][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[0][6].DATAA
amemory_wdata[6] => my_memory_ram_rom[0][6].DATAA
amemory_wdata[7] => my_memory_ram_rom[7][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[7][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[6][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[6][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[5][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[5][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[4][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[4][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[3][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[3][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[2][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[2][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[1][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[1][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[0][7].DATAA
amemory_wdata[7] => my_memory_ram_rom[0][7].DATAA
amemory_rdata[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
amemory_rdata[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
amemory_addrs[0] => Decoder0.IN2
amemory_addrs[0] => Mux0.IN2
amemory_addrs[0] => Mux1.IN2
amemory_addrs[0] => Mux2.IN2
amemory_addrs[0] => Mux3.IN2
amemory_addrs[0] => Mux4.IN2
amemory_addrs[0] => Mux5.IN2
amemory_addrs[0] => Mux6.IN2
amemory_addrs[0] => Mux7.IN2
amemory_addrs[1] => Decoder0.IN1
amemory_addrs[1] => Mux0.IN1
amemory_addrs[1] => Mux1.IN1
amemory_addrs[1] => Mux2.IN1
amemory_addrs[1] => Mux3.IN1
amemory_addrs[1] => Mux4.IN1
amemory_addrs[1] => Mux5.IN1
amemory_addrs[1] => Mux6.IN1
amemory_addrs[1] => Mux7.IN1
amemory_addrs[2] => Decoder0.IN0
amemory_addrs[2] => Mux0.IN0
amemory_addrs[2] => Mux1.IN0
amemory_addrs[2] => Mux2.IN0
amemory_addrs[2] => Mux3.IN0
amemory_addrs[2] => Mux4.IN0
amemory_addrs[2] => Mux5.IN0
amemory_addrs[2] => Mux6.IN0
amemory_addrs[2] => Mux7.IN0
amemory_wr_re => my_memory_ram_rom[7][1].IN1
amemory_wr_re => my_memory_ram_rom[6][0].IN1
amemory_wr_re => my_memory_ram_rom[5][0].IN1
amemory_wr_re => my_memory_ram_rom[4][0].IN1
amemory_wr_re => my_memory_ram_rom[3][0].IN1
amemory_wr_re => my_memory_ram_rom[2][0].IN1
amemory_wr_re => my_memory_ram_rom[1][0].IN1
amemory_wr_re => my_memory_ram_rom[0][0].IN1
bmemory_wdata[0] => my_memory_ram_rom[7][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[6][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[5][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[4][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[3][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[2][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[1][0].DATAB
bmemory_wdata[0] => my_memory_ram_rom[0][0].DATAB
bmemory_wdata[1] => my_memory_ram_rom[7][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[6][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[5][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[4][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[3][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[2][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[1][1].DATAB
bmemory_wdata[1] => my_memory_ram_rom[0][1].DATAB
bmemory_wdata[2] => my_memory_ram_rom[7][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[6][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[5][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[4][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[3][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[2][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[1][2].DATAB
bmemory_wdata[2] => my_memory_ram_rom[0][2].DATAB
bmemory_wdata[3] => my_memory_ram_rom[7][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[6][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[5][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[4][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[3][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[2][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[1][3].DATAB
bmemory_wdata[3] => my_memory_ram_rom[0][3].DATAB
bmemory_wdata[4] => my_memory_ram_rom[7][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[6][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[5][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[4][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[3][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[2][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[1][4].DATAB
bmemory_wdata[4] => my_memory_ram_rom[0][4].DATAB
bmemory_wdata[5] => my_memory_ram_rom[7][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[6][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[5][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[4][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[3][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[2][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[1][5].DATAB
bmemory_wdata[5] => my_memory_ram_rom[0][5].DATAB
bmemory_wdata[6] => my_memory_ram_rom[7][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[6][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[5][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[4][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[3][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[2][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[1][6].DATAB
bmemory_wdata[6] => my_memory_ram_rom[0][6].DATAB
bmemory_wdata[7] => my_memory_ram_rom[7][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[6][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[5][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[4][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[3][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[2][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[1][7].DATAB
bmemory_wdata[7] => my_memory_ram_rom[0][7].DATAB
bmemory_rdata[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
bmemory_rdata[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
bmemory_addrs[0] => Decoder1.IN2
bmemory_addrs[0] => Mux8.IN2
bmemory_addrs[0] => Mux9.IN2
bmemory_addrs[0] => Mux10.IN2
bmemory_addrs[0] => Mux11.IN2
bmemory_addrs[0] => Mux12.IN2
bmemory_addrs[0] => Mux13.IN2
bmemory_addrs[0] => Mux14.IN2
bmemory_addrs[0] => Mux15.IN2
bmemory_addrs[1] => Decoder1.IN1
bmemory_addrs[1] => Mux8.IN1
bmemory_addrs[1] => Mux9.IN1
bmemory_addrs[1] => Mux10.IN1
bmemory_addrs[1] => Mux11.IN1
bmemory_addrs[1] => Mux12.IN1
bmemory_addrs[1] => Mux13.IN1
bmemory_addrs[1] => Mux14.IN1
bmemory_addrs[1] => Mux15.IN1
bmemory_addrs[2] => Decoder1.IN0
bmemory_addrs[2] => Mux8.IN0
bmemory_addrs[2] => Mux9.IN0
bmemory_addrs[2] => Mux10.IN0
bmemory_addrs[2] => Mux11.IN0
bmemory_addrs[2] => Mux12.IN0
bmemory_addrs[2] => Mux13.IN0
bmemory_addrs[2] => Mux14.IN0
bmemory_addrs[2] => Mux15.IN0
bmemory_wr_re => my_memory_ram_rom[7][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[7][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[6][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[5][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[4][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[3][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[2][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[1][7].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][0].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][1].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][2].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][3].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][4].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][5].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][6].OUTPUTSELECT
bmemory_wr_re => my_memory_ram_rom[0][7].OUTPUTSELECT


