INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sample0_top glbl -prj sample0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sample0 -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/AESL_automem_dense_13_input_input_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_13_input_input_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/AESL_automem_dense_13_input_input_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_13_input_input_shape
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/AESL_automem_dense_16_output_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_16_output_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_affine_matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_affine_matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dense
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dense_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dense_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dense_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dense_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dense_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dense_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot_permA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot_permA_ram
INFO: [VRFC 10-311] analyzing module k2c_dot_permA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_dot_permB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_dot_permB_ram
INFO: [VRFC 10-311] analyzing module k2c_dot_permB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_matmul_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_matmul_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_matmul_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_matmul_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_matmul_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_matmul_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/k2c_sub2idx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2c_sub2idx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sample0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_KfY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_KfY_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_13_KfY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_Shg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_Shg_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_13_Shg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_tde_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_13_tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_udo_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_13_udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_vdy_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_13_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_13_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_13_wdI_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_13_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_14_Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_14_Bew_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_14_Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_14_Thq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_14_Thq_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_14_Thq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_14_zec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_14_zec_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_14_zec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_15_Ee0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_15_Ee0_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_15_Ee0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_15_Gfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_15_Gfk_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_15_Gfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_15_UhA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_15_UhA_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_15_UhA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_16_IfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_16_IfE_rom
INFO: [VRFC 10-311] analyzing module sample0_dense_16_IfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_dense_16_VhK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_dense_16_VhK_ram
INFO: [VRFC 10-311] analyzing module sample0_dense_16_VhK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_fadd_32nscud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_fadd_32nscud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_fcmp_32nslbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_fcmp_32nslbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_fdiv_32nsrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_fdiv_32nsrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_fexp_32nssc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_fexp_32nssc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_fmul_32nsdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_fmul_32nsdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mac_muladg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mac_muladg8j_DSP48_2
INFO: [VRFC 10-311] analyzing module sample0_mac_muladg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mac_muladkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mac_muladkbM_DSP48_3
INFO: [VRFC 10-311] analyzing module sample0_mac_muladkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mac_muladncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mac_muladncg_DSP48_5
INFO: [VRFC 10-311] analyzing module sample0_mac_muladncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mac_muladpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mac_muladpcA_DSP48_7
INFO: [VRFC 10-311] analyzing module sample0_mac_muladpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mac_muladqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mac_muladqcK_DSP48_8
INFO: [VRFC 10-311] analyzing module sample0_mac_muladqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mul_64s_6bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mul_64s_6bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module sample0_mul_64s_6bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mul_mul_1eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1eOg_DSP48_0
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mul_mul_1fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1fYi_DSP48_1
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mul_mul_1mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1mb6_DSP48_4
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_mul_mul_1ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1ocq_DSP48_6
INFO: [VRFC 10-311] analyzing module sample0_mul_mul_1ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_udiv_15nsibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_udiv_15nsibs_div_u
INFO: [VRFC 10-311] analyzing module sample0_udiv_15nsibs_div
INFO: [VRFC 10-311] analyzing module sample0_udiv_15nsibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_udiv_64nshbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_udiv_64nshbi_div_u
INFO: [VRFC 10-311] analyzing module sample0_udiv_64nshbi_div
INFO: [VRFC 10-311] analyzing module sample0_udiv_64nshbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/sample0_urem_64nsjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample0_urem_64nsjbC_div_u
INFO: [VRFC 10-311] analyzing module sample0_urem_64nsjbC_div
INFO: [VRFC 10-311] analyzing module sample0_urem_64nsjbC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fadd_7_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sample0_ap_fadd_7_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sample0_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fdiv_28_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sample0_ap_fdiv_28_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fexp_16_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sample0_ap_fexp_16_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fmul_3_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sample0_ap_fmul_3_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fadd_7_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fmul_3_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/Users/Ritik/OneDrive/Desktop/Group_5_final/Base/Group_5_Base_line/Base_line/sim/verilog/ip/xil_defaultlib/sample0_ap_fdiv_28_no_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:78210]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sample0_ap_fexp_16_full_dsp_32.vhd:190]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sample0_ap_fcmp_0_no_dsp_32.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.sample0_dense_13_tde_ram
Compiling module xil_defaultlib.sample0_dense_13_tde(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_13_udo_rom
Compiling module xil_defaultlib.sample0_dense_13_udo(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_13_vdy_ram
Compiling module xil_defaultlib.sample0_dense_13_vdy(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_13_wdI_rom
Compiling module xil_defaultlib.sample0_dense_13_wdI(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_14_zec_rom
Compiling module xil_defaultlib.sample0_dense_14_zec(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_14_Bew_rom
Compiling module xil_defaultlib.sample0_dense_14_Bew(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_15_Ee0_rom
Compiling module xil_defaultlib.sample0_dense_15_Ee0(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_15_Gfk_rom
Compiling module xil_defaultlib.sample0_dense_15_Gfk(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_16_IfE_rom
Compiling module xil_defaultlib.sample0_dense_16_IfE(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_13_KfY_ram
Compiling module xil_defaultlib.sample0_dense_13_KfY(DataWidth=6...
Compiling module xil_defaultlib.sample0_dense_13_Shg_ram
Compiling module xil_defaultlib.sample0_dense_13_Shg(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_14_Thq_ram
Compiling module xil_defaultlib.sample0_dense_14_Thq(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_15_UhA_ram
Compiling module xil_defaultlib.sample0_dense_15_UhA(DataWidth=3...
Compiling module xil_defaultlib.sample0_dense_16_VhK_ram
Compiling module xil_defaultlib.sample0_dense_16_VhK(DataWidth=3...
Compiling module xil_defaultlib.k2c_dot_permA_ram
Compiling module xil_defaultlib.k2c_dot_permA(DataWidth=64,Addre...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,areg=0,dreg=...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture sample0_ap_fadd_7_full_dsp_32_arch of entity xil_defaultlib.sample0_ap_fadd_7_full_dsp_32 [sample0_ap_fadd_7_full_dsp_32_de...]
Compiling module xil_defaultlib.sample0_fadd_32nscud(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture sample0_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.sample0_ap_fmul_3_max_dsp_32 [sample0_ap_fmul_3_max_dsp_32_def...]
Compiling module xil_defaultlib.sample0_fmul_32nsdEe(ID=1)
Compiling module xil_defaultlib.sample0_mul_64s_6bkb_MulnS_0
Compiling module xil_defaultlib.sample0_mul_64s_6bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_mul_mul_1eOg_DSP48_0
Compiling module xil_defaultlib.sample0_mul_mul_1eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_mac_muladqcK_DSP48_8
Compiling module xil_defaultlib.sample0_mac_muladqcK(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_matmul_3
Compiling module xil_defaultlib.k2c_sub2idx
Compiling module xil_defaultlib.sample0_udiv_64nshbi_div_u(in0_W...
Compiling module xil_defaultlib.sample0_udiv_64nshbi_div(in0_WID...
Compiling module xil_defaultlib.sample0_udiv_64nshbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_urem_64nsjbC_div_u(in0_W...
Compiling module xil_defaultlib.sample0_urem_64nsjbC_div(in0_WID...
Compiling module xil_defaultlib.sample0_urem_64nsjbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_dot_3
Compiling module xil_defaultlib.sample0_mac_muladkbM_DSP48_3
Compiling module xil_defaultlib.sample0_mac_muladkbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_affine_matmul
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_6.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_6.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture sample0_ap_fdiv_28_no_dsp_32_arch of entity xil_defaultlib.sample0_ap_fdiv_28_no_dsp_32 [sample0_ap_fdiv_28_no_dsp_32_def...]
Compiling module xil_defaultlib.sample0_fdiv_32nsrcU(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=43)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=14)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=15)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=36,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=33,length=6)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_exp [\flt_exp(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture sample0_ap_fexp_16_full_dsp_32_arch of entity xil_defaultlib.sample0_ap_fexp_16_full_dsp_32 [sample0_ap_fexp_16_full_dsp_32_d...]
Compiling module xil_defaultlib.sample0_fexp_32nssc4(ID=1)
Compiling module xil_defaultlib.k2c_dense
Compiling module xil_defaultlib.sample0_mul_mul_1mb6_DSP48_4
Compiling module xil_defaultlib.sample0_mul_mul_1mb6(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_mac_muladncg_DSP48_5
Compiling module xil_defaultlib.sample0_mac_muladncg(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_matmul_1
Compiling module xil_defaultlib.k2c_dot_1
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture sample0_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.sample0_ap_fcmp_0_no_dsp_32 [sample0_ap_fcmp_0_no_dsp_32_defa...]
Compiling module xil_defaultlib.sample0_fcmp_32nslbW(ID=1)
Compiling module xil_defaultlib.k2c_dense_2
Compiling module xil_defaultlib.sample0_mul_mul_1ocq_DSP48_6
Compiling module xil_defaultlib.sample0_mul_mul_1ocq(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_mac_muladpcA_DSP48_7
Compiling module xil_defaultlib.sample0_mac_muladpcA(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_matmul_2
Compiling module xil_defaultlib.k2c_dot_2
Compiling module xil_defaultlib.k2c_dense_1
Compiling module xil_defaultlib.k2c_dot_permB_ram
Compiling module xil_defaultlib.k2c_dot_permB(DataWidth=2,Addres...
Compiling module xil_defaultlib.sample0_mul_mul_1fYi_DSP48_1
Compiling module xil_defaultlib.sample0_mul_mul_1fYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.sample0_mac_muladg8j_DSP48_2
Compiling module xil_defaultlib.sample0_mac_muladg8j(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_matmul
Compiling module xil_defaultlib.sample0_udiv_15nsibs_div_u(in0_W...
Compiling module xil_defaultlib.sample0_udiv_15nsibs_div(in0_WID...
Compiling module xil_defaultlib.sample0_udiv_15nsibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.k2c_dot
Compiling module xil_defaultlib.k2c_dense_3
Compiling module xil_defaultlib.sample0
Compiling module xil_defaultlib.AESL_automem_dense_13_input_inpu...
Compiling module xil_defaultlib.AESL_automem_dense_13_input_inpu...
Compiling module xil_defaultlib.AESL_automem_dense_16_output_arr...
Compiling module xil_defaultlib.apatb_sample0_top
Compiling module work.glbl
Built simulation snapshot sample0
