Return-Path: <devicetree+bounces-247562-lists+devicetree=lfdr.de@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 6FA45CC8C6F
	for <lists+devicetree@lfdr.de>; Wed, 17 Dec 2025 17:31:08 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 756E830B60F7
	for <lists+devicetree@lfdr.de>; Wed, 17 Dec 2025 16:20:12 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6E32F34B43D;
	Wed, 17 Dec 2025 16:19:36 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DvfjvJIk";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="URCHb2yI"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50BC734A76D
	for <devicetree@vger.kernel.org>; Wed, 17 Dec 2025 16:19:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1765988376; cv=none; b=iUD2zuKSim2bW9bu2mM2qgQp1sYN+cVvnXqAhW7FVL1gVSI0JL2a6nOj8q2cIYteEtiq9nxI4yeEyly7IroI3Zz9nVLf+JUTkuUbBGmgXHlJZBDOnZ2Zml6pNvjQuEA8Os8ALouTw67pJ5Fk/MR/nJ1BNWC3uuCXLO5NU+rZWxU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1765988376; c=relaxed/simple;
	bh=MQUR4X4VE6vtHyT8c+tJ7bUFyjg9QuKpuh0a8nl1qFM=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=YHTsR042lGJMyRY5wFQl3YmY/lD3tsOhm3YYXUzXJ48hZAjcJ6aS9X8pNqsan1I4bf0N9qjZ3UXJ62ZLI4mlCQAde7DQhfwlG6YTNS6yxcJ/NNBaTeEP3B8AH2e7ayWl6G016EuOiYW81n9wMGhcJ7Rg7/W1z/4hFT95ZWqyNWM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DvfjvJIk; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=URCHb2yI; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279862.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5BHCKnhX2683468
	for <devicetree@vger.kernel.org>; Wed, 17 Dec 2025 16:19:33 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	z7IPoGVPDfVfKn9yF+oHVvgbopBiQzjvOw9wHBxUVLg=; b=DvfjvJIkyF9wh85L
	5iI/fbwtbIauXX9T2sZdaML8JIi8ry6il04suE911eHrz5q/6pFxgenDD+w3jDPO
	5H6LLl1A8nfqkpDf++tLstUP0WK8PJahNTBTJGO3QaJKEy+OWkLiLnzUca8NcFQ8
	qnJbB7MV4nPJ49we8hLcB7rM0J0bMjXqdLlzAuE4+b6fpgZxxDX+T6SeuBo81rYL
	iQIwFRyCabijRzLP0zDq7jXZlWbCzXRnfd8yMoHHeemLlqyjfGrhkNt427cgCuBm
	WWe49xv6cwDzy9bYlfE4PTeLJNlXyDN1x0Ey3AtmZ3Ttp3B6uP9n3F9maYjVKmcJ
	IOQmyA==
Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b3kketjja-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Wed, 17 Dec 2025 16:19:33 +0000 (GMT)
Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4ee09211413so152829531cf.2
        for <devicetree@vger.kernel.org>; Wed, 17 Dec 2025 08:19:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1765988372; x=1766593172; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=z7IPoGVPDfVfKn9yF+oHVvgbopBiQzjvOw9wHBxUVLg=;
        b=URCHb2yIhYejSNDfRQyaTcK0DwxawYFdunkUDhOr53J70YmqqtQ7/wS7XwmZWb8fF6
         EnEncpL0+g+GG5/5i8lujGLAOjMkHdutoXr4NHygVaue8+9QQhnBy48Upmer2mSmOtIy
         e3vI6gdaiCDCLgHeSIJ0dkcFOttWb5FyrjEPCw/2W05FQMGz3D+ft4ZBdN1ncOZVT/uk
         9aQDKorpH/RY+b20Krx+P4r8are+eLTtF9YIS7uZiEQAFs9/hUDqx2Bn9C2jShzvIIGI
         BDSPUyVGA6OZ5aLHFFKQURxwdZudcoDPeV05DqYqh7lb45+AWkfb3kbeSOUiKuvRoDWH
         afSw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1765988372; x=1766593172;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=z7IPoGVPDfVfKn9yF+oHVvgbopBiQzjvOw9wHBxUVLg=;
        b=hZdIrwv0CkGEkt2sSH7h50gH2/YbPPA1VIvF+2rTBrCELgY826ujSZeDYk0RltUw8S
         vjGQyxjWG/PSEl/tl7+UnSm4v0TDsJYK3v807xwf9Rsu7HsGkhmVmC8xsOlFr1NHGfrm
         1q0VThdanc1IBLbiN+hSlfQ5eGhKiJwpNhtkOMR9VxmfmtEwqhV/cH3VrMWGeDIp+MUT
         oVaQd+ik8kawzjcwcpTzxfXtzOcyW+jjch/sqm5Nxdh+CbNPkfwbXt/UQHSIDVUcU3UU
         Wj96MxRJhCuwfq0IJ4+4XKPOQhe7YTz/I1wver9uQtPr2cXMDcOoB+a7jAD4sOpcM8oe
         GuAw==
X-Forwarded-Encrypted: i=1; AJvYcCWsfw0JxQwFqcWfrc9VuXebXmSqgS1lXemE1ZGQBOkFkj2dKJFgcBOTVuwlsOFVwEMcTfPjUd723eT2@vger.kernel.org
X-Gm-Message-State: AOJu0YxCZuHKj7+rtaWeHh8kMWBLT6C1XTJLvvOjeewWBr8VoT0PZh3G
	QzIZ7c4SDP40DppaKt37y4aSzntYlCsvGybTFALTR5auNwBJ1mB8DU1YJU/jxRishdubjsTpf96
	D/lLuol31CDXcAkJjbcLUp8L6EYiB+GMCVL3WWp1QA1AqCqGmv7T4844gCosqchX2aiKguUtK
X-Gm-Gg: AY/fxX4lyePTrCIJkp3KlgTu5l9AP2hDrw3uXomZVxuYWRcpYLDPupx19VKLTR+WGY2
	Es42g7j+wstOcArjWPG5dQhxTq2dyejni9VM1g5hfkwq/dcbL2SX5m1LjRgCw/hmc0P1zSGcN5p
	4FTdtq60lnrFSzx4H3RhB7oVkdZ9o9luKLTR1tj0IPjQwuGXOwcONh2ggHHN48FPyM5i7T+cBP1
	s3AsaL6qocCs55TYIaJM4zt08buSKy4mnELaLOqY1Dmv+0URR2QWeCrP1bLWl/xmqXAYWKD2v51
	EVvQaDe5+fdppLBuc/sKEfcYDwe0MdEjAa0jMVRuzW3TnAHmRkeYYo7r0+RZ3Cv+gR7h6dawFK2
	PCJxeCMF/KpPSYaxry7TosQuUzCSzRnGg
X-Received: by 2002:ac8:7f08:0:b0:4ee:ccd:722f with SMTP id d75a77b69052e-4f1d01643admr238862441cf.0.1765988371615;
        Wed, 17 Dec 2025 08:19:31 -0800 (PST)
X-Google-Smtp-Source: AGHT+IG3fchTulCOCVLeXDHKfWjGrojPGLzDa4i9wnvts6b66tKGfSfFZLariJJXaZ/EsgMoxUBQZg==
X-Received: by 2002:ac8:7f08:0:b0:4ee:ccd:722f with SMTP id d75a77b69052e-4f1d01643admr238861711cf.0.1765988371055;
        Wed, 17 Dec 2025 08:19:31 -0800 (PST)
Received: from [127.0.1.1] ([178.197.218.51])
        by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b7cfa29be92sm1987868666b.10.2025.12.17.08.19.29
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 17 Dec 2025 08:19:30 -0800 (PST)
From: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Date: Wed, 17 Dec 2025 17:19:11 +0100
Subject: [PATCH v2 05/12] dt-bindings: PCI: qcom,pcie-ipq5018: Move IPQ5018
 to dedicated schema
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20251217-dt-bindings-pci-qcom-v2-5-873721599754@oss.qualcomm.com>
References: <20251217-dt-bindings-pci-qcom-v2-0-873721599754@oss.qualcomm.com>
In-Reply-To: <20251217-dt-bindings-pci-qcom-v2-0-873721599754@oss.qualcomm.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
        Lorenzo Pieralisi <lpieralisi@kernel.org>,
        =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,
        Manivannan Sadhasivam <mani@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Bjorn Andersson <andersson@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
X-Mailer: b4 0.14.3
X-Developer-Signature: v=1; a=openpgp-sha256; l=9369;
 i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id;
 bh=MQUR4X4VE6vtHyT8c+tJ7bUFyjg9QuKpuh0a8nl1qFM=;
 b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpQtgAdGs2q9KL4oLnUovLpOSHlYkCYGnvwHFE9
 vghrdhtKGCJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaULYAAAKCRDBN2bmhouD
 1+e1EACC7+ikNoWhbW9ihK7l0nRx9g5UnPFbzDTDaBMC3fTheQosql8IlYH6Dif35RN9WHipQ0I
 xGYSjWct0d94eRnkht+c/doHVHBfvZFqDWDsniBXQTrxaK8MHOIbj4UaKVoIYIv+S7zCa+GWQ7+
 P3dh6/pcY/wKqmlv9GW3IIRHtWUr0TSeEUu9zxvqJGFrGggdrIqdea+Hx9rgACEYmssuoZc8EKo
 tjXrJw1YRqmEKHDDVvALIidSAy9Ye0dRrsSbxIfDofsxtraB/w9Ovuo3LYXHgVv5wZZTNWgmr69
 BpcIG41Udoe7lewhwDbDgHfONUemvNXYBVjr2CvsATHSCaQq3iOnicNrds1KetpWv7z0JLbQ3JP
 SZRVlDqt9ly6nbyTv755LkpVK/8jb7lNoDDF5OxaJVuwR7dce79RhRdW9RXn613pUwBJaTSvQI/
 xoYGZlVOProaHIUIabFlZ0Y12yFmeoUvXmHehWsM7qqhpDw3SUdCPBc7W5zmkinaLGEkkx7sCwS
 NMJ/n5499pEPLtHiXUr3kzYNrv/MMj72mks8JahtVFc0AIjrm5BNits5BuiPwgMLdWaQFHkjJA8
 /N97MVG5sBp86uSQ0iAXVWzcCe7tHDEsj578wwEmubLPaevux4Nhpvn63aBRz0B3SkIO6OdXbeu
 qQIXa4jGEaCd/Ag==
X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;
 fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMjE3MDEyOCBTYWx0ZWRfXz9MLrP/wmviX
 x7nrpxyK2s2+KMQ9uaY6bR5JXAXc62gNzmYc+WB35mSuslgXac4c8XTows9FLxpkfYgor+XxYqy
 3d32Mig08fKMUhkenO/yhfJuRIi6ySBRgbmycKjmGmxcF8Tv4EF/07WK2s1tvIFGah/9Zw7np+V
 czKzdL/0oOhMFZVJvnTGETtl+mln4I+pbemN4qT389qDz/ikOX2JzpyJWnL0OqClmWDJwnCYu0B
 YiTPXR2OKIMJjGhJYBtc6I9AS8cJkvDBvmlnTzfAmxzOw2TKwQv0Lluup9lhbkBEs83+CpWTUwD
 Qct9SobSfEQHm1qtsrlKh8RpJweFcCL2L1LsqIyIPjRBNeBE7EifcTZTzk8gl9ko5eS1s+/BLvk
 CxtvSrW6eoLon5NuLI50OX4vxvr9CQ==
X-Proofpoint-GUID: RCtm6h2C7ZsVVmwahJz1_40G18vEoOcY
X-Authority-Analysis: v=2.4 cv=Fcw6BZ+6 c=1 sm=1 tr=0 ts=6942d815 cx=c_pps
 a=WeENfcodrlLV9YRTxbY/uA==:117 a=hmARNUlj3OVxZ3RlbIsQyw==:17
 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8
 a=d0cN-5R3_aeRheYbsGEA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22
 a=sptkURWiP4Gy88Gu7hUp:22
X-Proofpoint-ORIG-GUID: RCtm6h2C7ZsVVmwahJz1_40G18vEoOcY
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49
 definitions=2025-12-17_03,2025-12-16_05,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 lowpriorityscore=0 clxscore=1015 malwarescore=0 spamscore=0 suspectscore=0
 impostorscore=0 priorityscore=1501 phishscore=0 bulkscore=0 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512170128

Move IPQ5018 PCIe devices from qcom,pcie.yaml binding to a dedicated
file to make reviewing and maintenance easier.

New schema is equivalent to the old one with few changes:
 - Adding a required compatible, which is actually redundant.
 - Drop the really obvious comments next to clock/reg/reset-names items.

Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
---
 .../devicetree/bindings/pci/qcom,pcie-ipq5018.yaml | 189 +++++++++++++++++++++
 .../devicetree/bindings/pci/qcom,pcie.yaml         |  50 ------
 2 files changed, 189 insertions(+), 50 deletions(-)

diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ipq5018.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ipq5018.yaml
new file mode 100644
index 000000000000..20c2c946f474
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ipq5018.yaml
@@ -0,0 +1,189 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pci/qcom,pcie-ipq5018.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm IPQ5018 PCI Express Root Complex
+
+maintainers:
+  - Bjorn Andersson <andersson@kernel.org>
+  - Manivannan Sadhasivam <mani@kernel.org>
+
+properties:
+  compatible:
+    enum:
+      - qcom,pcie-ipq5018
+
+  reg:
+    minItems: 5
+    maxItems: 6
+
+  reg-names:
+    minItems: 5
+    items:
+      - const: dbi
+      - const: elbi
+      - const: atu
+      - const: parf
+      - const: config
+      - const: mhi
+
+  clocks:
+    maxItems: 6
+
+  clock-names:
+    items:
+      - const: iface # PCIe to SysNOC BIU clock
+      - const: axi_m # AXI Master clock
+      - const: axi_s # AXI Slave clock
+      - const: ahb
+      - const: aux
+      - const: axi_bridge
+
+  interrupts:
+    maxItems: 9
+
+  interrupt-names:
+    items:
+      - const: msi0
+      - const: msi1
+      - const: msi2
+      - const: msi3
+      - const: msi4
+      - const: msi5
+      - const: msi6
+      - const: msi7
+      - const: global
+
+  resets:
+    maxItems: 8
+
+  reset-names:
+    items:
+      - const: pipe
+      - const: sleep
+      - const: sticky # Core sticky reset
+      - const: axi_m # AXI master reset
+      - const: axi_s # AXI slave reset
+      - const: ahb
+      - const: axi_m_sticky # AXI master sticky reset
+      - const: axi_s_sticky # AXI slave sticky reset
+
+required:
+  - resets
+  - reset-names
+
+allOf:
+  - $ref: qcom,pcie-common.yaml#
+
+unevaluatedProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,gcc-ipq5018.h>
+    #include <dt-bindings/gpio/gpio.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/reset/qcom,gcc-ipq5018.h>
+
+    pcie@a0000000 {
+        compatible = "qcom,pcie-ipq5018";
+        reg = <0xa0000000 0xf1d>,
+              <0xa0000f20 0xa8>,
+              <0xa0001000 0x1000>,
+              <0x00080000 0x3000>,
+              <0xa0100000 0x1000>,
+              <0x00083000 0x1000>;
+        reg-names = "dbi",
+                    "elbi",
+                    "atu",
+                    "parf",
+                    "config",
+                    "mhi";
+        ranges = <0x01000000 0 0x00000000 0xa0200000 0 0x00100000>,
+                 <0x02000000 0 0xa0300000 0xa0300000 0 0x10000000>;
+
+        device_type = "pci";
+        linux,pci-domain = <0>;
+        bus-range = <0x00 0xff>;
+        num-lanes = <2>;
+        #address-cells = <3>;
+        #size-cells = <2>;
+
+        /* The controller supports Gen3, but the connected PHY is Gen2-capable */
+        max-link-speed = <2>;
+
+        clocks = <&gcc GCC_SYS_NOC_PCIE0_AXI_CLK>,
+                 <&gcc GCC_PCIE0_AXI_M_CLK>,
+                 <&gcc GCC_PCIE0_AXI_S_CLK>,
+                 <&gcc GCC_PCIE0_AHB_CLK>,
+                 <&gcc GCC_PCIE0_AUX_CLK>,
+                 <&gcc GCC_PCIE0_AXI_S_BRIDGE_CLK>;
+        clock-names = "iface",
+                      "axi_m",
+                      "axi_s",
+                      "ahb",
+                      "aux",
+                      "axi_bridge";
+
+        msi-map = <0x0 &v2m0 0x0 0xff8>;
+
+        interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+                     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
+        interrupt-names = "msi0",
+                          "msi1",
+                          "msi2",
+                          "msi3",
+                          "msi4",
+                          "msi5",
+                          "msi6",
+                          "msi7",
+                          "global";
+
+        #interrupt-cells = <1>;
+        interrupt-map-mask = <0 0 0 0x7>;
+        interrupt-map = <0 0 0 1 &intc 0 GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
+                        <0 0 0 2 &intc 0 GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>,
+                        <0 0 0 3 &intc 0 GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
+                        <0 0 0 4 &intc 0 GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+
+        phys = <&pcie0_phy>;
+        phy-names = "pciephy";
+
+        resets = <&gcc GCC_PCIE0_PIPE_ARES>,
+                 <&gcc GCC_PCIE0_SLEEP_ARES>,
+                 <&gcc GCC_PCIE0_CORE_STICKY_ARES>,
+                 <&gcc GCC_PCIE0_AXI_MASTER_ARES>,
+                 <&gcc GCC_PCIE0_AXI_SLAVE_ARES>,
+                 <&gcc GCC_PCIE0_AHB_ARES>,
+                 <&gcc GCC_PCIE0_AXI_MASTER_STICKY_ARES>,
+                 <&gcc GCC_PCIE0_AXI_SLAVE_STICKY_ARES>;
+        reset-names = "pipe",
+                      "sleep",
+                      "sticky",
+                      "axi_m",
+                      "axi_s",
+                      "ahb",
+                      "axi_m_sticky",
+                      "axi_s_sticky";
+
+        perst-gpios = <&tlmm 15 GPIO_ACTIVE_LOW>;
+        wake-gpios = <&tlmm 16 GPIO_ACTIVE_LOW>;
+
+        pcie@0 {
+            device_type = "pci";
+            reg = <0x0 0x0 0x0 0x0 0x0>;
+            bus-range = <0x01 0xff>;
+
+            #address-cells = <3>;
+            #size-cells = <2>;
+            ranges;
+        };
+    };
diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml
index db7d91d42af8..b448b8f07f55 100644
--- a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml
+++ b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml
@@ -21,7 +21,6 @@ properties:
           - qcom,pcie-apq8064
           - qcom,pcie-apq8084
           - qcom,pcie-ipq4019
-          - qcom,pcie-ipq5018
           - qcom,pcie-ipq6018
           - qcom,pcie-ipq8064
           - qcom,pcie-ipq8064-v2
@@ -165,7 +164,6 @@ allOf:
         compatible:
           contains:
             enum:
-              - qcom,pcie-ipq5018
               - qcom,pcie-ipq6018
               - qcom,pcie-ipq8074-gen3
               - qcom,pcie-ipq9574
@@ -300,53 +298,6 @@ allOf:
             - const: ahb # AHB reset
             - const: phy_ahb # PHY AHB reset
 
-  - if:
-      properties:
-        compatible:
-          contains:
-            enum:
-              - qcom,pcie-ipq5018
-    then:
-      properties:
-        clocks:
-          minItems: 6
-          maxItems: 6
-        clock-names:
-          items:
-            - const: iface # PCIe to SysNOC BIU clock
-            - const: axi_m # AXI Master clock
-            - const: axi_s # AXI Slave clock
-            - const: ahb # AHB clock
-            - const: aux # Auxiliary clock
-            - const: axi_bridge # AXI bridge clock
-        resets:
-          minItems: 8
-          maxItems: 8
-        reset-names:
-          items:
-            - const: pipe # PIPE reset
-            - const: sleep # Sleep reset
-            - const: sticky # Core sticky reset
-            - const: axi_m # AXI master reset
-            - const: axi_s # AXI slave reset
-            - const: ahb # AHB reset
-            - const: axi_m_sticky # AXI master sticky reset
-            - const: axi_s_sticky # AXI slave sticky reset
-        interrupts:
-          minItems: 9
-          maxItems: 9
-        interrupt-names:
-          items:
-            - const: msi0
-            - const: msi1
-            - const: msi2
-            - const: msi3
-            - const: msi4
-            - const: msi5
-            - const: msi6
-            - const: msi7
-            - const: global
-
   - if:
       properties:
         compatible:
@@ -489,7 +440,6 @@ allOf:
               enum:
                 - qcom,pcie-apq8064
                 - qcom,pcie-ipq4019
-                - qcom,pcie-ipq5018
                 - qcom,pcie-ipq8064
                 - qcom,pcie-ipq8064v2
                 - qcom,pcie-ipq8074

-- 
2.51.0


