//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	settle_constraints

.visible .entry settle_constraints(
	.param .u64 .ptr .align 1 settle_constraints_param_0,
	.param .u64 .ptr .align 1 settle_constraints_param_1,
	.param .u64 .ptr .align 1 settle_constraints_param_2,
	.param .u32 settle_constraints_param_3,
	.param .f32 settle_constraints_param_4,
	.param .f32 settle_constraints_param_5,
	.param .f32 settle_constraints_param_6,
	.param .f32 settle_constraints_param_7,
	.param .f32 settle_constraints_param_8,
	.param .f32 settle_constraints_param_9,
	.param .f32 settle_constraints_param_10
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<19>;

	ld.param.b64 	%rd2, [settle_constraints_param_1];
	ld.param.b64 	%rd3, [settle_constraints_param_2];
	ld.param.b32 	%r4, [settle_constraints_param_3];
	ld.param.b32 	%r2, [settle_constraints_param_4];
	ld.param.b32 	%r3, [settle_constraints_param_5];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_2;
	ld.param.b64 	%rd18, [settle_constraints_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd18;
	mul.lo.s32 	%r8, %r1, 3;
	mul.wide.s32 	%rd7, %r8, 4;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.nc.b32 	%r9, [%rd8];
	ld.global.nc.b32 	%r10, [%rd8+4];
	ld.global.nc.b32 	%r11, [%rd8+8];
	mul.lo.s32 	%r12, %r9, 3;
	mul.wide.s32 	%rd9, %r12, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.nc.b32 	%r13, [%rd10];
	ld.global.nc.b32 	%r14, [%rd10+4];
	ld.global.nc.b32 	%r15, [%rd10+8];
	mul.lo.s32 	%r16, %r10, 3;
	mul.wide.s32 	%rd11, %r16, 4;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.nc.b32 	%r17, [%rd12];
	ld.global.nc.b32 	%r18, [%rd12+4];
	ld.global.nc.b32 	%r19, [%rd12+8];
	mul.lo.s32 	%r20, %r11, 3;
	mul.wide.s32 	%rd13, %r20, 4;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.nc.b32 	%r21, [%rd14];
	ld.global.nc.b32 	%r22, [%rd14+4];
	ld.global.nc.b32 	%r23, [%rd14+8];
	add.s64 	%rd15, %rd6, %rd9;
	ld.global.b32 	%r24, [%rd15];
	ld.global.b32 	%r25, [%rd15+4];
	ld.global.b32 	%r26, [%rd15+8];
	add.s64 	%rd16, %rd6, %rd11;
	ld.global.b32 	%r27, [%rd16];
	ld.global.b32 	%r28, [%rd16+4];
	ld.global.b32 	%r29, [%rd16+8];
	add.s64 	%rd17, %rd6, %rd13;
	ld.global.b32 	%r30, [%rd17];
	ld.global.b32 	%r31, [%rd17+4];
	ld.global.b32 	%r32, [%rd17+8];
	fma.rn.ftz.f32 	%r33, %r3, 0f40000000, %r2;
	rcp.approx.ftz.f32 	%r34, %r33;
	mul.ftz.f32 	%r35, %r3, %r17;
	fma.rn.ftz.f32 	%r36, %r2, %r13, %r35;
	fma.rn.ftz.f32 	%r37, %r3, %r21, %r36;
	mul.ftz.f32 	%r38, %r34, %r37;
	mul.ftz.f32 	%r39, %r3, %r18;
	fma.rn.ftz.f32 	%r40, %r2, %r14, %r39;
	fma.rn.ftz.f32 	%r41, %r3, %r22, %r40;
	mul.ftz.f32 	%r42, %r34, %r41;
	mul.ftz.f32 	%r43, %r3, %r19;
	fma.rn.ftz.f32 	%r44, %r2, %r15, %r43;
	fma.rn.ftz.f32 	%r45, %r3, %r23, %r44;
	mul.ftz.f32 	%r46, %r34, %r45;
	mul.ftz.f32 	%r47, %r3, %r27;
	fma.rn.ftz.f32 	%r48, %r2, %r24, %r47;
	fma.rn.ftz.f32 	%r49, %r3, %r30, %r48;
	mul.ftz.f32 	%r50, %r34, %r49;
	mul.ftz.f32 	%r51, %r3, %r28;
	fma.rn.ftz.f32 	%r52, %r2, %r25, %r51;
	fma.rn.ftz.f32 	%r53, %r3, %r31, %r52;
	mul.ftz.f32 	%r54, %r34, %r53;
	mul.ftz.f32 	%r55, %r3, %r29;
	fma.rn.ftz.f32 	%r56, %r2, %r26, %r55;
	fma.rn.ftz.f32 	%r57, %r3, %r32, %r56;
	mul.ftz.f32 	%r58, %r34, %r57;
	sub.ftz.f32 	%r59, %r50, %r38;
	sub.ftz.f32 	%r60, %r54, %r42;
	sub.ftz.f32 	%r61, %r58, %r46;
	add.ftz.f32 	%r62, %r13, %r59;
	st.global.b32 	[%rd15], %r62;
	add.ftz.f32 	%r63, %r14, %r60;
	st.global.b32 	[%rd15+4], %r63;
	add.ftz.f32 	%r64, %r15, %r61;
	st.global.b32 	[%rd15+8], %r64;
	add.ftz.f32 	%r65, %r17, %r59;
	st.global.b32 	[%rd16], %r65;
	add.ftz.f32 	%r66, %r18, %r60;
	st.global.b32 	[%rd16+4], %r66;
	add.ftz.f32 	%r67, %r19, %r61;
	st.global.b32 	[%rd16+8], %r67;
	add.ftz.f32 	%r68, %r21, %r59;
	st.global.b32 	[%rd17], %r68;
	add.ftz.f32 	%r69, %r22, %r60;
	st.global.b32 	[%rd17+4], %r69;
	add.ftz.f32 	%r70, %r23, %r61;
	st.global.b32 	[%rd17+8], %r70;
$L__BB0_2:
	ret;

}
	// .globl	settle_velocity_correction
.visible .entry settle_velocity_correction(
	.param .u64 .ptr .align 1 settle_velocity_correction_param_0,
	.param .u64 .ptr .align 1 settle_velocity_correction_param_1,
	.param .u64 .ptr .align 1 settle_velocity_correction_param_2,
	.param .u32 settle_velocity_correction_param_3,
	.param .f32 settle_velocity_correction_param_4,
	.param .f32 settle_velocity_correction_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<168>;
	.reg .b64 	%rd<21>;

	ld.param.b32 	%r31, [settle_velocity_correction_param_3];
	mov.u32 	%r32, %ctaid.x;
	mov.u32 	%r33, %ntid.x;
	mov.u32 	%r34, %tid.x;
	mad.lo.s32 	%r35, %r32, %r33, %r34;
	setp.ge.s32 	%p1, %r35, %r31;
	@%p1 bra 	$L__BB1_3;
	ld.param.b32 	%r167, [settle_velocity_correction_param_5];
	ld.param.b32 	%r166, [settle_velocity_correction_param_4];
	ld.param.b64 	%rd20, [settle_velocity_correction_param_2];
	ld.param.b64 	%rd19, [settle_velocity_correction_param_1];
	ld.param.b64 	%rd18, [settle_velocity_correction_param_0];
	cvta.to.global.u64 	%rd7, %rd18;
	cvta.to.global.u64 	%rd8, %rd20;
	cvta.to.global.u64 	%rd9, %rd19;
	mov.u32 	%r36, %ctaid.x;
	mov.u32 	%r37, %ntid.x;
	mov.u32 	%r38, %tid.x;
	mad.lo.s32 	%r39, %r36, %r37, %r38;
	mul.lo.s32 	%r40, %r39, 3;
	mul.wide.s32 	%rd10, %r40, 4;
	add.s64 	%rd11, %rd8, %rd10;
	ld.global.nc.b32 	%r41, [%rd11];
	ld.global.nc.b32 	%r42, [%rd11+4];
	ld.global.nc.b32 	%r43, [%rd11+8];
	mul.lo.s32 	%r44, %r41, 3;
	mul.wide.s32 	%rd12, %r44, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.b32 	%r45, [%rd13];
	ld.global.nc.b32 	%r46, [%rd13+4];
	ld.global.nc.b32 	%r47, [%rd13+8];
	mul.lo.s32 	%r48, %r42, 3;
	mul.wide.s32 	%rd14, %r48, 4;
	add.s64 	%rd15, %rd9, %rd14;
	ld.global.nc.b32 	%r49, [%rd15];
	ld.global.nc.b32 	%r50, [%rd15+4];
	ld.global.nc.b32 	%r51, [%rd15+8];
	mul.lo.s32 	%r52, %r43, 3;
	mul.wide.s32 	%rd16, %r52, 4;
	add.s64 	%rd17, %rd9, %rd16;
	ld.global.nc.b32 	%r53, [%rd17];
	ld.global.nc.b32 	%r54, [%rd17+4];
	ld.global.nc.b32 	%r55, [%rd17+8];
	add.s64 	%rd1, %rd7, %rd12;
	ld.global.b32 	%r1, [%rd1];
	ld.global.b32 	%r2, [%rd1+4];
	ld.global.b32 	%r3, [%rd1+8];
	add.s64 	%rd2, %rd7, %rd14;
	ld.global.b32 	%r4, [%rd2];
	ld.global.b32 	%r5, [%rd2+4];
	ld.global.b32 	%r6, [%rd2+8];
	add.s64 	%rd3, %rd7, %rd16;
	ld.global.b32 	%r7, [%rd3];
	ld.global.b32 	%r8, [%rd3+4];
	ld.global.b32 	%r9, [%rd3+8];
	sub.ftz.f32 	%r10, %r49, %r45;
	sub.ftz.f32 	%r11, %r50, %r46;
	sub.ftz.f32 	%r12, %r51, %r47;
	sub.ftz.f32 	%r13, %r53, %r45;
	sub.ftz.f32 	%r14, %r54, %r46;
	sub.ftz.f32 	%r15, %r55, %r47;
	sub.ftz.f32 	%r16, %r53, %r49;
	sub.ftz.f32 	%r17, %r54, %r50;
	sub.ftz.f32 	%r18, %r55, %r51;
	rcp.approx.ftz.f32 	%r19, %r166;
	rcp.approx.ftz.f32 	%r20, %r167;
	mul.ftz.f32 	%r56, %r11, %r11;
	fma.rn.ftz.f32 	%r57, %r10, %r10, %r56;
	fma.rn.ftz.f32 	%r58, %r12, %r12, %r57;
	mul.ftz.f32 	%r59, %r14, %r14;
	fma.rn.ftz.f32 	%r60, %r13, %r13, %r59;
	fma.rn.ftz.f32 	%r61, %r15, %r15, %r60;
	mul.ftz.f32 	%r62, %r17, %r17;
	fma.rn.ftz.f32 	%r63, %r16, %r16, %r62;
	fma.rn.ftz.f32 	%r64, %r18, %r18, %r63;
	add.ftz.f32 	%r65, %r19, %r20;
	mul.ftz.f32 	%r21, %r65, %r58;
	mul.ftz.f32 	%r22, %r65, %r61;
	add.ftz.f32 	%r66, %r20, %r20;
	mul.ftz.f32 	%r23, %r66, %r64;
	mul.ftz.f32 	%r67, %r11, %r14;
	fma.rn.ftz.f32 	%r68, %r10, %r13, %r67;
	fma.rn.ftz.f32 	%r69, %r12, %r15, %r68;
	mul.ftz.f32 	%r70, %r11, %r17;
	fma.rn.ftz.f32 	%r71, %r10, %r16, %r70;
	fma.rn.ftz.f32 	%r72, %r12, %r18, %r71;
	mul.ftz.f32 	%r73, %r14, %r17;
	fma.rn.ftz.f32 	%r74, %r13, %r16, %r73;
	fma.rn.ftz.f32 	%r75, %r15, %r18, %r74;
	mul.ftz.f32 	%r24, %r19, %r69;
	neg.ftz.f32 	%r76, %r72;
	mul.ftz.f32 	%r25, %r20, %r76;
	mul.ftz.f32 	%r26, %r20, %r75;
	mul.ftz.f32 	%r77, %r22, %r23;
	mul.ftz.f32 	%r78, %r26, %r26;
	sub.ftz.f32 	%r27, %r77, %r78;
	mul.ftz.f32 	%r79, %r21, %r27;
	mul.ftz.f32 	%r80, %r24, %r23;
	mul.ftz.f32 	%r81, %r26, %r25;
	sub.ftz.f32 	%r82, %r80, %r81;
	mul.ftz.f32 	%r83, %r24, %r82;
	sub.ftz.f32 	%r84, %r79, %r83;
	mul.ftz.f32 	%r85, %r24, %r26;
	mul.ftz.f32 	%r86, %r22, %r25;
	sub.ftz.f32 	%r87, %r85, %r86;
	fma.rn.ftz.f32 	%r28, %r25, %r87, %r84;
	abs.ftz.f32 	%r88, %r28;
	setp.lt.ftz.f32 	%p2, %r88, 0f2B8CBCCC;
	@%p2 bra 	$L__BB1_3;
	rcp.approx.ftz.f32 	%r89, %r28;
	sub.ftz.f32 	%r90, %r4, %r1;
	sub.ftz.f32 	%r91, %r5, %r2;
	mul.ftz.f32 	%r92, %r11, %r91;
	fma.rn.ftz.f32 	%r93, %r10, %r90, %r92;
	sub.ftz.f32 	%r94, %r6, %r3;
	fma.rn.ftz.f32 	%r95, %r12, %r94, %r93;
	mul.ftz.f32 	%r96, %r27, %r95;
	sub.ftz.f32 	%r97, %r7, %r1;
	sub.ftz.f32 	%r98, %r8, %r2;
	mul.ftz.f32 	%r99, %r14, %r98;
	fma.rn.ftz.f32 	%r100, %r13, %r97, %r99;
	sub.ftz.f32 	%r101, %r9, %r3;
	fma.rn.ftz.f32 	%r102, %r15, %r101, %r100;
	mul.ftz.f32 	%r103, %r24, %r23;
	mul.ftz.f32 	%r104, %r26, %r25;
	sub.ftz.f32 	%r105, %r103, %r104;
	mul.ftz.f32 	%r106, %r105, %r102;
	sub.ftz.f32 	%r107, %r96, %r106;
	sub.ftz.f32 	%r108, %r7, %r4;
	sub.ftz.f32 	%r109, %r8, %r5;
	mul.ftz.f32 	%r110, %r17, %r109;
	fma.rn.ftz.f32 	%r111, %r16, %r108, %r110;
	sub.ftz.f32 	%r112, %r9, %r6;
	fma.rn.ftz.f32 	%r113, %r18, %r112, %r111;
	mul.ftz.f32 	%r114, %r24, %r26;
	mul.ftz.f32 	%r115, %r22, %r25;
	sub.ftz.f32 	%r116, %r114, %r115;
	fma.rn.ftz.f32 	%r117, %r116, %r113, %r107;
	mul.ftz.f32 	%r118, %r89, %r117;
	mul.ftz.f32 	%r119, %r23, %r102;
	mul.ftz.f32 	%r120, %r26, %r113;
	sub.ftz.f32 	%r121, %r119, %r120;
	mul.ftz.f32 	%r122, %r21, %r121;
	mul.ftz.f32 	%r123, %r105, %r95;
	sub.ftz.f32 	%r124, %r122, %r123;
	mul.ftz.f32 	%r125, %r24, %r113;
	mul.ftz.f32 	%r126, %r25, %r102;
	sub.ftz.f32 	%r127, %r125, %r126;
	fma.rn.ftz.f32 	%r128, %r25, %r127, %r124;
	mul.ftz.f32 	%r129, %r89, %r128;
	mul.ftz.f32 	%r130, %r22, %r113;
	mul.ftz.f32 	%r131, %r26, %r102;
	sub.ftz.f32 	%r132, %r130, %r131;
	mul.ftz.f32 	%r133, %r21, %r132;
	mul.ftz.f32 	%r134, %r24, %r127;
	sub.ftz.f32 	%r135, %r133, %r134;
	fma.rn.ftz.f32 	%r136, %r116, %r95, %r135;
	mul.ftz.f32 	%r137, %r89, %r136;
	mul.ftz.f32 	%r138, %r10, %r118;
	fma.rn.ftz.f32 	%r139, %r13, %r129, %r138;
	fma.rn.ftz.f32 	%r140, %r19, %r139, %r1;
	mul.ftz.f32 	%r141, %r11, %r118;
	fma.rn.ftz.f32 	%r142, %r14, %r129, %r141;
	fma.rn.ftz.f32 	%r143, %r19, %r142, %r2;
	mul.ftz.f32 	%r144, %r12, %r118;
	fma.rn.ftz.f32 	%r145, %r15, %r129, %r144;
	fma.rn.ftz.f32 	%r146, %r19, %r145, %r3;
	mul.ftz.f32 	%r147, %r16, %r137;
	sub.ftz.f32 	%r148, %r147, %r138;
	fma.rn.ftz.f32 	%r149, %r20, %r148, %r4;
	mul.ftz.f32 	%r150, %r17, %r137;
	sub.ftz.f32 	%r151, %r150, %r141;
	fma.rn.ftz.f32 	%r152, %r20, %r151, %r5;
	mul.ftz.f32 	%r153, %r18, %r137;
	sub.ftz.f32 	%r154, %r153, %r144;
	fma.rn.ftz.f32 	%r155, %r20, %r154, %r6;
	neg.ftz.f32 	%r156, %r129;
	mul.ftz.f32 	%r157, %r13, %r156;
	sub.ftz.f32 	%r158, %r157, %r147;
	fma.rn.ftz.f32 	%r159, %r20, %r158, %r7;
	mul.ftz.f32 	%r160, %r14, %r156;
	sub.ftz.f32 	%r161, %r160, %r150;
	fma.rn.ftz.f32 	%r162, %r20, %r161, %r8;
	mul.ftz.f32 	%r163, %r15, %r156;
	sub.ftz.f32 	%r164, %r163, %r153;
	fma.rn.ftz.f32 	%r165, %r20, %r164, %r9;
	st.global.b32 	[%rd1], %r140;
	st.global.b32 	[%rd1+4], %r143;
	st.global.b32 	[%rd1+8], %r146;
	st.global.b32 	[%rd2], %r149;
	st.global.b32 	[%rd2+4], %r152;
	st.global.b32 	[%rd2+8], %r155;
	st.global.b32 	[%rd3], %r159;
	st.global.b32 	[%rd3+4], %r162;
	st.global.b32 	[%rd3+8], %r165;
$L__BB1_3:
	ret;

}
