INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/DSD_Lab1/Lab1/Lab_Project.srcs/sources_1/new/andFourgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andFourgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/DSD_Lab1/Lab1/Lab_Project.srcs/sources_1/new/andGate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/DSD_Lab1/Lab1/Lab_Project.srcs/sim_1/new/test_and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_and4gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Documents/DCD_Labs/DSD_Lab1/Lab1/Lab_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
