<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CMSIS-RTX: System Requirements</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<link href="version.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="../version.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">CMSIS-RTX
   &#160;<span id="projectnumber"><script type="text/javascript">
     <!--
     writeHeader.call(this);
     writeVersionDropdown.call(this, "CMSIS-RTX");
     //-->
    </script>
   </span>
   </div>
   <div id="projectbrief">Keil RTX5 Real-Time Operating System</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
  <!--END !PROJECT_NAME-->
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
  <ul class="tablist">
    <script type="text/javascript">
      writeComponentTabs.call(this);
    </script>
  </ul>
</div>
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rtx_system_reqs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div><div class="header">
  <div class="headertitle"><div class="title">System Requirements </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a class="anchor" id="md_src_system_reqs"></a> The following section contains technical information about RTX v5.</p>
<ul>
<li><a class="el" href="rtx_system_reqs.html#pToolchains">Supported Toolchains</a> lists the compiler toolchains verified to work with RTX v5 kernel.</li>
<li><a class="el" href="rtx_system_reqs.html#tpProcessor">Processor Requirements</a> lists the hardware requirements of the target processor for running the RTX v5 kernel.</li>
<li><a class="el" href="rtx_system_reqs.html#pStackRequirements">Stack Requirements</a> lists the memory requirements for the main stack when running the RTX v5 kernel.</li>
</ul>
<h1><a class="anchor" id="pToolchains"></a>
Supported Toolchains</h1>
<p>Keil RTX5 is developed and tested using the common toolchains and development environments. RTX5 has been ported to the IAR Embedded Workbench. The following releases are known to work:</p>
<p>RTX5 has also been ported to support GCC, maintenance mainly relays on community contribution. Active development is currently tested with:</p>
<p><b>Arm Compiler (Arm/Keil MDK, uVision5)</b></p><ul>
<li>Arm Compiler 6.19</li>
<li>Arm Compiler 6.6.4 (Long Term Maintenance)</li>
<li>Arm Compiler 5.06 Update 7</li>
</ul>
<p><b>IAR Embedded Workbench</b></p><ul>
<li>IAR Embedded Workbench 8.20.1</li>
<li>IAR Embedded Workbench 7.80.4</li>
<li>IAR Embedded Workbench 7.7 (<a href="https://github.com/ARM-software/CMSIS_5/issues/201">community report</a>)</li>
</ul>
<p><b>GNU Compiler Collection</b></p><ul>
<li>GNU Arm Embedded Toolchain 10-2020-q4-major (10.2.1 20201103)</li>
</ul>
<h1><a class="anchor" id="tpProcessor"></a>
Processor Requirements</h1>
<p>RTX assumes a fully functionable processor and uses the following hardware features. It does not implement any confidence test for processor validation which should be provided by an user-supplied software test library.</p>
<h2><a class="anchor" id="tpCortexM0_M0P_M23"></a>
Cortex-M0/M0+/M23 device</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Hardware Requirement   </th><th class="markdownTableHeadLeft">Description    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">SysTick timer   </td><td class="markdownTableBodyLeft">The SysTick timer generates the kernel tick interrupts and the interface is implemented in os_systick.c using the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TickAPI.html">OS Tick API</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">Exception Handler   </td><td class="markdownTableBodyLeft">RTX implements exception handlers for SVC, PendSV, and SysTick interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Core Registers   </td><td class="markdownTableBodyLeft">The processor status is read using the following core registers: CONTROL, IPSR, PRIMASK    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">System Control Block (SBC)   </td><td class="markdownTableBodyLeft">To control and setup the processor exceptions including PendSV and SVC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Interrupt Control   </td><td class="markdownTableBodyLeft">The CMSIS-Core functions <code>__disable_irq</code> and <code>__enable_irq</code> to control the interrupt system via the CPSR core register.   </td></tr>
</table>
<p>The RTX implements interfaces to the processor hardware in following files:</p><ul>
<li><b>irq_armv6m.S</b> defines exception handlers for Cortex-M0/M0+ </li>
<li><b>irq_armv8mbl.S</b> defines exception handlers for Cortex-M23 </li>
<li><b>rtx_core_cm.h</b> defines processor specific helper functions and the interfaces to Core Registers and Core Peripherals.</li>
<li><b>os_tick.h</b> is the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TickAPI.html">OS Tick API</a> that defines the interface functions to the SysTick timer.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The CMSIS-Core variable <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/Core/html/group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> is used by RTX to configure the SysTick timer.</li>
</ul>
</dd></dl>
<h2><a class="anchor" id="tpCortexM3_M4_M7_M33_M35P"></a>
Cortex-M3/M4/M7/M33/M35P/M55/M85 device</h2>
<p>RTX assumes a fully functionable processor and uses the following hardware features:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Hardware Item   </th><th class="markdownTableHeadLeft">Requirement Description    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">SysTick timer   </td><td class="markdownTableBodyLeft">The SysTick timer shall be available in the processor.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">System Exceptions   </td><td class="markdownTableBodyLeft">The RTX requires SVC, PendSV, and SysTick exceptions and implements corresponding exception handlers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Core Registers   </td><td class="markdownTableBodyLeft">The RTX uses CONTROL, IPSR , PRIMASK and BASEPRI core registers for reading processor status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">System Control Block (SCB)   </td><td class="markdownTableBodyLeft">The RTX uses SCB registers to control and setup the processor system exceptions including PendSV and SVC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">NVIC Interface   </td><td class="markdownTableBodyLeft">CMSIS-Core function <code>NVIC_GetPriorityGrouping</code> is used by the RTX to setup interrupt priorities.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">LDREX, STREX instructions   </td><td class="markdownTableBodyLeft">Exclusive access instructions LDREX and STREX are used to implement atomic execution without disabling interrupts.   </td></tr>
</table>
<p>The interface files to the processor hardware are:</p><ul>
<li><b>irq_armv7m.S</b> defines exception handlers for Cortex-M3 and Cortex-M4/M7. </li>
<li><b>irq_armv8mml.S</b> defines exception handlers for Cortex-M33/M35P/M55 and Cortex-M85 </li>
<li><b>rtx_core_cm.h</b> defines processor specific helper functions and the interfaces to Core Registers and Core Peripherals.</li>
<li><b>os_tick.h</b> is the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TickAPI.html">OS Tick API</a> that defines the interface functions to the SysTick timer.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The CMSIS-Core variable <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/Core/html/group__system__init__gr.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> is used by RTX to configure the SysTick timer.</li>
</ul>
</dd></dl>
<h2><a class="anchor" id="tpCortexA5_A7_A9"></a>
Cortex-A5/A7/A9 target processor</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Hardware Requirement   </th><th class="markdownTableHeadLeft">Description    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Timer Peripheral   </td><td class="markdownTableBodyLeft">An arbitrary timer peripheral generates the kernel tick interrupts. The interfaces for Cortex-A Generic Timer and Private Timer are implemented in os_tick_gtim.c and os_tick_ptim.c using the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TickAPI.html">OS Tick API</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">Exception Handler   </td><td class="markdownTableBodyLeft">RTX implements exception handlers for SVC, IRQ, Data Abort, Prefetch Abort and Undefined Instruction interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Core Registers   </td><td class="markdownTableBodyLeft">The processor status is read using the following core registers: CPSR, CPACR and FPSCR.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">LDREX, STREX instruction   </td><td class="markdownTableBodyLeft">Atomic execution avoids the requirement to disable interrupts and is implemented via exclusive access instructions.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">Interrupt Controller   </td><td class="markdownTableBodyLeft">An interrupt controller interface is required to setup and control Timer Peripheral interrupt. The interface for Arm GIC (Generic Interrupt Controller) is implemented in irq_ctrl_gic.c using the <a href="https://arm-software.github.io/CMSIS_6/latest/Core_A/html/group__irq__ctrl__gr.html">IRQ Controller API</a>.   </td></tr>
</table>
<p>The interface files to the processor hardware are:</p><ul>
<li><b>irq_armv7a.S</b> defines SVC, IRQ, Data Abort, Prefetch Abort and Undefined Instruction exception handlers.</li>
<li><b>rtx_core_ca.h</b> defines processor specific helper functions and the interfaces to Core Registers and Core Peripherals.</li>
<li><b>os_tick.h</b> is the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TickAPI.html">OS Tick API</a> that defines the interface functions to the timer peripheral.</li>
<li><b>irq_ctrl.h</b> is the <a href="https://arm-software.github.io/CMSIS_6/latest/Core_A/html/group__irq__ctrl__gr.html">IRQ Controller API</a> that defines the interface functions to the interrupt controller.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The CMSIS-Core variable <code>SystemCoreClock</code> is used by RTX to configure the timer peripheral. </li>
</ul>
</dd></dl>
<h2><a class="anchor" id="rMemory"></a>
Device Memory Requirements</h2>
<p>RTX requires RAM memory that is accessible with contiguous linear addressing. When memory is split across multiple memory banks, some systems do not accept multiple load or store operations on this memory blocks.</p>
<p>RTX does not implement any confidence test for memory validation. This should be implemented by an user-supplied software test library.</p>
<h1><a class="anchor" id="pStackRequirements"></a>
Stack Requirements</h1>
<p>Keil RTX v5 kernel functions are executed in handler mode (using PendSV/SysTick/SVC) and the tables below lists the maximum stack requirements for the Main Stack (MSP) that the user should consider.</p>
<p>The stack for the <a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__KernelCtrl.html#ga9ae2cc00f0d89d7b6a307bba942b5221">osKernelStart</a> function is referred as "Startup" and RTX v5 uses 32 bytes (with Arm Compiler). However the user should also consider additional stack that might be allocated by the 'main' function of the embedded application. The following picture shows a worst-case memory allocation of the Main Stack.</p>
<div class="image">
<img src="KernelStackUsage.png" alt=""/>
<div class="caption">
Main Stack usage of RTX v5 applications</div></div>
    <p>The stack requirements depend on the compiler and the optimization level. RTX v5 supports event annotations and this configuration impacts also the stack requirement.</p>
<p><b>Arm Compiler ARMCC V6.10</b>: Main Stack requirements for PendSV/SysTick/SVC</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Optimization   </th><th class="markdownTableHeadLeft">RTX Kernel   </th><th class="markdownTableHeadLeft">RTX Kernel + Event Recorder    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">-O1 (Debug)   </td><td class="markdownTableBodyLeft">152 bytes   </td><td class="markdownTableBodyLeft">280 bytes    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">-Os (Balanced)   </td><td class="markdownTableBodyLeft">120 bytes   </td><td class="markdownTableBodyLeft">256 bytes    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">-Oz (Size)   </td><td class="markdownTableBodyLeft">112 bytes   </td><td class="markdownTableBodyLeft">248 bytes   </td></tr>
</table>
<p><b>Arm Compiler ARMCC V5.06</b>: Main Stack requirements for PendSV/SysTick/SVC</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Optimization   </th><th class="markdownTableHeadLeft">RTX Kernel   </th><th class="markdownTableHeadLeft">RTX Kernel + Event Recorder    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">-O0 (Debug)   </td><td class="markdownTableBodyLeft">176 bytes   </td><td class="markdownTableBodyLeft">360 bytes    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">-O1   </td><td class="markdownTableBodyLeft">112 bytes   </td><td class="markdownTableBodyLeft">248 bytes    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">-O2   </td><td class="markdownTableBodyLeft">112 bytes   </td><td class="markdownTableBodyLeft">256 bytes    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">-O3   </td><td class="markdownTableBodyLeft">112 bytes   </td><td class="markdownTableBodyLeft">248 bytes   </td></tr>
</table>
<h1><a class="anchor" id="pControlBlockSizes"></a>
Control Block Sizes</h1>
<p>Keil RTX v5 specific control block definitions (including sizes) as well as memory pool and message queue memory requirements are defined in the header file <b>rtx_os.h</b>:</p>
<p>If you provide memory for the RTOS objects, you need to know the size that is required for each object control block. The memory of the control block is provided by the parameter <code>attr</code> of the related<code>osXxxxNew</code> function. The element <code>cb_mem</code> is the memory address, <code>cb_size</code> is the size of the control block memory.</p>
<p>Refer to <a class="el" href="theory_of_operation.html#StaticObjectMemory">Static Object Memory</a> for more information.</p>
<p>The following table lists the control block sizes:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Category   </th><th class="markdownTableHeadLeft">Control Block Size Attribute   </th><th class="markdownTableHeadLeft">Size   </th><th class="markdownTableHeadLeft">#define symbol    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__ThreadMgmt.html">Thread Management</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__ThreadMgmt.html#a1e100dc33d403841ed3c344e3397868e">osThreadAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">80 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#ga30d19272204231956582ebfff69567f6">osRtxThreadCbSize</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TimerMgmt.html">Timer Management</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__TimerMgmt.html#ga1e100dc33d403841ed3c344e3397868e">osTimerAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">32 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#gaf8a145fdeb24fd912971f0671b1a3603">osRtxTimerCbSize</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__EventFlags.html">Event Flags</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__EventFlags.html#a1e100dc33d403841ed3c344e3397868e">osEventFlagsAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">16 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#ga68100c8c44931f03547973294c433075">osRtxEventFlagsCbSize</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__MutexMgmt.html">Mutex Management</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__MutexMgmt.html#a1e100dc33d403841ed3c344e3397868e">osMutexAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">28 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#ga188bfaaf7477cf24cbc9f207feaeb53a">osRtxMutexCbSize</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__SemaphoreMgmt.html">Semaphores</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__SemaphoreMgmt.html#a1e100dc33d403841ed3c344e3397868e">osSemaphoreAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">16 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#ga0949b67063d0bd427fbee9c816b5d45a">osRtxSemaphoreCbSize</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__PoolMgmt.html">Memory Pool</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__PoolMgmt.html#a1e100dc33d403841ed3c344e3397868e">osMemoryPoolAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">36 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#gab8e49e9e1eea5a015f2a3114cabceb48">osRtxMemoryPoolCbSize</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__Message.html">Message Queue</a>   </td><td class="markdownTableBodyLeft"><a class="elRef" href="https://arm-software.github.io/CMSIS_6/latest/RTOS2/html/group__CMSIS__RTOS__Message.html#a1e100dc33d403841ed3c344e3397868e">osMessageQueueAttr_t::cb_mem</a>   </td><td class="markdownTableBodyLeft">52 bytes   </td><td class="markdownTableBodyLeft"><a class="el" href="group__rtx5__specific__defines.html#gaa8d067c476faa6bfc8e5e21f3b3c844e">osRtxMessageQueueCbSize</a>   </td></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
      <script type="text/javascript">
        <!--
        writeFooter.call(this);
        //-->
      </script> 
    </li>
  </ul>
</div>
</body>
</html>
