// ========================================================================= //

// includes

#define _GNU_SOURCE
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <stdint.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include <linux/perf_event.h>
#include <asm/unistd.h>

static long
perf_event_open(struct perf_event_attr *hw_event, pid_t pid,
                int cpu, int group_fd, unsigned long flags)
{
    return syscall(__NR_perf_event_open, hw_event, pid, cpu, group_fd, flags);
}
#include "stdio.h"
#include "stdlib.h"
#include "time.h"
#include "string.h"
#include "limits.h"
#include "float.h"



#define JOTAI_NUM_RANDS_ 25

const unsigned rand_primes[JOTAI_NUM_RANDS_] = {179, 103, 479, 647, 229, 37, 271, 557, 263, 607, 18743, 50359, 21929, 48757, 98179, 12907, 52937, 64579, 49957, 52567, 507163, 149939, 412157, 680861, 757751};

int next_i() {
  int counter = 0;
  return rand_primes[(++counter)%JOTAI_NUM_RANDS_];
}

float next_f() {
  int counter = 0;
  return rand_primes[(++counter)%JOTAI_NUM_RANDS_] / 757751.0F;
} 


// Usage menu
void usage() {
    printf("%s", "Usage:\n\
    prog [ARGS]\n\
\nARGS:\n\
       0            big-arr\n\
       1            big-arr-10x\n\
       2            empty\n\
\n\
");

}


// ------------------------------------------------------------------------- //

#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
struct nlattr {int dummy; } ;

/* Variables and functions */
 int EINVAL ; 

__attribute__((used)) static inline int iwpm_validate_nlmsg_attr(struct nlattr *nltb[],
					   int nla_count)
{
	int i;
	for (i = 1; i < nla_count; i++) {
		if (!nltb[i])
			return -EINVAL;
	}
	return 0;
}

// ------------------------------------------------------------------------- //

int main(int argc, char *argv[]) {

    if (argc != 2) {
        usage();
        return 1;
    }

    int opt = atoi(argv[1]);
    switch(opt) {


    // big-arr
    case 0:
    {
          // static_instructions_O0 : 21
          // dynamic_instructions_O0 : 3060
          // ------------------------------- 
          // static_instructions_O1 : 16
          // dynamic_instructions_O1 : 1281
          // ------------------------------- 
          // static_instructions_O2 : 16
          // dynamic_instructions_O2 : 1281
          // ------------------------------- 
          // static_instructions_O3 : 16
          // dynamic_instructions_O3 : 1281
          // ------------------------------- 
          // static_instructions_Ofast : 16
          // dynamic_instructions_Ofast : 1281
          // ------------------------------- 
          // static_instructions_Os : 15
          // dynamic_instructions_Os : 1280
          // ------------------------------- 
          // static_instructions_Oz : 12
          // dynamic_instructions_Oz : 1279
          // ------------------------------- 

          int nla_count = 255;
        
          int _len_nltb0 = 65025;
          struct nlattr ** nltb = (struct nlattr **) malloc(_len_nltb0*sizeof(struct nlattr *));
          for(int _i0 = 0; _i0 < _len_nltb0; _i0++) {
            int _len_nltb1 = 1;
            nltb[_i0] = (struct nlattr *) malloc(_len_nltb1*sizeof(struct nlattr));
            for(int _i1 = 0; _i1 < _len_nltb1; _i1++) {
                nltb[_i0][_i1].dummy = ((-2 * (next_i()%2)) + 1) * next_i();
        
            }
          }
        
          int benchRet = ({ 

    struct perf_event_attr pe;
    int fd_cycles, fd_instructions, fd_cache_ref, fd_cache_miss;
    uint64_t count_cycles, count_instructions, count_cache_ref, count_cache_miss;

    // base event config
    memset(&pe, 0, sizeof(struct perf_event_attr));
    pe.size = sizeof(struct perf_event_attr);
    pe.disabled = 1;        // starts disabled
    pe.exclude_kernel = 0;  // measure kernel too (0 = measure all)
    pe.exclude_hv = 1;      // ignore hypervisor

    // ---------------------
    // main group: cpu cycles
    // ---------------------
    pe.type = PERF_TYPE_HARDWARE;
    pe.config = PERF_COUNT_HW_CPU_CYCLES;
    fd_cycles = perf_event_open(&pe, 0, -1, -1, 0);
    if (fd_cycles == -1) { perror("perf_event_open (cycles)"); exit(1); }

    // ---------------------
    // member 1: instructions
    // ---------------------
    pe.config = PERF_COUNT_HW_INSTRUCTIONS;
    fd_instructions = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_instructions == -1) { perror("perf_event_open (instructions)"); exit(1); }

    // ---------------------
    // member 2: cache references
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_REFERENCES;
    fd_cache_ref = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_ref == -1) { perror("perf_event_open (cache references)"); exit(1); }

    // ---------------------
    // member 3: cache misses
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_MISSES;
    fd_cache_miss = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_miss == -1) { perror("perf_event_open (cache misses)"); exit(1); }
    
        
          // ---------------------
        
          // Enable the group
        
          // ---------------------
        
          ioctl(fd_cycles, PERF_EVENT_IOC_RESET, PERF_IOC_FLAG_GROUP);
        
          ioctl(fd_cycles, PERF_EVENT_IOC_ENABLE, PERF_IOC_FLAG_GROUP);

        
          // ======== Measured region ========

        
          __typeof__(iwpm_validate_nlmsg_attr(nltb,nla_count)) __perf_ret = iwpm_validate_nlmsg_attr(nltb,nla_count);

        
          // ======== End of measured region ========
        
          
    // ======== End of measured region ========
    ioctl(fd_cycles, PERF_EVENT_IOC_DISABLE, PERF_IOC_FLAG_GROUP);

        
          
    // ---------------------
    // Read results
    // ---------------------    
    read(fd_cycles, &count_cycles, sizeof(uint64_t));
    read(fd_instructions, &count_instructions, sizeof(uint64_t));
    read(fd_cache_ref, &count_cache_ref, sizeof(uint64_t));
    read(fd_cache_miss, &count_cache_miss, sizeof(uint64_t));

    // close file descriptors
    close(fd_cycles);
    close(fd_instructions);
    close(fd_cache_ref);
    close(fd_cache_miss);

    // ---------------------
    // Save to CSV
    // ---------------------
    FILE *f_csv = fopen("results/perf_results.csv", "a"); // "a" to append
    if (f_csv == NULL) {
        perror("Error creating/opening CSV file");
        exit(1);
    }
    
    // Check if file is empty to add header
    fseek(f_csv, 0, SEEK_END);
    long size = ftell(f_csv);
    if (size == 0) {
        fprintf(f_csv, "function_name,cpu-cycles,instructions,cache-misses,cache-ref newline");
    }
    
    // Write data
    fprintf(f_csv, "iwpm_validate_nlmsg_attr,%lu,%lu,%lu,%lu newline",
            count_cycles,
            count_instructions,
            count_cache_miss,
            count_cache_ref);
            
    fclose(f_csv);


        
          __perf_ret;
});
          printf("%d\n", benchRet); 
          for(int i1 = 0; i1 < _len_nltb0; i1++) {
              free(nltb[i1]);
          }
          free(nltb);
        
        break;
    }


    // big-arr-10x
    case 1:
    {
          // static_instructions_O0 : 21
          // dynamic_instructions_O0 : 120
          // ------------------------------- 
          // static_instructions_O1 : 16
          // dynamic_instructions_O1 : 56
          // ------------------------------- 
          // static_instructions_O2 : 16
          // dynamic_instructions_O2 : 56
          // ------------------------------- 
          // static_instructions_O3 : 16
          // dynamic_instructions_O3 : 56
          // ------------------------------- 
          // static_instructions_Ofast : 16
          // dynamic_instructions_Ofast : 56
          // ------------------------------- 
          // static_instructions_Os : 15
          // dynamic_instructions_Os : 55
          // ------------------------------- 
          // static_instructions_Oz : 12
          // dynamic_instructions_Oz : 54
          // ------------------------------- 

          int nla_count = 10;
        
          int _len_nltb0 = 100;
          struct nlattr ** nltb = (struct nlattr **) malloc(_len_nltb0*sizeof(struct nlattr *));
          for(int _i0 = 0; _i0 < _len_nltb0; _i0++) {
            int _len_nltb1 = 1;
            nltb[_i0] = (struct nlattr *) malloc(_len_nltb1*sizeof(struct nlattr));
            for(int _i1 = 0; _i1 < _len_nltb1; _i1++) {
                nltb[_i0][_i1].dummy = ((-2 * (next_i()%2)) + 1) * next_i();
        
            }
          }
        
          int benchRet = ({ 

    struct perf_event_attr pe;
    int fd_cycles, fd_instructions, fd_cache_ref, fd_cache_miss;
    uint64_t count_cycles, count_instructions, count_cache_ref, count_cache_miss;

    // base event config
    memset(&pe, 0, sizeof(struct perf_event_attr));
    pe.size = sizeof(struct perf_event_attr);
    pe.disabled = 1;        // starts disabled
    pe.exclude_kernel = 0;  // measure kernel too (0 = measure all)
    pe.exclude_hv = 1;      // ignore hypervisor

    // ---------------------
    // main group: cpu cycles
    // ---------------------
    pe.type = PERF_TYPE_HARDWARE;
    pe.config = PERF_COUNT_HW_CPU_CYCLES;
    fd_cycles = perf_event_open(&pe, 0, -1, -1, 0);
    if (fd_cycles == -1) { perror("perf_event_open (cycles)"); exit(1); }

    // ---------------------
    // member 1: instructions
    // ---------------------
    pe.config = PERF_COUNT_HW_INSTRUCTIONS;
    fd_instructions = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_instructions == -1) { perror("perf_event_open (instructions)"); exit(1); }

    // ---------------------
    // member 2: cache references
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_REFERENCES;
    fd_cache_ref = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_ref == -1) { perror("perf_event_open (cache references)"); exit(1); }

    // ---------------------
    // member 3: cache misses
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_MISSES;
    fd_cache_miss = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_miss == -1) { perror("perf_event_open (cache misses)"); exit(1); }
    
        
          // ---------------------
        
          // Enable the group
        
          // ---------------------
        
          ioctl(fd_cycles, PERF_EVENT_IOC_RESET, PERF_IOC_FLAG_GROUP);
        
          ioctl(fd_cycles, PERF_EVENT_IOC_ENABLE, PERF_IOC_FLAG_GROUP);

        
          // ======== Measured region ========

        
          __typeof__(iwpm_validate_nlmsg_attr(nltb,nla_count)) __perf_ret = iwpm_validate_nlmsg_attr(nltb,nla_count);

        
          // ======== End of measured region ========
        
          
    // ======== End of measured region ========
    ioctl(fd_cycles, PERF_EVENT_IOC_DISABLE, PERF_IOC_FLAG_GROUP);

        
          
    // ---------------------
    // Read results
    // ---------------------    
    read(fd_cycles, &count_cycles, sizeof(uint64_t));
    read(fd_instructions, &count_instructions, sizeof(uint64_t));
    read(fd_cache_ref, &count_cache_ref, sizeof(uint64_t));
    read(fd_cache_miss, &count_cache_miss, sizeof(uint64_t));

    // close file descriptors
    close(fd_cycles);
    close(fd_instructions);
    close(fd_cache_ref);
    close(fd_cache_miss);

    // ---------------------
    // Save to CSV
    // ---------------------
    FILE *f_csv = fopen("results/perf_results.csv", "a"); // "a" to append
    if (f_csv == NULL) {
        perror("Error creating/opening CSV file");
        exit(1);
    }
    
    // Check if file is empty to add header
    fseek(f_csv, 0, SEEK_END);
    long size = ftell(f_csv);
    if (size == 0) {
        fprintf(f_csv, "function_name,cpu-cycles,instructions,cache-misses,cache-ref newline");
    }
    
    // Write data
    fprintf(f_csv, "iwpm_validate_nlmsg_attr,%lu,%lu,%lu,%lu newline",
            count_cycles,
            count_instructions,
            count_cache_miss,
            count_cache_ref);
            
    fclose(f_csv);


        
          __perf_ret;
});
          printf("%d\n", benchRet); 
          for(int i1 = 0; i1 < _len_nltb0; i1++) {
              free(nltb[i1]);
          }
          free(nltb);
        
        break;
    }


    // empty
    case 2:
    {
          // static_instructions_O0 : 12
          // dynamic_instructions_O0 : 12
          // ------------------------------- 
          // static_instructions_O1 : 7
          // dynamic_instructions_O1 : 7
          // ------------------------------- 
          // static_instructions_O2 : 7
          // dynamic_instructions_O2 : 7
          // ------------------------------- 
          // static_instructions_O3 : 7
          // dynamic_instructions_O3 : 7
          // ------------------------------- 
          // static_instructions_Ofast : 7
          // dynamic_instructions_Ofast : 7
          // ------------------------------- 
          // static_instructions_Os : 7
          // dynamic_instructions_Os : 7
          // ------------------------------- 
          // static_instructions_Oz : 9
          // dynamic_instructions_Oz : 9
          // ------------------------------- 

          int nla_count = ((-2 * (next_i()%2)) + 1) * next_i();
        
          int _len_nltb0 = 1;
          struct nlattr ** nltb = (struct nlattr **) malloc(_len_nltb0*sizeof(struct nlattr *));
          for(int _i0 = 0; _i0 < _len_nltb0; _i0++) {
            int _len_nltb1 = 1;
            nltb[_i0] = (struct nlattr *) malloc(_len_nltb1*sizeof(struct nlattr));
            for(int _i1 = 0; _i1 < _len_nltb1; _i1++) {
                nltb[_i0][_i1].dummy = ((-2 * (next_i()%2)) + 1) * next_i();
        
            }
          }
        
          int benchRet = ({ 

    struct perf_event_attr pe;
    int fd_cycles, fd_instructions, fd_cache_ref, fd_cache_miss;
    uint64_t count_cycles, count_instructions, count_cache_ref, count_cache_miss;

    // base event config
    memset(&pe, 0, sizeof(struct perf_event_attr));
    pe.size = sizeof(struct perf_event_attr);
    pe.disabled = 1;        // starts disabled
    pe.exclude_kernel = 0;  // measure kernel too (0 = measure all)
    pe.exclude_hv = 1;      // ignore hypervisor

    // ---------------------
    // main group: cpu cycles
    // ---------------------
    pe.type = PERF_TYPE_HARDWARE;
    pe.config = PERF_COUNT_HW_CPU_CYCLES;
    fd_cycles = perf_event_open(&pe, 0, -1, -1, 0);
    if (fd_cycles == -1) { perror("perf_event_open (cycles)"); exit(1); }

    // ---------------------
    // member 1: instructions
    // ---------------------
    pe.config = PERF_COUNT_HW_INSTRUCTIONS;
    fd_instructions = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_instructions == -1) { perror("perf_event_open (instructions)"); exit(1); }

    // ---------------------
    // member 2: cache references
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_REFERENCES;
    fd_cache_ref = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_ref == -1) { perror("perf_event_open (cache references)"); exit(1); }

    // ---------------------
    // member 3: cache misses
    // ---------------------
    pe.config = PERF_COUNT_HW_CACHE_MISSES;
    fd_cache_miss = perf_event_open(&pe, 0, -1, fd_cycles, 0);
    if (fd_cache_miss == -1) { perror("perf_event_open (cache misses)"); exit(1); }
    
        
          // ---------------------
        
          // Enable the group
        
          // ---------------------
        
          ioctl(fd_cycles, PERF_EVENT_IOC_RESET, PERF_IOC_FLAG_GROUP);
        
          ioctl(fd_cycles, PERF_EVENT_IOC_ENABLE, PERF_IOC_FLAG_GROUP);

        
          // ======== Measured region ========

        
          __typeof__(iwpm_validate_nlmsg_attr(nltb,nla_count)) __perf_ret = iwpm_validate_nlmsg_attr(nltb,nla_count);

        
          // ======== End of measured region ========
        
          
    // ======== End of measured region ========
    ioctl(fd_cycles, PERF_EVENT_IOC_DISABLE, PERF_IOC_FLAG_GROUP);

        
          
    // ---------------------
    // Read results
    // ---------------------    
    read(fd_cycles, &count_cycles, sizeof(uint64_t));
    read(fd_instructions, &count_instructions, sizeof(uint64_t));
    read(fd_cache_ref, &count_cache_ref, sizeof(uint64_t));
    read(fd_cache_miss, &count_cache_miss, sizeof(uint64_t));

    // close file descriptors
    close(fd_cycles);
    close(fd_instructions);
    close(fd_cache_ref);
    close(fd_cache_miss);

    // ---------------------
    // Save to CSV
    // ---------------------
    FILE *f_csv = fopen("results/perf_results.csv", "a"); // "a" to append
    if (f_csv == NULL) {
        perror("Error creating/opening CSV file");
        exit(1);
    }
    
    // Check if file is empty to add header
    fseek(f_csv, 0, SEEK_END);
    long size = ftell(f_csv);
    if (size == 0) {
        fprintf(f_csv, "function_name,cpu-cycles,instructions,cache-misses,cache-ref newline");
    }
    
    // Write data
    fprintf(f_csv, "iwpm_validate_nlmsg_attr,%lu,%lu,%lu,%lu newline",
            count_cycles,
            count_instructions,
            count_cache_miss,
            count_cache_ref);
            
    fclose(f_csv);


        
          __perf_ret;
});
          printf("%d\n", benchRet); 
          for(int i1 = 0; i1 < _len_nltb0; i1++) {
              free(nltb[i1]);
          }
          free(nltb);
        
        break;
    }

    default:
        usage();
        break;

    }

    return 0;
}
