RAM0.v,verilog,xil_defaultlib,../../../../Lab02.srcs/sources_1/ip/RAM0_1/sim/RAM0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
