{
	"route__net": 495,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 499,
	"route__wirelength__iter:1": 16707,
	"route__drc_errors__iter:2": 350,
	"route__wirelength__iter:2": 16593,
	"route__drc_errors__iter:3": 398,
	"route__wirelength__iter:3": 16503,
	"route__drc_errors__iter:4": 180,
	"route__wirelength__iter:4": 16438,
	"route__drc_errors__iter:5": 48,
	"route__wirelength__iter:5": 16320,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 16310,
	"route__drc_errors": 0,
	"route__wirelength": 16310,
	"route__vias": 4375,
	"route__vias__singlecut": 4375,
	"route__vias__multicut": 0,
	"design__io": 20,
	"design__die__area": 10667,
	"design__core__area": 7330.78,
	"design__instance__count": 592,
	"design__instance__area": 3912.5,
	"design__instance__count__stdcell": 592,
	"design__instance__area__stdcell": 3912.5,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.533709,
	"design__instance__utilization__stdcell": 0.533709,
	"design__instance__count__class:fill_cell": 62,
	"design__instance__count__class:tap_cell": 99,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 79,
	"design__instance__count__class:inverter": 16,
	"design__instance__count__class:sequential_cell": 8,
	"design__instance__count__class:multi_input_combinational_cell": 387,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}