

================================================================
== Vitis HLS Report for 'byte_r'
================================================================
* Date:           Mon Aug 23 09:43:59 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.736 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       30|  90.000 ns|  0.300 us|    9|   30|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 2  |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 3  |        1|        4|         1|          1|          1|  1 ~ 4|       yes|
        |- Loop 4  |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 5  |        4|        4|         1|          1|          1|      4|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2477|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      160|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      321|    -|
|Register             |        -|     -|     2469|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2469|     2958|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U105  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U106  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U107  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U108  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U109  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U110  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U111  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U112  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 160|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln29_30_fu_866_p2      |         +|   0|  0|    9|           2|           1|
    |add_ln29_fu_563_p2         |         +|   0|  0|    9|           2|           1|
    |add_ln42_fu_512_p2         |         +|   0|  0|   21|          14|           3|
    |add_ln60_70_fu_389_p2      |         +|   0|  0|   26|          19|           7|
    |add_ln60_88_fu_376_p2      |         +|   0|  0|   21|          14|           2|
    |add_ln60_fu_365_p2         |         +|   0|  0|   39|          32|           2|
    |i_154_fu_444_p2            |         +|   0|  0|   10|           3|           1|
    |i_156_fu_764_p2            |         +|   0|  0|   10|           3|           1|
    |i_158_fu_982_p2            |         +|   0|  0|   10|           3|           1|
    |x_fu_525_p2                |         +|   0|  0|   26|          19|           7|
    |sub_i_i_fu_748_p2          |         -|   0|  0|   12|           4|           3|
    |sub_ln213_fu_484_p2        |         -|   0|  0|   71|          64|          64|
    |sub_ln250_fu_536_p2        |         -|   0|  0|   36|           5|          29|
    |sub_ln48_fu_830_p2         |         -|   0|  0|    9|           2|           2|
    |and_ln220_fu_1026_p2       |       and|   0|  0|   64|          64|          64|
    |icmp_ln211_fu_450_p2       |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln219_fu_988_p2       |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln272_fu_782_p2       |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln294_fu_552_p2       |      icmp|   0|  0|   16|          24|           1|
    |icmp_ln29_40_fu_940_p2     |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln29_43_fu_581_p2     |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln29_44_fu_595_p2     |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln29_45_fu_617_p2     |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln29_fu_671_p2        |      icmp|   0|  0|    8|           2|           2|
    |k1_fu_490_p2               |      icmp|   0|  0|   29|          64|          64|
    |k2_fu_500_p2               |      icmp|   0|  0|   29|          64|          64|
    |lshr_ln274_3_fu_819_p2     |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln274_fu_809_p2       |      lshr|   0|  0|  950|         256|         256|
    |k_36_fu_506_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln274_fu_824_p2         |        or|   0|  0|   64|          64|          64|
    |select_ln29_105_fu_601_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln29_106_fu_609_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_107_fu_623_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln29_108_fu_631_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_109_fu_639_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_110_fu_647_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_111_fu_655_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_112_fu_663_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln29_fu_587_p3      |    select|   0|  0|   64|           1|           1|
    |shl_ln275_fu_855_p2        |       shl|   0|  0|  182|          64|          64|
    |empty_449_fu_754_p2        |       xor|   0|  0|    6|           6|           2|
    |xor_ln274_fu_791_p2        |       xor|   0|  0|    2|           2|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2477|         887|        1177|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         14|    1|         14|
    |carry_reg_263                |   9|          2|   63|        126|
    |grp_fu_344_p1                |  14|          3|   19|         57|
    |i_155_reg_252                |   9|          2|    3|          6|
    |i_157_reg_333                |   9|          2|    3|          6|
    |i_reg_218                    |   9|          2|    3|          6|
    |k_reg_229                    |   9|          2|    1|          2|
    |phi_ln29_22_reg_322          |   9|          2|    2|          4|
    |phi_ln29_reg_241             |   9|          2|    2|          4|
    |state_address0               |  37|          7|   14|         98|
    |state_d0                     |  20|          4|  256|       1024|
    |state_we0                    |  14|          3|   32|         96|
    |y_word_num_bits_0_2_fu_138   |   9|          2|   64|        128|
    |y_word_num_bits_0_4_reg_274  |   9|          2|   64|        128|
    |y_word_num_bits_1_2_fu_134   |   9|          2|   64|        128|
    |y_word_num_bits_1_4_reg_286  |   9|          2|   64|        128|
    |y_word_num_bits_2_2_fu_130   |   9|          2|   64|        128|
    |y_word_num_bits_2_4_reg_298  |   9|          2|   64|        128|
    |y_word_num_bits_3_2_fu_126   |   9|          2|   64|        128|
    |y_word_num_bits_3_4_reg_310  |   9|          2|   64|        128|
    |z_word_num_bits_0_2_fu_158   |   9|          2|   64|        128|
    |z_word_num_bits_1_2_fu_162   |   9|          2|   64|        128|
    |z_word_num_bits_2_2_fu_166   |   9|          2|   64|        128|
    |z_word_num_bits_3_2_fu_170   |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 321|         69| 1167|       2979|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |   13|   0|   13|          0|
    |carry_reg_263                      |   63|   0|   64|          1|
    |i_155_reg_252                      |    3|   0|    3|          0|
    |i_157_reg_333                      |    3|   0|    3|          0|
    |i_reg_218                          |    3|   0|    3|          0|
    |icmp_ln294_reg_1142                |    1|   0|    1|          0|
    |k_reg_229                          |    1|   0|    1|          0|
    |phi_ln29_22_reg_322                |    2|   0|    2|          0|
    |phi_ln29_reg_241                   |    2|   0|    2|          0|
    |reg_353                            |  256|   0|  256|          0|
    |sub_i_i_reg_1227                   |    3|   0|    3|          0|
    |sub_ln250_reg_1136                 |   29|   0|   29|          0|
    |trunc_ln262_reg_1206               |    3|   0|    3|          0|
    |trunc_ln60_155_reg_1087            |   14|   0|   14|          0|
    |trunc_ln60_156_reg_1098            |   64|   0|   64|          0|
    |trunc_ln60_98_reg_1108             |   64|   0|   64|          0|
    |trunc_ln60_99_reg_1113             |   64|   0|   64|          0|
    |trunc_ln60_s_reg_1103              |   64|   0|   64|          0|
    |trunc_ln_reg_1211                  |    2|   0|    2|          0|
    |x_reg_1131                         |   14|   0|   19|          5|
    |y_word_num_bits_0_0_fu_122         |   64|   0|   64|          0|
    |y_word_num_bits_0_2_fu_138         |   64|   0|   64|          0|
    |y_word_num_bits_0_2_load_reg_1257  |   64|   0|   64|          0|
    |y_word_num_bits_0_4_reg_274        |   64|   0|   64|          0|
    |y_word_num_bits_1_0_fu_118         |   64|   0|   64|          0|
    |y_word_num_bits_1_2_fu_134         |   64|   0|   64|          0|
    |y_word_num_bits_1_2_load_reg_1252  |   64|   0|   64|          0|
    |y_word_num_bits_1_4_reg_286        |   64|   0|   64|          0|
    |y_word_num_bits_2_0_fu_114         |   64|   0|   64|          0|
    |y_word_num_bits_2_2_fu_130         |   64|   0|   64|          0|
    |y_word_num_bits_2_2_load_reg_1247  |   64|   0|   64|          0|
    |y_word_num_bits_2_4_reg_298        |   64|   0|   64|          0|
    |y_word_num_bits_3_0_fu_110         |   64|   0|   64|          0|
    |y_word_num_bits_3_2_fu_126         |   64|   0|   64|          0|
    |y_word_num_bits_3_2_load_reg_1242  |   64|   0|   64|          0|
    |y_word_num_bits_3_4_reg_310        |   64|   0|   64|          0|
    |z_word_num_bits_0_0_fu_142         |   64|   0|   64|          0|
    |z_word_num_bits_0_1_reg_1302       |   64|   0|   64|          0|
    |z_word_num_bits_0_2_fu_158         |   64|   0|   64|          0|
    |z_word_num_bits_1_0_fu_146         |   64|   0|   64|          0|
    |z_word_num_bits_1_1_reg_1307       |   64|   0|   64|          0|
    |z_word_num_bits_1_2_fu_162         |   64|   0|   64|          0|
    |z_word_num_bits_2_0_fu_150         |   64|   0|   64|          0|
    |z_word_num_bits_2_1_reg_1312       |   64|   0|   64|          0|
    |z_word_num_bits_2_2_fu_166         |   64|   0|   64|          0|
    |z_word_num_bits_3_0_fu_154         |   64|   0|   64|          0|
    |z_word_num_bits_3_1_reg_1317       |   64|   0|   64|          0|
    |z_word_num_bits_3_2_fu_170         |   64|   0|   64|          0|
    |zext_ln267_reg_1222                |    3|   0|   64|         61|
    |zext_ln272_reg_1232                |    6|   0|   64|         58|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2469|   0| 2594|        125|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          byte|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          byte|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          byte|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          byte|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          byte|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          byte|  return value|
|state_address0  |  out|   14|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|   32|   ap_memory|         state|         array|
|state_d0        |  out|  256|   ap_memory|         state|         array|
|state_q0        |   in|  256|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 8 }
  Pipeline-1 : II = 1, D = 1, States = { 10 }
  Pipeline-2 : II = 1, D = 1, States = { 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 9 6 13 
6 --> 6 7 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 10 
11 --> 12 
12 --> 13 12 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 14 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 15 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 16 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 16 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 17 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60_155 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 18 'trunc' 'trunc_ln60_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 19 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 20 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 21 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 22 [1/1] (1.05ns)   --->   "%add_ln60_88 = add i14 %trunc_ln60_155, i14 16383" [./execution_state.hpp:60]   --->   Operation 22 'add' 'add_ln60_88' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln52 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_88, i5 0" [./execution_state.hpp:60]   --->   Operation 23 'bitconcatenate' 'shl_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.12ns)   --->   "%add_ln60_70 = add i19 %shl_ln52, i19 64" [./execution_state.hpp:60]   --->   Operation 24 'add' 'add_ln60_70' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_70, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 25 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln60_61 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 26 'zext' 'zext_ln60_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr_177 = getelementptr i256 %state, i64 0, i64 %zext_ln60_61" [./execution_state.hpp:60]   --->   Operation 27 'getelementptr' 'state_addr_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.29ns)   --->   "%state_load_205 = load i14 %state_addr_177" [./execution_state.hpp:60]   --->   Operation 28 'load' 'state_load_205' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 30 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (1.29ns)   --->   "%state_load_205 = load i14 %state_addr_177" [./execution_state.hpp:60]   --->   Operation 31 'load' 'state_load_205' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln60_156 = trunc i256 %state_load_205" [./execution_state.hpp:60]   --->   Operation 32 'trunc' 'trunc_ln60_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_205, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 33 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln60_98 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_205, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 34 'partselect' 'trunc_ln60_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln60_99 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_205, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 35 'partselect' 'trunc_ln60_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 36 'br' 'br_ln211' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i3 %i_154, void %.split5, i3 0, void %memset.loop42"   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%k = phi i1 %k_36, void %.split5, i1 0, void %memset.loop42"   --->   Operation 38 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.71ns)   --->   "%i_154 = add i3 %i, i3 1" [./intx/int128.hpp:211]   --->   Operation 39 'add' 'i_154' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i, i3 4" [./intx/int128.hpp:211]   --->   Operation 40 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split5, void %_ZN4intxgtILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit" [./intx/int128.hpp:211]   --->   Operation 42 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 43 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 31, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 44 'mux' 'tmp' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_156, i64 %trunc_ln60_s, i64 %trunc_ln60_98, i64 %trunc_ln60_99, i2 %trunc_ln50" [./intx/int128.hpp:213]   --->   Operation 45 'mux' 'tmp_s' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:213]   --->   Operation 46 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp, i64 %tmp_s" [./intx/int128.hpp:214]   --->   Operation 47 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 48 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 49 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.14ns)   --->   "%k_36 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 50 'or' 'k_36' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.05ns)   --->   "%add_ln42 = add i14 %trunc_ln60_155, i14 16382" [./execution_state.hpp:42]   --->   Operation 52 'add' 'add_ln42' <Predicate = (icmp_ln211)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln42 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0" [./execution_state.hpp:42]   --->   Operation 53 'bitconcatenate' 'shl_ln42' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.12ns)   --->   "%x = add i19 %shl_ln42, i19 64" [./execution_state.hpp:42]   --->   Operation 54 'add' 'x' <Predicate = (icmp_ln211)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %k, void, void" [./instructions.hpp:246]   --->   Operation 55 'br' 'br_ln246' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i256 %state_load_205" [./instructions.hpp:250]   --->   Operation 56 'trunc' 'trunc_ln250' <Predicate = (icmp_ln211 & !k)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.13ns)   --->   "%sub_ln250 = sub i29 31, i29 %trunc_ln250" [./instructions.hpp:250]   --->   Operation 57 'sub' 'sub_ln250' <Predicate = (icmp_ln211 & !k)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i24 @_ssdm_op_PartSelect.i24.i29.i32.i32, i29 %sub_ln250, i32 5, i32 28" [./intx/intx.hpp:294]   --->   Operation 58 'partselect' 'tmp_520' <Predicate = (icmp_ln211 & !k)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.87ns)   --->   "%icmp_ln294 = icmp_eq  i24 %tmp_520, i24 0" [./intx/intx.hpp:294]   --->   Operation 59 'icmp' 'icmp_ln294' <Predicate = (icmp_ln211 & !k)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.46ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %memset.loop38, void %.preheader_ifconv.preheader" [./intx/intx.hpp:294]   --->   Operation 60 'br' 'br_ln294' <Predicate = (icmp_ln211 & !k)> <Delay = 0.46>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%y_word_num_bits_3_0 = alloca i32 1"   --->   Operation 61 'alloca' 'y_word_num_bits_3_0' <Predicate = (icmp_ln211 & !k & icmp_ln294)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%y_word_num_bits_2_0 = alloca i32 1"   --->   Operation 62 'alloca' 'y_word_num_bits_2_0' <Predicate = (icmp_ln211 & !k & icmp_ln294)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%y_word_num_bits_1_0 = alloca i32 1"   --->   Operation 63 'alloca' 'y_word_num_bits_1_0' <Predicate = (icmp_ln211 & !k & icmp_ln294)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%y_word_num_bits_0_0 = alloca i32 1"   --->   Operation 64 'alloca' 'y_word_num_bits_0_0' <Predicate = (icmp_ln211 & !k & icmp_ln294)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.46ns)   --->   "%br_ln29 = br void %.preheader_ifconv" [./intx/intx.hpp:29]   --->   Operation 65 'br' 'br_ln29' <Predicate = (icmp_ln211 & !k & icmp_ln294)> <Delay = 0.46>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x, i32 5, i32 18" [./instructions.hpp:247]   --->   Operation 66 'partselect' 'lshr_ln' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i14 %lshr_ln" [./instructions.hpp:247]   --->   Operation 67 'zext' 'zext_ln247' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%state_addr_178 = getelementptr i256 %state, i64 0, i64 %zext_ln247" [./instructions.hpp:247]   --->   Operation 68 'getelementptr' 'state_addr_178' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln247 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_178, i256 0, i32 4294967295" [./instructions.hpp:247]   --->   Operation 69 'store' 'store_ln247' <Predicate = (icmp_ln211 & k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln247 = br void" [./instructions.hpp:247]   --->   Operation 70 'br' 'br_ln247' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %.preheader_ifconv, i2 0, void %.preheader_ifconv.preheader" [./intx/intx.hpp:29]   --->   Operation 71 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 72 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%y_word_num_bits_3_0_load = load i64 %y_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 73 'load' 'y_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%y_word_num_bits_2_0_load = load i64 %y_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 74 'load' 'y_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%y_word_num_bits_1_0_load = load i64 %y_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 75 'load' 'y_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%y_word_num_bits_0_0_load = load i64 %y_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 76 'load' 'y_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.39ns)   --->   "%icmp_ln29_43 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 77 'icmp' 'icmp_ln29_43' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.43ns)   --->   "%select_ln29 = select i1 %icmp_ln29_43, i64 0, i64 %y_word_num_bits_0_0_load" [./intx/intx.hpp:29]   --->   Operation 78 'select' 'select_ln29' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.39ns)   --->   "%icmp_ln29_44 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 79 'icmp' 'icmp_ln29_44' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_106)   --->   "%select_ln29_105 = select i1 %icmp_ln29_44, i64 0, i64 %y_word_num_bits_1_0_load" [./intx/intx.hpp:29]   --->   Operation 80 'select' 'select_ln29_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_106 = select i1 %icmp_ln29_43, i64 %y_word_num_bits_1_0_load, i64 %select_ln29_105" [./intx/intx.hpp:29]   --->   Operation 81 'select' 'select_ln29_106' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.39ns)   --->   "%icmp_ln29_45 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 82 'icmp' 'icmp_ln29_45' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_109)   --->   "%select_ln29_107 = select i1 %icmp_ln29_45, i64 0, i64 %y_word_num_bits_2_0_load" [./intx/intx.hpp:29]   --->   Operation 83 'select' 'select_ln29_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_109)   --->   "%select_ln29_108 = select i1 %icmp_ln29_44, i64 %y_word_num_bits_2_0_load, i64 %select_ln29_107" [./intx/intx.hpp:29]   --->   Operation 84 'select' 'select_ln29_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_109 = select i1 %icmp_ln29_43, i64 %y_word_num_bits_2_0_load, i64 %select_ln29_108" [./intx/intx.hpp:29]   --->   Operation 85 'select' 'select_ln29_109' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_112)   --->   "%select_ln29_110 = select i1 %icmp_ln29_45, i64 %y_word_num_bits_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 86 'select' 'select_ln29_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_112)   --->   "%select_ln29_111 = select i1 %icmp_ln29_44, i64 %y_word_num_bits_3_0_load, i64 %select_ln29_110" [./intx/intx.hpp:29]   --->   Operation 87 'select' 'select_ln29_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_112 = select i1 %icmp_ln29_43, i64 %y_word_num_bits_3_0_load, i64 %select_ln29_111" [./intx/intx.hpp:29]   --->   Operation 88 'select' 'select_ln29_112' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 89 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_448 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'empty_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29, i64 %y_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 91 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_106, i64 %y_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 92 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_109, i64 %y_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 93 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_112, i64 %y_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 94 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.preheader_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 95 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%y_word_num_bits_3_2 = alloca i32 1"   --->   Operation 96 'alloca' 'y_word_num_bits_3_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%y_word_num_bits_2_2 = alloca i32 1"   --->   Operation 97 'alloca' 'y_word_num_bits_2_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%y_word_num_bits_1_2 = alloca i32 1"   --->   Operation 98 'alloca' 'y_word_num_bits_1_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%y_word_num_bits_0_2 = alloca i32 1"   --->   Operation 99 'alloca' 'y_word_num_bits_0_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i29 %sub_ln250" [./intx/intx.hpp:262]   --->   Operation 100 'trunc' 'trunc_ln262' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %sub_ln250, i32 3, i32 4" [./intx/intx.hpp:268]   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln274_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x, i32 5, i32 18" [./intx/intx.hpp:274]   --->   Operation 102 'partselect' 'lshr_ln274_5' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i14 %lshr_ln274_5" [./intx/intx.hpp:274]   --->   Operation 103 'zext' 'zext_ln274' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%state_addr_179 = getelementptr i256 %state, i64 0, i64 %zext_ln274" [./intx/intx.hpp:274]   --->   Operation 104 'getelementptr' 'state_addr_179' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (1.29ns)   --->   "%state_load_206 = load i14 %state_addr_179" [./intx/intx.hpp:274]   --->   Operation 105 'load' 'state_load_206' <Predicate = (icmp_ln29)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29, i64 %y_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 106 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_6 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_106, i64 %y_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 107 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_6 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %select_ln29_109, i64 %y_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 108 'store' 'store_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_6 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %y_word_num_bits_3_2"   --->   Operation 109 'store' 'store_ln0' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln262, i3 0" [./intx/intx.hpp:262]   --->   Operation 110 'bitconcatenate' 's' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i6 %s" [./intx/intx.hpp:267]   --->   Operation 111 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i2 %trunc_ln" [./intx/intx.hpp:268]   --->   Operation 112 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.71ns)   --->   "%sub_i_i = sub i3 4, i3 %zext_ln268" [./intx/intx.hpp:268]   --->   Operation 113 'sub' 'sub_i_i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.14ns)   --->   "%empty_449 = xor i6 %s, i6 63" [./intx/intx.hpp:262]   --->   Operation 114 'xor' 'empty_449' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i6 %empty_449" [./intx/intx.hpp:272]   --->   Operation 115 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/2] (1.29ns)   --->   "%state_load_206 = load i14 %state_addr_179" [./intx/intx.hpp:274]   --->   Operation 116 'load' 'state_load_206' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_7 : Operation 117 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 8 <SV = 7> <Delay = 3.35>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%i_155 = phi i3 %i_156, void %.split391, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 118 'phi' 'i_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%carry = phi i64 %carry_6, void %.split391, i64 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i"   --->   Operation 119 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.71ns)   --->   "%i_156 = add i3 %i_155, i3 1" [./intx/intx.hpp:272]   --->   Operation 120 'add' 'i_156' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%y_word_num_bits_3_2_load = load i64 %y_word_num_bits_3_2"   --->   Operation 121 'load' 'y_word_num_bits_3_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%y_word_num_bits_2_2_load = load i64 %y_word_num_bits_2_2"   --->   Operation 122 'load' 'y_word_num_bits_2_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%y_word_num_bits_1_2_load = load i64 %y_word_num_bits_1_2"   --->   Operation 123 'load' 'y_word_num_bits_1_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%y_word_num_bits_0_2_load = load i64 %y_word_num_bits_0_2"   --->   Operation 124 'load' 'y_word_num_bits_0_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.56ns)   --->   "%icmp_ln272 = icmp_eq  i3 %i_155, i3 %sub_i_i" [./intx/intx.hpp:272]   --->   Operation 126 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_450 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0"   --->   Operation 127 'speclooptripcount' 'empty_450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.split3, void %memset.loop38.loopexit" [./intx/intx.hpp:272]   --->   Operation 128 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%empty_451 = trunc i3 %i_155" [./intx/intx.hpp:272]   --->   Operation 129 'trunc' 'empty_451' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.14ns)   --->   "%xor_ln274 = xor i2 %empty_451, i2 3" [./intx/intx.hpp:274]   --->   Operation 130 'xor' 'xor_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %xor_ln274, i6 0" [./intx/intx.hpp:274]   --->   Operation 131 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i8 %shl_ln" [./intx/intx.hpp:274]   --->   Operation 132 'zext' 'zext_ln274_2' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.44ns)   --->   "%lshr_ln274 = lshr i256 %state_load_206, i256 %zext_ln274_2" [./intx/intx.hpp:274]   --->   Operation 133 'lshr' 'lshr_ln274' <Predicate = (!icmp_ln272)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i256 %lshr_ln274" [./intx/intx.hpp:274]   --->   Operation 134 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln274)   --->   "%lshr_ln274_3 = lshr i64 %trunc_ln274, i64 %zext_ln267" [./intx/intx.hpp:274]   --->   Operation 135 'lshr' 'lshr_ln274_3' <Predicate = (!icmp_ln272)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln274 = or i64 %lshr_ln274_3, i64 %carry" [./intx/intx.hpp:274]   --->   Operation 136 'or' 'or_ln274' <Predicate = (!icmp_ln272)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.62ns)   --->   "%sub_ln48 = sub i2 %xor_ln274, i2 %trunc_ln" [./intx/intx.hpp:48]   --->   Operation 137 'sub' 'sub_ln48' <Predicate = (!icmp_ln272)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.72ns)   --->   "%switch_ln274 = switch i2 %sub_ln48, void %branch7, i2 0, void %.split3..split391_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:274]   --->   Operation 138 'switch' 'switch_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.72>
ST_8 : Operation 139 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %y_word_num_bits_2_2" [./intx/intx.hpp:274]   --->   Operation 139 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 2)> <Delay = 0.46>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split391" [./intx/intx.hpp:274]   --->   Operation 140 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 2)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %y_word_num_bits_1_2" [./intx/intx.hpp:274]   --->   Operation 141 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 1)> <Delay = 0.46>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split391" [./intx/intx.hpp:274]   --->   Operation 142 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %y_word_num_bits_0_2" [./intx/intx.hpp:274]   --->   Operation 143 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 0)> <Delay = 0.46>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split391" [./intx/intx.hpp:274]   --->   Operation 144 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 0)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln274, i64 %y_word_num_bits_3_2" [./intx/intx.hpp:274]   --->   Operation 145 'store' 'store_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 3)> <Delay = 0.46>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split391" [./intx/intx.hpp:274]   --->   Operation 146 'br' 'br_ln274' <Predicate = (!icmp_ln272 & sub_ln48 == 3)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.30ns)   --->   "%shl_ln275 = shl i64 %trunc_ln274, i64 %zext_ln272" [./intx/intx.hpp:275]   --->   Operation 147 'shl' 'shl_ln275' <Predicate = (!icmp_ln272)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%carry_6 = shl i64 %shl_ln275, i64 1" [./intx/intx.hpp:275]   --->   Operation 148 'shl' 'carry_6' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.46>
ST_9 : Operation 150 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop38"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln294)> <Delay = 0.46>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%y_word_num_bits_0_4 = phi i64 0, void, i64 %y_word_num_bits_0_2_load, void %memset.loop38.loopexit"   --->   Operation 151 'phi' 'y_word_num_bits_0_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%y_word_num_bits_1_4 = phi i64 0, void, i64 %y_word_num_bits_1_2_load, void %memset.loop38.loopexit"   --->   Operation 152 'phi' 'y_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%y_word_num_bits_2_4 = phi i64 0, void, i64 %y_word_num_bits_2_2_load, void %memset.loop38.loopexit"   --->   Operation 153 'phi' 'y_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%y_word_num_bits_3_4 = phi i64 0, void, i64 %y_word_num_bits_3_2_load, void %memset.loop38.loopexit"   --->   Operation 154 'phi' 'y_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0 = alloca i32 1"   --->   Operation 155 'alloca' 'z_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0 = alloca i32 1"   --->   Operation 156 'alloca' 'z_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0 = alloca i32 1"   --->   Operation 157 'alloca' 'z_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0 = alloca i32 1"   --->   Operation 158 'alloca' 'z_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch8" [./intx/intx.hpp:29]   --->   Operation 159 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 10 <SV = 9> <Delay = 0.62>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%phi_ln29_22 = phi i2 0, void %memset.loop38, i2 %add_ln29_30, void %branch8" [./intx/intx.hpp:29]   --->   Operation 160 'phi' 'phi_ln29_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.62ns)   --->   "%add_ln29_30 = add i2 %phi_ln29_22, i2 1" [./intx/intx.hpp:29]   --->   Operation 161 'add' 'add_ln29_30' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0"   --->   Operation 162 'load' 'z_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0"   --->   Operation 163 'load' 'z_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0"   --->   Operation 164 'load' 'z_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0"   --->   Operation 165 'load' 'z_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.54ns)   --->   "%z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_22" [./intx/intx.hpp:29]   --->   Operation 167 'mux' 'z_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.54ns)   --->   "%z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29_22" [./intx/intx.hpp:29]   --->   Operation 168 'mux' 'z_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.54ns)   --->   "%z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_22" [./intx/intx.hpp:29]   --->   Operation 169 'mux' 'z_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.54ns)   --->   "%z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_22" [./intx/intx.hpp:29]   --->   Operation 170 'mux' 'z_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.39ns)   --->   "%icmp_ln29_40 = icmp_eq  i2 %phi_ln29_22, i2 3" [./intx/intx.hpp:29]   --->   Operation 171 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%empty_452 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 172 'speclooptripcount' 'empty_452' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 173 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 174 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 175 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 176 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_40, void %branch8, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i27.preheader" [./intx/intx.hpp:29]   --->   Operation 177 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.46>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_2 = alloca i32 1"   --->   Operation 178 'alloca' 'z_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2 = alloca i32 1"   --->   Operation 179 'alloca' 'z_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_2 = alloca i32 1"   --->   Operation 180 'alloca' 'z_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_2 = alloca i32 1"   --->   Operation 181 'alloca' 'z_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2" [./intx/intx.hpp:29]   --->   Operation 182 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 183 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2" [./intx/intx.hpp:29]   --->   Operation 183 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 184 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2" [./intx/intx.hpp:29]   --->   Operation 184 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 185 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2" [./intx/intx.hpp:29]   --->   Operation 185 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 186 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i27"   --->   Operation 186 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 12 <SV = 11> <Delay = 1.54>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%i_157 = phi i3 %i_158, void %.split126, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i27.preheader"   --->   Operation 187 'phi' 'i_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.71ns)   --->   "%i_158 = add i3 %i_157, i3 1" [./intx/intx.hpp:219]   --->   Operation 188 'add' 'i_158' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 189 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.56ns)   --->   "%icmp_ln219 = icmp_eq  i3 %i_157, i3 4" [./intx/intx.hpp:219]   --->   Operation 190 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%empty_453 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 191 'speclooptripcount' 'empty_453' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.split, void" [./intx/intx.hpp:219]   --->   Operation 192 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln50_61 = trunc i3 %i_157" [./intx/intx.hpp:50]   --->   Operation 193 'trunc' 'trunc_ln50_61' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.54ns)   --->   "%tmp_60 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_word_num_bits_0_4, i64 %y_word_num_bits_1_4, i64 %y_word_num_bits_2_4, i64 %y_word_num_bits_3_4, i2 %trunc_ln50_61" [./intx/intx.hpp:220]   --->   Operation 194 'mux' 'tmp_60' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln220)   --->   "%tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 255, i64 0, i64 0, i64 0, i2 %trunc_ln50_61" [./intx/intx.hpp:220]   --->   Operation 195 'mux' 'tmp_61' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.54ns) (out node of the LUT)   --->   "%and_ln220 = and i64 %tmp_61, i64 %tmp_60" [./intx/intx.hpp:220]   --->   Operation 196 'and' 'and_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50_61, void %branch15, i2 0, void %.split..split126_crit_edge, i2 1, void %branch13, i2 2, void %branch14" [./intx/intx.hpp:220]   --->   Operation 197 'switch' 'switch_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.72>
ST_12 : Operation 198 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_2_2" [./intx/intx.hpp:220]   --->   Operation 198 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 2)> <Delay = 0.46>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split126" [./intx/intx.hpp:220]   --->   Operation 199 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 2)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_2" [./intx/intx.hpp:220]   --->   Operation 200 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 1)> <Delay = 0.46>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split126" [./intx/intx.hpp:220]   --->   Operation 201 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 1)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_0_2" [./intx/intx.hpp:220]   --->   Operation 202 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 0)> <Delay = 0.46>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split126" [./intx/intx.hpp:220]   --->   Operation 203 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 0)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_3_2" [./intx/intx.hpp:220]   --->   Operation 204 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 3)> <Delay = 0.46>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split126" [./intx/intx.hpp:220]   --->   Operation 205 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_61 == 3)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i27"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2" [./instructions.hpp:252]   --->   Operation 207 'load' 'z_word_num_bits_0_2_load' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2" [./instructions.hpp:252]   --->   Operation 208 'load' 'z_word_num_bits_1_2_load' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2" [./instructions.hpp:252]   --->   Operation 209 'load' 'z_word_num_bits_2_2_load' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2" [./instructions.hpp:252]   --->   Operation 210 'load' 'z_word_num_bits_3_2_load' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln252_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load" [./instructions.hpp:252]   --->   Operation 211 'bitconcatenate' 'or_ln252_2' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x, i32 5, i32 18" [./instructions.hpp:252]   --->   Operation 212 'partselect' 'lshr_ln2' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i14 %lshr_ln2" [./instructions.hpp:252]   --->   Operation 213 'zext' 'zext_ln252' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%state_addr_180 = getelementptr i256 %state, i64 0, i64 %zext_ln252" [./instructions.hpp:252]   --->   Operation 214 'getelementptr' 'state_addr_180' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.29ns)   --->   "%store_ln252 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_180, i256 %or_ln252_2, i32 4294967295" [./instructions.hpp:252]   --->   Operation 215 'store' 'store_ln252' <Predicate = (!k)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!k)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln254 = ret" [./instructions.hpp:254]   --->   Operation 217 'ret' 'ret_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr                 (getelementptr         ) [ 00100000000000]
state_load                 (load                  ) [ 00000000000000]
trunc_ln60                 (trunc                 ) [ 00000000000000]
trunc_ln60_155             (trunc                 ) [ 00011100000000]
add_ln60                   (add                   ) [ 00000000000000]
zext_ln60                  (zext                  ) [ 00000000000000]
store_ln60                 (store                 ) [ 00000000000000]
add_ln60_88                (add                   ) [ 00000000000000]
shl_ln52                   (bitconcatenate        ) [ 00000000000000]
add_ln60_70                (add                   ) [ 00000000000000]
lshr_ln60_s                (partselect            ) [ 00000000000000]
zext_ln60_61               (zext                  ) [ 00000000000000]
state_addr_177             (getelementptr         ) [ 00001000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000]
state_load_205             (load                  ) [ 00000100000000]
trunc_ln60_156             (trunc                 ) [ 00000100000000]
trunc_ln60_s               (partselect            ) [ 00000100000000]
trunc_ln60_98              (partselect            ) [ 00000100000000]
trunc_ln60_99              (partselect            ) [ 00000100000000]
br_ln211                   (br                    ) [ 00001100000000]
i                          (phi                   ) [ 00000100000000]
k                          (phi                   ) [ 00000111111111]
i_154                      (add                   ) [ 00001100000000]
icmp_ln211                 (icmp                  ) [ 00000100000000]
empty                      (speclooptripcount     ) [ 00000000000000]
br_ln211                   (br                    ) [ 00000000000000]
trunc_ln50                 (trunc                 ) [ 00000000000000]
tmp                        (mux                   ) [ 00000000000000]
tmp_s                      (mux                   ) [ 00000000000000]
sub_ln213                  (sub                   ) [ 00000000000000]
k1                         (icmp                  ) [ 00000000000000]
zext_ln215                 (zext                  ) [ 00000000000000]
k2                         (icmp                  ) [ 00000000000000]
k_36                       (or                    ) [ 00001100000000]
br_ln0                     (br                    ) [ 00001100000000]
add_ln42                   (add                   ) [ 00000000000000]
shl_ln42                   (bitconcatenate        ) [ 00000000000000]
x                          (add                   ) [ 00000011111111]
br_ln246                   (br                    ) [ 00000000000000]
trunc_ln250                (trunc                 ) [ 00000000000000]
sub_ln250                  (sub                   ) [ 00000010000000]
tmp_520                    (partselect            ) [ 00000000000000]
icmp_ln294                 (icmp                  ) [ 00000111110000]
br_ln294                   (br                    ) [ 00000111110000]
y_word_num_bits_3_0        (alloca                ) [ 00000010000000]
y_word_num_bits_2_0        (alloca                ) [ 00000010000000]
y_word_num_bits_1_0        (alloca                ) [ 00000010000000]
y_word_num_bits_0_0        (alloca                ) [ 00000010000000]
br_ln29                    (br                    ) [ 00000110000000]
lshr_ln                    (partselect            ) [ 00000000000000]
zext_ln247                 (zext                  ) [ 00000000000000]
state_addr_178             (getelementptr         ) [ 00000000000000]
store_ln247                (store                 ) [ 00000000000000]
br_ln247                   (br                    ) [ 00000000000000]
phi_ln29                   (phi                   ) [ 00000010000000]
add_ln29                   (add                   ) [ 00000110000000]
y_word_num_bits_3_0_load   (load                  ) [ 00000000000000]
y_word_num_bits_2_0_load   (load                  ) [ 00000000000000]
y_word_num_bits_1_0_load   (load                  ) [ 00000000000000]
y_word_num_bits_0_0_load   (load                  ) [ 00000000000000]
icmp_ln29_43               (icmp                  ) [ 00000000000000]
select_ln29                (select                ) [ 00000000000000]
icmp_ln29_44               (icmp                  ) [ 00000000000000]
select_ln29_105            (select                ) [ 00000000000000]
select_ln29_106            (select                ) [ 00000000000000]
icmp_ln29_45               (icmp                  ) [ 00000000000000]
select_ln29_107            (select                ) [ 00000000000000]
select_ln29_108            (select                ) [ 00000000000000]
select_ln29_109            (select                ) [ 00000000000000]
select_ln29_110            (select                ) [ 00000000000000]
select_ln29_111            (select                ) [ 00000000000000]
select_ln29_112            (select                ) [ 00000000000000]
icmp_ln29                  (icmp                  ) [ 00000010000000]
empty_448                  (speclooptripcount     ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
br_ln29                    (br                    ) [ 00000110000000]
y_word_num_bits_3_2        (alloca                ) [ 00000011100000]
y_word_num_bits_2_2        (alloca                ) [ 00000011100000]
y_word_num_bits_1_2        (alloca                ) [ 00000011100000]
y_word_num_bits_0_2        (alloca                ) [ 00000011100000]
trunc_ln262                (trunc                 ) [ 00000001000000]
trunc_ln                   (partselect            ) [ 00000001100000]
lshr_ln274_5               (partselect            ) [ 00000000000000]
zext_ln274                 (zext                  ) [ 00000000000000]
state_addr_179             (getelementptr         ) [ 00000001000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln0                  (store                 ) [ 00000000000000]
s                          (bitconcatenate        ) [ 00000000000000]
zext_ln267                 (zext                  ) [ 00000000100000]
zext_ln268                 (zext                  ) [ 00000000000000]
sub_i_i                    (sub                   ) [ 00000000100000]
empty_449                  (xor                   ) [ 00000000000000]
zext_ln272                 (zext                  ) [ 00000000100000]
state_load_206             (load                  ) [ 00000000100000]
br_ln0                     (br                    ) [ 00000001100000]
i_155                      (phi                   ) [ 00000000100000]
carry                      (phi                   ) [ 00000000100000]
i_156                      (add                   ) [ 00000001100000]
y_word_num_bits_3_2_load   (load                  ) [ 00000100010000]
y_word_num_bits_2_2_load   (load                  ) [ 00000100010000]
y_word_num_bits_1_2_load   (load                  ) [ 00000100010000]
y_word_num_bits_0_2_load   (load                  ) [ 00000100010000]
specpipeline_ln0           (specpipeline          ) [ 00000000000000]
icmp_ln272                 (icmp                  ) [ 00000000100000]
empty_450                  (speclooptripcount     ) [ 00000000000000]
br_ln272                   (br                    ) [ 00000000000000]
empty_451                  (trunc                 ) [ 00000000000000]
xor_ln274                  (xor                   ) [ 00000000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000000]
zext_ln274_2               (zext                  ) [ 00000000000000]
lshr_ln274                 (lshr                  ) [ 00000000000000]
trunc_ln274                (trunc                 ) [ 00000000000000]
lshr_ln274_3               (lshr                  ) [ 00000000000000]
or_ln274                   (or                    ) [ 00000000000000]
sub_ln48                   (sub                   ) [ 00000000100000]
switch_ln274               (switch                ) [ 00000000000000]
store_ln274                (store                 ) [ 00000000000000]
br_ln274                   (br                    ) [ 00000000000000]
store_ln274                (store                 ) [ 00000000000000]
br_ln274                   (br                    ) [ 00000000000000]
store_ln274                (store                 ) [ 00000000000000]
br_ln274                   (br                    ) [ 00000000000000]
store_ln274                (store                 ) [ 00000000000000]
br_ln274                   (br                    ) [ 00000000000000]
shl_ln275                  (shl                   ) [ 00000000000000]
carry_6                    (shl                   ) [ 00000001100000]
br_ln0                     (br                    ) [ 00000001100000]
br_ln0                     (br                    ) [ 00000000000000]
y_word_num_bits_0_4        (phi                   ) [ 00000011111110]
y_word_num_bits_1_4        (phi                   ) [ 00000011111110]
y_word_num_bits_2_4        (phi                   ) [ 00000011111110]
y_word_num_bits_3_4        (phi                   ) [ 00000011111110]
z_word_num_bits_0_0        (alloca                ) [ 00000000001000]
z_word_num_bits_1_0        (alloca                ) [ 00000000001000]
z_word_num_bits_2_0        (alloca                ) [ 00000000001000]
z_word_num_bits_3_0        (alloca                ) [ 00000000001000]
br_ln29                    (br                    ) [ 00000000011000]
phi_ln29_22                (phi                   ) [ 00000000001000]
add_ln29_30                (add                   ) [ 00000000011000]
z_word_num_bits_0_0_load   (load                  ) [ 00000000000000]
z_word_num_bits_1_0_load   (load                  ) [ 00000000000000]
z_word_num_bits_2_0_load   (load                  ) [ 00000000000000]
z_word_num_bits_3_0_load   (load                  ) [ 00000000000000]
specpipeline_ln0           (specpipeline          ) [ 00000000000000]
z_word_num_bits_0_1        (mux                   ) [ 00000000000100]
z_word_num_bits_1_1        (mux                   ) [ 00000000000100]
z_word_num_bits_2_1        (mux                   ) [ 00000000000100]
z_word_num_bits_3_1        (mux                   ) [ 00000000000100]
icmp_ln29_40               (icmp                  ) [ 00000000001000]
empty_452                  (speclooptripcount     ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
br_ln29                    (br                    ) [ 00000000011000]
z_word_num_bits_0_2        (alloca                ) [ 00000000000111]
z_word_num_bits_1_2        (alloca                ) [ 00000000000111]
z_word_num_bits_2_2        (alloca                ) [ 00000000000111]
z_word_num_bits_3_2        (alloca                ) [ 00000000000111]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
store_ln29                 (store                 ) [ 00000000000000]
br_ln0                     (br                    ) [ 00000000000110]
i_157                      (phi                   ) [ 00000000000010]
i_158                      (add                   ) [ 00000000000110]
specpipeline_ln0           (specpipeline          ) [ 00000000000000]
icmp_ln219                 (icmp                  ) [ 00000000000010]
empty_453                  (speclooptripcount     ) [ 00000000000000]
br_ln219                   (br                    ) [ 00000000000000]
trunc_ln50_61              (trunc                 ) [ 00000000000010]
tmp_60                     (mux                   ) [ 00000000000000]
tmp_61                     (mux                   ) [ 00000000000000]
and_ln220                  (and                   ) [ 00000000000000]
switch_ln220               (switch                ) [ 00000000000000]
store_ln220                (store                 ) [ 00000000000000]
br_ln220                   (br                    ) [ 00000000000000]
store_ln220                (store                 ) [ 00000000000000]
br_ln220                   (br                    ) [ 00000000000000]
store_ln220                (store                 ) [ 00000000000000]
br_ln220                   (br                    ) [ 00000000000000]
store_ln220                (store                 ) [ 00000000000000]
br_ln220                   (br                    ) [ 00000000000000]
br_ln0                     (br                    ) [ 00000000000110]
z_word_num_bits_0_2_load   (load                  ) [ 00000000000000]
z_word_num_bits_1_2_load   (load                  ) [ 00000000000000]
z_word_num_bits_2_2_load   (load                  ) [ 00000000000000]
z_word_num_bits_3_2_load   (load                  ) [ 00000000000000]
or_ln252_2                 (bitconcatenate        ) [ 00000000000000]
lshr_ln2                   (partselect            ) [ 00000000000000]
zext_ln252                 (zext                  ) [ 00000000000000]
state_addr_180             (getelementptr         ) [ 00000000000000]
store_ln252                (store                 ) [ 00000000000000]
br_ln0                     (br                    ) [ 00000000000000]
ret_ln254                  (ret                   ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="y_word_num_bits_3_0_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_3_0/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_word_num_bits_2_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_2_0/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_word_num_bits_1_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_1_0/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="y_word_num_bits_0_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_0_0/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="y_word_num_bits_3_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_3_2/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_word_num_bits_2_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_2_2/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="y_word_num_bits_1_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_1_2/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="y_word_num_bits_0_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_word_num_bits_0_2/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="z_word_num_bits_0_0_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_0_0/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="z_word_num_bits_1_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_1_0/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="z_word_num_bits_2_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_2_0/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="z_word_num_bits_3_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_3_0/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="z_word_num_bits_0_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_0_2/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="z_word_num_bits_1_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_1_2/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="z_word_num_bits_2_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_2_2/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="z_word_num_bits_3_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_word_num_bits_3_2/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="256" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="256" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln60/2 state_load_205/3 store_ln247/5 state_load_206/6 store_ln252/13 "/>
</bind>
</comp>

<comp id="188" class="1004" name="state_addr_177_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="256" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_177/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="state_addr_178_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="256" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="14" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_178/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="state_addr_179_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="256" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="14" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_179/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="state_addr_180_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="256" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="14" slack="0"/>
<pin id="215" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_180/13 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="k_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="k_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="phi_ln29_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="1"/>
<pin id="243" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="phi_ln29_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_155_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="1"/>
<pin id="254" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_155 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_155_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_155/8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="carry_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="carry_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="y_word_num_bits_0_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="3"/>
<pin id="276" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y_word_num_bits_0_4 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="y_word_num_bits_0_4_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="4"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="64" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_word_num_bits_0_4/9 "/>
</bind>
</comp>

<comp id="286" class="1005" name="y_word_num_bits_1_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="3"/>
<pin id="288" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y_word_num_bits_1_4 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_word_num_bits_1_4_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="4"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="64" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_word_num_bits_1_4/9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="y_word_num_bits_2_4_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="3"/>
<pin id="300" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y_word_num_bits_2_4 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="y_word_num_bits_2_4_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="4"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="64" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_word_num_bits_2_4/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="y_word_num_bits_3_4_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="3"/>
<pin id="312" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="y_word_num_bits_3_4 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="y_word_num_bits_3_4_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="4"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="64" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_word_num_bits_3_4/9 "/>
</bind>
</comp>

<comp id="322" class="1005" name="phi_ln29_22_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_22 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="phi_ln29_22_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="2" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_22/10 "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_157_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_157 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_157_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_157/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="0"/>
<pin id="346" dir="0" index="1" bw="19" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 lshr_ln274_5/6 lshr_ln2/13 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="256" slack="1"/>
<pin id="355" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="state_load_205 state_load_206 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln60_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="256" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln60_155_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="256" slack="0"/>
<pin id="363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_155/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln60_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln60_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln60_88_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_88/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="shl_ln52_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="19" slack="0"/>
<pin id="383" dir="0" index="1" bw="14" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln52/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln60_70_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="19" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_70/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="lshr_ln60_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="0" index="1" bw="19" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_s/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln60_61_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_61/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln60_156_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="256" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_156/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln60_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="256" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="0" index="3" bw="8" slack="0"/>
<pin id="419" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_s/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln60_98_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="256" slack="0"/>
<pin id="427" dir="0" index="2" bw="9" slack="0"/>
<pin id="428" dir="0" index="3" bw="9" slack="0"/>
<pin id="429" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_98/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln60_99_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="256" slack="0"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="0" index="3" bw="9" slack="0"/>
<pin id="439" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_99/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="i_154_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_154/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln211_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln50_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="0" index="3" bw="1" slack="0"/>
<pin id="465" dir="0" index="4" bw="1" slack="0"/>
<pin id="466" dir="0" index="5" bw="2" slack="0"/>
<pin id="467" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="1"/>
<pin id="477" dir="0" index="2" bw="64" slack="1"/>
<pin id="478" dir="0" index="3" bw="64" slack="1"/>
<pin id="479" dir="0" index="4" bw="64" slack="1"/>
<pin id="480" dir="0" index="5" bw="2" slack="0"/>
<pin id="481" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln213_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="k1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k1/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln215_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="k2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="k2/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="k_36_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_36/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln42_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="3"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln42_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="0"/>
<pin id="519" dir="0" index="1" bw="14" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="x_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="19" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln250_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="256" slack="1"/>
<pin id="534" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln250_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="29" slack="0"/>
<pin id="539" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln250/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_520_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="24" slack="0"/>
<pin id="544" dir="0" index="1" bw="29" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_520/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln294_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="0"/>
<pin id="554" dir="0" index="1" bw="24" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln294/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln247_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln29_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="y_word_num_bits_3_0_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_3_0_load/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="y_word_num_bits_2_0_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_2_0_load/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="y_word_num_bits_1_0_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_1_0_load/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="y_word_num_bits_0_0_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_0_0_load/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln29_43_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_43/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln29_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="0" index="2" bw="64" slack="0"/>
<pin id="591" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln29_44_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_44/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln29_105_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="0" index="2" bw="64" slack="0"/>
<pin id="605" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_105/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln29_106_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="0" index="2" bw="64" slack="0"/>
<pin id="613" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_106/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln29_45_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_45/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln29_107_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="0" index="2" bw="64" slack="0"/>
<pin id="627" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_107/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln29_108_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="64" slack="0"/>
<pin id="635" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_108/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln29_109_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="0" index="2" bw="64" slack="0"/>
<pin id="643" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_109/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln29_110_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="0" index="2" bw="64" slack="0"/>
<pin id="651" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_110/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln29_111_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="64" slack="0"/>
<pin id="659" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_111/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln29_112_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="0" index="2" bw="64" slack="0"/>
<pin id="667" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_112/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln29_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln29_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="1"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln29_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="0"/>
<pin id="684" dir="0" index="1" bw="64" slack="1"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln29_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="0"/>
<pin id="689" dir="0" index="1" bw="64" slack="1"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln29_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="1"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln262_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="29" slack="1"/>
<pin id="699" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="29" slack="1"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="0" index="3" bw="4" slack="0"/>
<pin id="705" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln274_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="14" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln29_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="0" index="1" bw="64" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln29_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln29_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln0_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="s_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="3" slack="1"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="s/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln267_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln268_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="1"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln268/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_i_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="0" index="1" bw="2" slack="0"/>
<pin id="751" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="empty_449_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="6" slack="0"/>
<pin id="757" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_449/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln272_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="6" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="i_156_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_156/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="y_word_num_bits_3_2_load_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="2"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_3_2_load/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="y_word_num_bits_2_2_load_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="2"/>
<pin id="775" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_2_2_load/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="y_word_num_bits_1_2_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="2"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_1_2_load/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="y_word_num_bits_0_2_load_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="2"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_word_num_bits_0_2_load/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln272_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="0"/>
<pin id="784" dir="0" index="1" bw="3" slack="1"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="empty_451_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_451/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="xor_ln274_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="2" slack="0"/>
<pin id="793" dir="0" index="1" bw="2" slack="0"/>
<pin id="794" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="shl_ln_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="2" slack="0"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln274_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_2/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="lshr_ln274_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="256" slack="1"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln274/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln274_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="256" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="lshr_ln274_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="0"/>
<pin id="821" dir="0" index="1" bw="6" slack="1"/>
<pin id="822" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln274_3/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="or_ln274_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="0" index="1" bw="64" slack="0"/>
<pin id="827" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sub_ln48_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="0"/>
<pin id="832" dir="0" index="1" bw="2" slack="2"/>
<pin id="833" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln274_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="0"/>
<pin id="837" dir="0" index="1" bw="64" slack="2"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln274_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="0"/>
<pin id="842" dir="0" index="1" bw="64" slack="2"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="store_ln274_store_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="0"/>
<pin id="847" dir="0" index="1" bw="64" slack="2"/>
<pin id="848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln274_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="0" index="1" bw="64" slack="2"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/8 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln275_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="0" index="1" bw="6" slack="1"/>
<pin id="858" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln275/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="carry_6_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="carry_6/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln29_30_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_30/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="z_word_num_bits_0_0_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_0_0_load/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="z_word_num_bits_1_0_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="1"/>
<pin id="877" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_1_0_load/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="z_word_num_bits_2_0_load_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_2_0_load/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="z_word_num_bits_3_0_load_load_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_3_0_load/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="z_word_num_bits_0_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="0" index="2" bw="64" slack="0"/>
<pin id="888" dir="0" index="3" bw="64" slack="0"/>
<pin id="889" dir="0" index="4" bw="64" slack="0"/>
<pin id="890" dir="0" index="5" bw="2" slack="0"/>
<pin id="891" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="z_word_num_bits_0_1/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="z_word_num_bits_1_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="0"/>
<pin id="900" dir="0" index="1" bw="64" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="0" index="3" bw="64" slack="0"/>
<pin id="903" dir="0" index="4" bw="64" slack="0"/>
<pin id="904" dir="0" index="5" bw="2" slack="0"/>
<pin id="905" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="z_word_num_bits_1_1/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="z_word_num_bits_2_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="0"/>
<pin id="914" dir="0" index="1" bw="64" slack="0"/>
<pin id="915" dir="0" index="2" bw="64" slack="0"/>
<pin id="916" dir="0" index="3" bw="1" slack="0"/>
<pin id="917" dir="0" index="4" bw="64" slack="0"/>
<pin id="918" dir="0" index="5" bw="2" slack="0"/>
<pin id="919" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="z_word_num_bits_2_1/10 "/>
</bind>
</comp>

<comp id="926" class="1004" name="z_word_num_bits_3_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="0" index="1" bw="64" slack="0"/>
<pin id="929" dir="0" index="2" bw="64" slack="0"/>
<pin id="930" dir="0" index="3" bw="64" slack="0"/>
<pin id="931" dir="0" index="4" bw="1" slack="0"/>
<pin id="932" dir="0" index="5" bw="2" slack="0"/>
<pin id="933" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="z_word_num_bits_3_1/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="icmp_ln29_40_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="2" slack="0"/>
<pin id="942" dir="0" index="1" bw="2" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_40/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln29_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="1"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln29_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="0"/>
<pin id="953" dir="0" index="1" bw="64" slack="1"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln29_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="0"/>
<pin id="958" dir="0" index="1" bw="64" slack="1"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/10 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln29_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="0"/>
<pin id="963" dir="0" index="1" bw="64" slack="1"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln29_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="1"/>
<pin id="968" dir="0" index="1" bw="64" slack="0"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="store_ln29_store_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="1"/>
<pin id="972" dir="0" index="1" bw="64" slack="0"/>
<pin id="973" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="store_ln29_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="1"/>
<pin id="976" dir="0" index="1" bw="64" slack="0"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="store_ln29_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="0" index="1" bw="64" slack="0"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="982" class="1004" name="i_158_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_158/12 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln219_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="0" index="1" bw="3" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/12 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln50_61_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="0"/>
<pin id="996" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_61/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_60_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="0"/>
<pin id="1000" dir="0" index="1" bw="64" slack="3"/>
<pin id="1001" dir="0" index="2" bw="64" slack="3"/>
<pin id="1002" dir="0" index="3" bw="64" slack="3"/>
<pin id="1003" dir="0" index="4" bw="64" slack="3"/>
<pin id="1004" dir="0" index="5" bw="2" slack="0"/>
<pin id="1005" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_60/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_61_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="0"/>
<pin id="1014" dir="0" index="1" bw="9" slack="0"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="0" index="3" bw="1" slack="0"/>
<pin id="1017" dir="0" index="4" bw="1" slack="0"/>
<pin id="1018" dir="0" index="5" bw="2" slack="0"/>
<pin id="1019" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/12 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="and_ln220_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="0"/>
<pin id="1028" dir="0" index="1" bw="64" slack="0"/>
<pin id="1029" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="store_ln220_store_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="0"/>
<pin id="1034" dir="0" index="1" bw="64" slack="1"/>
<pin id="1035" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="store_ln220_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="64" slack="0"/>
<pin id="1039" dir="0" index="1" bw="64" slack="1"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln220_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="0"/>
<pin id="1044" dir="0" index="1" bw="64" slack="1"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln220_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="1"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="z_word_num_bits_0_2_load_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="2"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_0_2_load/13 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="z_word_num_bits_1_2_load_load_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="64" slack="2"/>
<pin id="1057" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_1_2_load/13 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="z_word_num_bits_2_2_load_load_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="64" slack="2"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_2_2_load/13 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="z_word_num_bits_3_2_load_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="2"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_word_num_bits_3_2_load/13 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="or_ln252_2_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="256" slack="0"/>
<pin id="1066" dir="0" index="1" bw="64" slack="0"/>
<pin id="1067" dir="0" index="2" bw="64" slack="0"/>
<pin id="1068" dir="0" index="3" bw="64" slack="0"/>
<pin id="1069" dir="0" index="4" bw="64" slack="0"/>
<pin id="1070" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln252_2/13 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln252_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/13 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="state_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="14" slack="1"/>
<pin id="1084" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="trunc_ln60_155_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="1"/>
<pin id="1089" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_155 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="state_addr_177_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="14" slack="1"/>
<pin id="1095" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_177 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="trunc_ln60_156_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="1"/>
<pin id="1100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_156 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="trunc_ln60_s_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="1"/>
<pin id="1105" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_s "/>
</bind>
</comp>

<comp id="1108" class="1005" name="trunc_ln60_98_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="64" slack="1"/>
<pin id="1110" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_98 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="trunc_ln60_99_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="1"/>
<pin id="1115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_99 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="i_154_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="0"/>
<pin id="1120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_154 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="k_36_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="k_36 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="x_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="19" slack="1"/>
<pin id="1133" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1136" class="1005" name="sub_ln250_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="29" slack="1"/>
<pin id="1138" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln250 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="icmp_ln294_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="4"/>
<pin id="1144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln294 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="y_word_num_bits_3_0_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="y_word_num_bits_2_0_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="1"/>
<pin id="1154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="y_word_num_bits_1_0_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="64" slack="1"/>
<pin id="1160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="y_word_num_bits_0_0_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="1"/>
<pin id="1166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="add_ln29_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="2" slack="0"/>
<pin id="1172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="y_word_num_bits_3_2_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="64" slack="0"/>
<pin id="1180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_word_num_bits_3_2 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="y_word_num_bits_2_2_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="64" slack="0"/>
<pin id="1187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_word_num_bits_2_2 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="y_word_num_bits_1_2_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="0"/>
<pin id="1194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_word_num_bits_1_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="y_word_num_bits_0_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="64" slack="0"/>
<pin id="1201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_word_num_bits_0_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="trunc_ln262_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="1"/>
<pin id="1208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln262 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="trunc_ln_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="2" slack="1"/>
<pin id="1213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1217" class="1005" name="state_addr_179_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="14" slack="1"/>
<pin id="1219" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_179 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="zext_ln267_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln267 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="sub_i_i_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="3" slack="1"/>
<pin id="1229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="1232" class="1005" name="zext_ln272_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln272 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="i_156_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="3" slack="0"/>
<pin id="1239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_156 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="y_word_num_bits_3_2_load_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="64" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_3_2_load "/>
</bind>
</comp>

<comp id="1247" class="1005" name="y_word_num_bits_2_2_load_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_2_2_load "/>
</bind>
</comp>

<comp id="1252" class="1005" name="y_word_num_bits_1_2_load_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="64" slack="1"/>
<pin id="1254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_1_2_load "/>
</bind>
</comp>

<comp id="1257" class="1005" name="y_word_num_bits_0_2_load_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="1"/>
<pin id="1259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_word_num_bits_0_2_load "/>
</bind>
</comp>

<comp id="1268" class="1005" name="carry_6_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="64" slack="0"/>
<pin id="1270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="z_word_num_bits_0_0_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="1"/>
<pin id="1275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="z_word_num_bits_1_0_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="1"/>
<pin id="1281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="z_word_num_bits_2_0_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="64" slack="1"/>
<pin id="1287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="z_word_num_bits_3_0_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="add_ln29_30_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="2" slack="0"/>
<pin id="1299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_30 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="z_word_num_bits_0_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="1"/>
<pin id="1304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_0_1 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="z_word_num_bits_1_1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="64" slack="1"/>
<pin id="1309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_1_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="z_word_num_bits_2_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="64" slack="1"/>
<pin id="1314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_2_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="z_word_num_bits_3_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="64" slack="1"/>
<pin id="1319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_word_num_bits_3_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="z_word_num_bits_0_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="64" slack="0"/>
<pin id="1327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="z_word_num_bits_0_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="z_word_num_bits_1_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="0"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="z_word_num_bits_1_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="z_word_num_bits_2_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="64" slack="0"/>
<pin id="1341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="z_word_num_bits_2_2 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="z_word_num_bits_3_2_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="64" slack="0"/>
<pin id="1348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="z_word_num_bits_3_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="i_158_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="3" slack="0"/>
<pin id="1355" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_158 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="182" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="182" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="182" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="357" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="6" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="395" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="413"><net_src comp="182" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="182" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="182" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="182" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="448"><net_src comp="222" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="222" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="222" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="2" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="2" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="472"><net_src comp="2" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="473"><net_src comp="456" pin="1"/><net_sink comp="460" pin=5"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="456" pin="1"/><net_sink comp="474" pin=5"/></net>

<net id="488"><net_src comp="460" pin="6"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="474" pin="6"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="460" pin="6"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="474" pin="6"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="233" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="484" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="490" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="14" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="16" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="525" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="535"><net_src comp="353" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="22" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="556"><net_src comp="542" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="344" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="567"><net_src comp="245" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="585"><net_src comp="245" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="80" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="2" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="578" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="245" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="2" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="575" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="581" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="575" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="601" pin="3"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="245" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="2" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="572" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="595" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="572" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="623" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="581" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="572" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="631" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="652"><net_src comp="617" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="569" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="2" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="660"><net_src comp="595" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="569" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="647" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="668"><net_src comp="581" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="569" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="655" pin="3"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="245" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="86" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="587" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="609" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="639" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="663" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="90" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="708"><net_src comp="92" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="712"><net_src comp="344" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="718"><net_src comp="587" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="609" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="639" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="2" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="94" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="50" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="734" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="752"><net_src comp="56" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="734" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="96" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="256" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="54" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="786"><net_src comp="256" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="256" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="86" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="102" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="104" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="808"><net_src comp="797" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="353" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="267" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="791" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="824" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="824" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="824" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="824" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="815" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="4" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="326" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="82" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="892"><net_src comp="62" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="2" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="872" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="872" pin="1"/><net_sink comp="884" pin=3"/></net>

<net id="896"><net_src comp="872" pin="1"/><net_sink comp="884" pin=4"/></net>

<net id="897"><net_src comp="326" pin="4"/><net_sink comp="884" pin=5"/></net>

<net id="906"><net_src comp="62" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="875" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="2" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="875" pin="1"/><net_sink comp="898" pin=3"/></net>

<net id="910"><net_src comp="875" pin="1"/><net_sink comp="898" pin=4"/></net>

<net id="911"><net_src comp="326" pin="4"/><net_sink comp="898" pin=5"/></net>

<net id="920"><net_src comp="62" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="878" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="878" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="2" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="924"><net_src comp="878" pin="1"/><net_sink comp="912" pin=4"/></net>

<net id="925"><net_src comp="326" pin="4"/><net_sink comp="912" pin=5"/></net>

<net id="934"><net_src comp="62" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="881" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="881" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="881" pin="1"/><net_sink comp="926" pin=3"/></net>

<net id="938"><net_src comp="2" pin="0"/><net_sink comp="926" pin=4"/></net>

<net id="939"><net_src comp="326" pin="4"/><net_sink comp="926" pin=5"/></net>

<net id="944"><net_src comp="326" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="86" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="926" pin="6"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="912" pin="6"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="898" pin="6"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="884" pin="6"/><net_sink comp="961" pin=0"/></net>

<net id="986"><net_src comp="337" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="54" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="337" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="56" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="337" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1006"><net_src comp="62" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="274" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="286" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1009"><net_src comp="298" pin="1"/><net_sink comp="998" pin=3"/></net>

<net id="1010"><net_src comp="310" pin="1"/><net_sink comp="998" pin=4"/></net>

<net id="1011"><net_src comp="994" pin="1"/><net_sink comp="998" pin=5"/></net>

<net id="1020"><net_src comp="62" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="106" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="2" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1023"><net_src comp="2" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1024"><net_src comp="2" pin="0"/><net_sink comp="1012" pin=4"/></net>

<net id="1025"><net_src comp="994" pin="1"/><net_sink comp="1012" pin=5"/></net>

<net id="1030"><net_src comp="1012" pin="6"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="998" pin="6"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="1026" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="1026" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="1026" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1071"><net_src comp="108" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="1058" pin="1"/><net_sink comp="1064" pin=2"/></net>

<net id="1074"><net_src comp="1055" pin="1"/><net_sink comp="1064" pin=3"/></net>

<net id="1075"><net_src comp="1052" pin="1"/><net_sink comp="1064" pin=4"/></net>

<net id="1076"><net_src comp="1064" pin="5"/><net_sink comp="182" pin=1"/></net>

<net id="1080"><net_src comp="344" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1085"><net_src comp="174" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1090"><net_src comp="361" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1096"><net_src comp="188" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1101"><net_src comp="410" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1106"><net_src comp="414" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1111"><net_src comp="424" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="474" pin=3"/></net>

<net id="1116"><net_src comp="434" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="474" pin=4"/></net>

<net id="1121"><net_src comp="444" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1129"><net_src comp="506" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1134"><net_src comp="525" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1139"><net_src comp="536" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1145"><net_src comp="552" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="110" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1155"><net_src comp="114" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1161"><net_src comp="118" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1167"><net_src comp="122" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1173"><net_src comp="563" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1181"><net_src comp="126" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1188"><net_src comp="130" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1195"><net_src comp="134" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1202"><net_src comp="138" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1209"><net_src comp="697" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1214"><net_src comp="700" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1220"><net_src comp="203" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1225"><net_src comp="741" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1230"><net_src comp="748" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1235"><net_src comp="760" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1240"><net_src comp="764" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1245"><net_src comp="770" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1250"><net_src comp="773" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1255"><net_src comp="776" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1260"><net_src comp="779" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1271"><net_src comp="860" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1276"><net_src comp="142" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1282"><net_src comp="146" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1288"><net_src comp="150" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1294"><net_src comp="154" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1300"><net_src comp="866" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1305"><net_src comp="884" pin="6"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1310"><net_src comp="898" pin="6"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1315"><net_src comp="912" pin="6"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1320"><net_src comp="926" pin="6"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1328"><net_src comp="158" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1335"><net_src comp="162" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1342"><net_src comp="166" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1345"><net_src comp="1339" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1349"><net_src comp="170" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1356"><net_src comp="982" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="337" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 5 13 }
 - Input state : 
	Port: byte : state | {1 2 3 4 6 7 }
  - Chain level:
	State 1
		state_load : 1
	State 2
		trunc_ln60 : 1
		trunc_ln60_155 : 1
		add_ln60 : 2
		zext_ln60 : 3
		store_ln60 : 4
	State 3
		shl_ln52 : 1
		add_ln60_70 : 2
		lshr_ln60_s : 3
		zext_ln60_61 : 4
		state_addr_177 : 5
		state_load_205 : 6
	State 4
		trunc_ln60_156 : 1
		trunc_ln60_s : 1
		trunc_ln60_98 : 1
		trunc_ln60_99 : 1
	State 5
		i_154 : 1
		icmp_ln211 : 1
		br_ln211 : 2
		trunc_ln50 : 1
		tmp : 2
		tmp_s : 2
		sub_ln213 : 3
		k1 : 3
		zext_ln215 : 1
		k2 : 4
		k_36 : 5
		shl_ln42 : 1
		x : 2
		br_ln246 : 1
		sub_ln250 : 1
		tmp_520 : 2
		icmp_ln294 : 3
		br_ln294 : 4
		lshr_ln : 3
		zext_ln247 : 4
		state_addr_178 : 5
		store_ln247 : 6
	State 6
		add_ln29 : 1
		icmp_ln29_43 : 1
		select_ln29 : 2
		icmp_ln29_44 : 1
		select_ln29_105 : 2
		select_ln29_106 : 3
		icmp_ln29_45 : 1
		select_ln29_107 : 2
		select_ln29_108 : 3
		select_ln29_109 : 4
		select_ln29_110 : 2
		select_ln29_111 : 3
		select_ln29_112 : 4
		icmp_ln29 : 1
		store_ln29 : 3
		store_ln29 : 4
		store_ln29 : 5
		store_ln29 : 5
		br_ln29 : 2
		zext_ln274 : 1
		state_addr_179 : 2
		state_load_206 : 3
		store_ln29 : 3
		store_ln29 : 4
		store_ln29 : 5
		store_ln0 : 1
	State 7
		zext_ln267 : 1
		sub_i_i : 1
		empty_449 : 1
		zext_ln272 : 1
	State 8
		i_156 : 1
		icmp_ln272 : 1
		br_ln272 : 2
		empty_451 : 1
		xor_ln274 : 2
		shl_ln : 2
		zext_ln274_2 : 3
		lshr_ln274 : 4
		trunc_ln274 : 5
		lshr_ln274_3 : 6
		or_ln274 : 7
		sub_ln48 : 2
		switch_ln274 : 3
		store_ln274 : 7
		store_ln274 : 7
		store_ln274 : 7
		store_ln274 : 7
		shl_ln275 : 6
		carry_6 : 7
	State 9
		y_word_num_bits_0_4 : 1
		y_word_num_bits_1_4 : 1
		y_word_num_bits_2_4 : 1
		y_word_num_bits_3_4 : 1
	State 10
		add_ln29_30 : 1
		z_word_num_bits_0_1 : 1
		z_word_num_bits_1_1 : 1
		z_word_num_bits_2_1 : 1
		z_word_num_bits_3_1 : 1
		icmp_ln29_40 : 1
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 2
		br_ln29 : 2
	State 11
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
	State 12
		i_158 : 1
		icmp_ln219 : 1
		br_ln219 : 2
		trunc_ln50_61 : 1
		tmp_60 : 2
		tmp_61 : 2
		and_ln220 : 3
		switch_ln220 : 2
		store_ln220 : 3
		store_ln220 : 3
		store_ln220 : 3
		store_ln220 : 3
	State 13
		or_ln252_2 : 1
		zext_ln252 : 1
		state_addr_180 : 2
		store_ln252 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln274_fu_809     |    0    |   950   |
|          |     lshr_ln274_3_fu_819    |    0    |   182   |
|----------|----------------------------|---------|---------|
|          |     select_ln29_fu_587     |    0    |    64   |
|          |   select_ln29_105_fu_601   |    0    |    64   |
|          |   select_ln29_106_fu_609   |    0    |    64   |
|          |   select_ln29_107_fu_623   |    0    |    64   |
|  select  |   select_ln29_108_fu_631   |    0    |    64   |
|          |   select_ln29_109_fu_639   |    0    |    64   |
|          |   select_ln29_110_fu_647   |    0    |    64   |
|          |   select_ln29_111_fu_655   |    0    |    64   |
|          |   select_ln29_112_fu_663   |    0    |    64   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln275_fu_855      |    0    |   182   |
|          |       carry_6_fu_860       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       add_ln60_fu_365      |    0    |    39   |
|          |     add_ln60_88_fu_376     |    0    |    21   |
|          |     add_ln60_70_fu_389     |    0    |    26   |
|          |        i_154_fu_444        |    0    |    10   |
|    add   |       add_ln42_fu_512      |    0    |    21   |
|          |          x_fu_525          |    0    |    26   |
|          |       add_ln29_fu_563      |    0    |    9    |
|          |        i_156_fu_764        |    0    |    10   |
|          |     add_ln29_30_fu_866     |    0    |    9    |
|          |        i_158_fu_982        |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_460         |    0    |    20   |
|          |        tmp_s_fu_474        |    0    |    20   |
|          | z_word_num_bits_0_1_fu_884 |    0    |    20   |
|    mux   | z_word_num_bits_1_1_fu_898 |    0    |    20   |
|          | z_word_num_bits_2_1_fu_912 |    0    |    20   |
|          | z_word_num_bits_3_1_fu_926 |    0    |    20   |
|          |        tmp_60_fu_998       |    0    |    20   |
|          |       tmp_61_fu_1012       |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln211_fu_450     |    0    |    8    |
|          |          k1_fu_490         |    0    |    29   |
|          |          k2_fu_500         |    0    |    29   |
|          |      icmp_ln294_fu_552     |    0    |    16   |
|          |     icmp_ln29_43_fu_581    |    0    |    8    |
|   icmp   |     icmp_ln29_44_fu_595    |    0    |    8    |
|          |     icmp_ln29_45_fu_617    |    0    |    8    |
|          |      icmp_ln29_fu_671      |    0    |    8    |
|          |      icmp_ln272_fu_782     |    0    |    8    |
|          |     icmp_ln29_40_fu_940    |    0    |    8    |
|          |      icmp_ln219_fu_988     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |      sub_ln213_fu_484      |    0    |    71   |
|    sub   |      sub_ln250_fu_536      |    0    |    36   |
|          |       sub_i_i_fu_748       |    0    |    10   |
|          |       sub_ln48_fu_830      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    or    |         k_36_fu_506        |    0    |    2    |
|          |       or_ln274_fu_824      |    0    |    64   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln220_fu_1026     |    0    |    64   |
|----------|----------------------------|---------|---------|
|    xor   |      empty_449_fu_754      |    0    |    6    |
|          |      xor_ln274_fu_791      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_344         |    0    |    0    |
|          |     lshr_ln60_s_fu_395     |    0    |    0    |
|          |     trunc_ln60_s_fu_414    |    0    |    0    |
|partselect|    trunc_ln60_98_fu_424    |    0    |    0    |
|          |    trunc_ln60_99_fu_434    |    0    |    0    |
|          |       tmp_520_fu_542       |    0    |    0    |
|          |       trunc_ln_fu_700      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln60_fu_357     |    0    |    0    |
|          |    trunc_ln60_155_fu_361   |    0    |    0    |
|          |    trunc_ln60_156_fu_410   |    0    |    0    |
|          |      trunc_ln50_fu_456     |    0    |    0    |
|   trunc  |     trunc_ln250_fu_532     |    0    |    0    |
|          |     trunc_ln262_fu_697     |    0    |    0    |
|          |      empty_451_fu_787      |    0    |    0    |
|          |     trunc_ln274_fu_815     |    0    |    0    |
|          |    trunc_ln50_61_fu_994    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln60_fu_371      |    0    |    0    |
|          |     zext_ln60_61_fu_405    |    0    |    0    |
|          |      zext_ln215_fu_496     |    0    |    0    |
|          |      zext_ln247_fu_558     |    0    |    0    |
|   zext   |      zext_ln274_fu_709     |    0    |    0    |
|          |      zext_ln267_fu_741     |    0    |    0    |
|          |      zext_ln268_fu_745     |    0    |    0    |
|          |      zext_ln272_fu_760     |    0    |    0    |
|          |     zext_ln274_2_fu_805    |    0    |    0    |
|          |     zext_ln252_fu_1077     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       shl_ln52_fu_381      |    0    |    0    |
|          |       shl_ln42_fu_517      |    0    |    0    |
|bitconcatenate|          s_fu_734          |    0    |    0    |
|          |        shl_ln_fu_797       |    0    |    0    |
|          |     or_ln252_2_fu_1064     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   2633  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln29_30_reg_1297      |    2   |
|        add_ln29_reg_1170        |    2   |
|         carry_6_reg_1268        |   64   |
|          carry_reg_263          |   64   |
|          i_154_reg_1118         |    3   |
|          i_155_reg_252          |    3   |
|          i_156_reg_1237         |    3   |
|          i_157_reg_333          |    3   |
|          i_158_reg_1353         |    3   |
|            i_reg_218            |    3   |
|       icmp_ln294_reg_1142       |    1   |
|          k_36_reg_1126          |    1   |
|            k_reg_229            |    1   |
|       phi_ln29_22_reg_322       |    2   |
|         phi_ln29_reg_241        |    2   |
|             reg_353             |   256  |
|     state_addr_177_reg_1093     |   14   |
|     state_addr_179_reg_1217     |   14   |
|       state_addr_reg_1082       |   14   |
|         sub_i_i_reg_1227        |    3   |
|        sub_ln250_reg_1136       |   29   |
|       trunc_ln262_reg_1206      |    3   |
|     trunc_ln60_155_reg_1087     |   14   |
|     trunc_ln60_156_reg_1098     |   64   |
|      trunc_ln60_98_reg_1108     |   64   |
|      trunc_ln60_99_reg_1113     |   64   |
|      trunc_ln60_s_reg_1103      |   64   |
|        trunc_ln_reg_1211        |    2   |
|            x_reg_1131           |   19   |
|   y_word_num_bits_0_0_reg_1164  |   64   |
|y_word_num_bits_0_2_load_reg_1257|   64   |
|   y_word_num_bits_0_2_reg_1199  |   64   |
|   y_word_num_bits_0_4_reg_274   |   64   |
|   y_word_num_bits_1_0_reg_1158  |   64   |
|y_word_num_bits_1_2_load_reg_1252|   64   |
|   y_word_num_bits_1_2_reg_1192  |   64   |
|   y_word_num_bits_1_4_reg_286   |   64   |
|   y_word_num_bits_2_0_reg_1152  |   64   |
|y_word_num_bits_2_2_load_reg_1247|   64   |
|   y_word_num_bits_2_2_reg_1185  |   64   |
|   y_word_num_bits_2_4_reg_298   |   64   |
|   y_word_num_bits_3_0_reg_1146  |   64   |
|y_word_num_bits_3_2_load_reg_1242|   64   |
|   y_word_num_bits_3_2_reg_1178  |   64   |
|   y_word_num_bits_3_4_reg_310   |   64   |
|   z_word_num_bits_0_0_reg_1273  |   64   |
|   z_word_num_bits_0_1_reg_1302  |   64   |
|   z_word_num_bits_0_2_reg_1325  |   64   |
|   z_word_num_bits_1_0_reg_1279  |   64   |
|   z_word_num_bits_1_1_reg_1307  |   64   |
|   z_word_num_bits_1_2_reg_1332  |   64   |
|   z_word_num_bits_2_0_reg_1285  |   64   |
|   z_word_num_bits_2_1_reg_1312  |   64   |
|   z_word_num_bits_2_2_reg_1339  |   64   |
|   z_word_num_bits_3_0_reg_1291  |   64   |
|   z_word_num_bits_3_1_reg_1317  |   64   |
|   z_word_num_bits_3_2_reg_1346  |   64   |
|       zext_ln267_reg_1222       |   64   |
|       zext_ln272_reg_1232       |   64   |
+---------------------------------+--------+
|              Total              |  2701  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_182      |  p0  |   6  |  14  |   84   ||    31   |
|      grp_access_fu_182      |  p1  |   2  |  256 |   512  ||    9    |
|          k_reg_229          |  p0  |   2  |   1  |    2   ||    9    |
| y_word_num_bits_0_4_reg_274 |  p0  |   2  |  64  |   128  ||    9    |
| y_word_num_bits_1_4_reg_286 |  p0  |   2  |  64  |   128  ||    9    |
| y_word_num_bits_2_4_reg_298 |  p0  |   2  |  64  |   128  ||    9    |
| y_word_num_bits_3_4_reg_310 |  p0  |   2  |  64  |   128  ||    9    |
|          grp_fu_344         |  p1  |   2  |  19  |   38   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |  1148  || 3.84857 ||    94   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2633  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   94   |
|  Register |    -   |  2701  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  2701  |  2727  |
+-----------+--------+--------+--------+
