module top_module (
  input a,
  input b,
  output q
);
  
  // Logic AND gate
  assign q = a & b;
  
endmodule
