// Seed: 1486934147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_6 :
  assert property (@(posedge id_4) id_6)
  else id_5 = id_3;
  assign id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_23;
  xor (
      id_12,
      id_3,
      id_20,
      id_21,
      id_7,
      id_13,
      id_2,
      id_8,
      id_22,
      id_16,
      id_1,
      id_23,
      id_15,
      id_17,
      id_9,
      id_14,
      id_18
  );
  module_0(
      id_1, id_12, id_2, id_22, id_12
  );
endmodule
