Warning (10268): Verilog HDL information at registerFile.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/registerFile.v Line: 20
Warning (10268): Verilog HDL information at memory.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/mcdanibj/Desktop/rhit-csse232-2223c-project-q-2223c-01/implementation/QuartusProject/memory.v Line: 20
