Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
WARNING:EDK:2137 - Peripheral Push_Buttons_4Bit is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance plb_v46_0
WARNING:EDK:2137 - Peripheral Push_Buttons_4Bit is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral Push_Buttons_4Bit is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Push_Buttons_4Bit has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   fpga_0_Push_Buttons_4Bit_GPIO_IO_pin
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver simprof 1.00.a for instance simprof_0
simprof_0 has been added to the project
WARNING:EDK:2137 - Peripheral simprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral simprof_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
ERROR:EDK - IPNAME: simprof, INSTANCE: simprof_0 - PORT P_Trace_PC not found in the MPD - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 207 
ERROR:EDK - IPNAME: simprof, INSTANCE: simprof_0 - PORT P_Trace_Valid_Instr not found in the MPD - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 208 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
This project is already opened.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Mon Aug 24 17:07:52 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 0 master(s) : 0 slave(s) 
ERROR:EDK - IPNAME: plb_v46, INSTANCE: plb_v46_0 - must have atleast 1 master
   assigned - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 
ERROR:EDK - IPNAME:plb_v46, INSTANCE:plb_v46_0 - must have atleast 1 slave
   assigned - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Error 64
Done!
plb_v46_0 has been deleted from the project
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Mon Aug 24 17:13:41 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing simprof_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK - INSTANCE: simprof_0, PORT: P_Trace_PC, CONNECTOR:
   microblaze_0_Trace_PC - 32 bit-width connector assigned to 1 bit-width port -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:19:28 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 72 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 79 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 86 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bit - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bit - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 55: Syntax error near ":".
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper/microbla
ze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 79 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper/ilmb_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper/dlmb_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper/rs232_ua
rt_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:27:03 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 55: Syntax error near ";".
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:29:51 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 124: Syntax error near ".".
ERROR:HDLCompiler:45 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 124: slv_reg0 is not a function
ERROR:HDLCompiler:24 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 124: slv_reg0 expects 0 arguments
ERROR:HDLCompiler:598 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:31:37 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 125: Syntax error near "Trace_PC".
ERROR:HDLCompiler:598 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:32:44 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 124: Syntax error near ".".
ERROR:HDLCompiler:598 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:34:05 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:432 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/vhdl/simprof.vhd" Line 458: Formal <p_trace_pc> has no actual or default value.
ERROR:HDLCompiler:854 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/vhdl/simprof.vhd" Line 226: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:40:52 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/vhdl/simprof.vhd" Line 472: <p_trcae_pc> is not declared.
ERROR:HDLCompiler:854 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/vhdl/simprof.vhd" Line 226: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:49:08 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:329 - "D:/Pavan_FPGA_Projects/Prj_simprof/pcores/simprof_v1_00_a/hdl/verilog/user_logic.v" Line 124: Target <slv_reg1> of concurrent assignment or output port connection should be a net type.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Pavan_FPGA_Projects\Prj_simprof\synthesis\simprof_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:53:42 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81420000-0x8142ffff) LEDs_4Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 27.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/Pavan_FPGA_Projects/Prj_simprof/implementation 

Using Flow File: D:/Pavan_FPGA_Projects/Prj_simprof/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_simprof/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<0> LOC = F3  |> [system.ucf(8)]: NET
   "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<0> LOC = F3  |> [system.ucf(8)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS15;> [system.ucf(8)]:
   NET "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<1> LOC = G6  |> [system.ucf(9)]: NET
   "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<1> LOC = G6  |> [system.ucf(9)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS15;> [system.ucf(9)]:
   NET "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<2> LOC = F5  |> [system.ucf(10)]: NET
   "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<2> LOC = F5  |> [system.ucf(10)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS15;> [system.ucf(10)]:
   NET "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<3> LOC = C1  |> [system.ucf(11)]: NET
   "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<3> LOC = C1  |> [system.ucf(11)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS15;> [system.ucf(11)]:
   NET "fpga_0_Push_Buttons_4Bit_GPIO_IO_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:55:56 2015
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Pavan_FPGA_Projects/Prj_simprof/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_simprof/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2b295af7) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 46 IOs, 13 are locked
   and 33 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:2b295af7) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:557bc348) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:c4378da5) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c4378da5) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c4378da5) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:7f5eed0f) REAL time: 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7f5eed0f) REAL time: 35 secs 

Phase 9.8  Global Placement
........................
............
Phase 9.8  Global Placement (Checksum:a5e73a25) REAL time: 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a5e73a25) REAL time: 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9a46e08) REAL time: 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9a46e08) REAL time: 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d2c53608) REAL time: 45 secs 

Total REAL time to Placer completion: 49 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,571 out of  54,576    2
    Number used as Flip Flops:               1,565
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      1,820 out of  27,288    6
    Number used as logic:                    1,632 out of  27,288    5
      Number using O6 output only:           1,312
      Number using O5 output only:              48
      Number using O5 and O6:                  272
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     41
      Number with same-slice register load:     37
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   806 out of   6,822   11
  Number of LUT Flip Flop pairs used:        2,305
    Number with an unused Flip Flop:           828 out of   2,305   35
    Number with an unused LUT:                 485 out of   2,305   21
    Number of fully used LUT-FF pairs:         992 out of   2,305   43
    Number of unique control sets:             124
    Number of slice register sites lost
      to control set restrictions:             520 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.81

Peak Memory Usage:  457 MB
Total REAL time to MAP completion:  51 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,571 out of  54,576    2
    Number used as Flip Flops:               1,565
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      1,820 out of  27,288    6
    Number used as logic:                    1,632 out of  27,288    5
      Number using O6 output only:           1,312
      Number using O5 output only:              48
      Number using O5 and O6:                  272
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     41
      Number with same-slice register load:     37
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   806 out of   6,822   11
  Number of LUT Flip Flop pairs used:        2,305
    Number with an unused Flip Flop:           828 out of   2,305   35
    Number with an unused LUT:                 485 out of   2,305   21
    Number of fully used LUT-FF pairs:         992 out of   2,305   43
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12437 unrouted;      REAL time: 13 secs 

Phase  2  : 10507 unrouted;      REAL time: 14 secs 

Phase  3  : 4274 unrouted;      REAL time: 22 secs 

Phase  4  : 4274 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  667 |  0.537     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.040     |  1.251      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.462     |  6.324      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.234ns|     9.766ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.223ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.442ns|            0|            0|            0|       208999|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.766ns|          N/A|            0|            0|       208999|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  451 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 208999 paths, 0 nets, and 10301 connections

Design statistics:
   Minimum period:   9.766ns (Maximum frequency: 102.396MHz)


Analysis completed Mon Aug 24 17:57:39 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Mon Aug 24 17:57:46 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Aug 24 17:58:03 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_4Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8c00000-0xc8c0ffff) simprof_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 25 10:40:56 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in LEDs_4Bit's synthesis log file
Did not find timing summary in LEDs_4Bit's synthesis log file
Did not find device sumary in DIP_Switches_4Bit's synthesis log file
Did not find timing summary in DIP_Switches_4Bit's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in simprof_0's synthesis log file
Did not find timing summary in simprof_0's synthesis log file
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing LEDs_4Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing simprof_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_4Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8c00000-0xc8c0ffff) simprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:leds_4bit - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bit - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Pavan_FPGA_Projects/Prj_simprof/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_simprof/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:71a7155b) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 46 IOs, 13 are locked
   and 33 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:71a7155b) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddec7649) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:1e77d311) REAL time: 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1e77d311) REAL time: 32 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1e77d311) REAL time: 32 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:b159cf6a) REAL time: 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b159cf6a) REAL time: 33 secs 

Phase 9.8  Global Placement
...............................................................................................
................
Phase 9.8  Global Placement (Checksum:84566bf6) REAL time: 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:84566bf6) REAL time: 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d80dc2c3) REAL time: 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d80dc2c3) REAL time: 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f55bfbd9) REAL time: 41 secs 

Total REAL time to Placer completion: 45 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,021 out of  27,288    7
    Number used as logic:                    1,837 out of  27,288    6
      Number using O6 output only:           1,470
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     32
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   879 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,546
    Number with an unused Flip Flop:           864 out of   2,546   33
    Number with an unused LUT:                 525 out of   2,546   20
    Number of fully used LUT-FF pairs:       1,157 out of   2,546   45
    Number of unique control sets:             124
    Number of slice register sites lost
      to control set restrictions:             502 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  462 MB
Total REAL time to MAP completion:  47 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,021 out of  27,288    7
    Number used as logic:                    1,837 out of  27,288    6
      Number using O6 output only:           1,470
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     32
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   879 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,546
    Number with an unused Flip Flop:           864 out of   2,546   33
    Number with an unused LUT:                 525 out of   2,546   20
    Number of fully used LUT-FF pairs:       1,157 out of   2,546   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13512 unrouted;      REAL time: 14 secs 

Phase  2  : 11465 unrouted;      REAL time: 15 secs 

Phase  3  : 4934 unrouted;      REAL time: 24 secs 

Phase  4  : 4934 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 
Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  737 |  0.537     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.060     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  5.169     |  7.486      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.097ns|     8.903ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.125ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.226ns|            0|            0|            0|       213482|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.903ns|          N/A|            0|            0|       213482|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 213482 paths, 0 nets, and 11338 connections

Design statistics:
   Minimum period:   8.903ns (Maximum frequency: 112.322MHz)


Analysis completed Tue Aug 25 10:44:20 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Tue Aug 25 10:44:26 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Aug 25 10:44:43 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Aug 25 16:01:56 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_4Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8c00000-0xc8c0ffff) simprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:simprof INSTANCE:simprof_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Pavan_FPGA_Projects/Prj_simprof/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_simprof/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:71a7155b) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 46 IOs, 13 are locked
   and 33 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:71a7155b) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddec7649) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:1e77d311) REAL time: 49 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1e77d311) REAL time: 49 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1e77d311) REAL time: 49 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:b159cf6a) REAL time: 49 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b159cf6a) REAL time: 50 secs 

Phase 9.8  Global Placement
......................................................................
..................................
Phase 9.8  Global Placement (Checksum:325b951b) REAL time: 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:325b951b) REAL time: 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6152a651) REAL time: 58 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6152a651) REAL time: 58 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:3b512b3d) REAL time: 58 secs 

Total REAL time to Placer completion: 1 mins 2 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,029 out of  27,288    7
    Number used as logic:                    1,838 out of  27,288    6
      Number using O6 output only:           1,471
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     44
      Number with same-slice register load:     39
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   858 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,524
    Number with an unused Flip Flop:           853 out of   2,524   33
    Number with an unused LUT:                 495 out of   2,524   19
    Number of fully used LUT-FF pairs:       1,176 out of   2,524   46
    Number of unique control sets:             124
    Number of slice register sites lost
      to control set restrictions:             502 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  461 MB
Total REAL time to MAP completion:  1 mins 5 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,029 out of  27,288    7
    Number used as logic:                    1,838 out of  27,288    6
      Number using O6 output only:           1,471
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     44
      Number with same-slice register load:     39
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   858 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,524
    Number with an unused Flip Flop:           853 out of   2,524   33
    Number with an unused LUT:                 495 out of   2,524   19
    Number of fully used LUT-FF pairs:       1,176 out of   2,524   46
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13493 unrouted;      REAL time: 13 secs 

Phase  2  : 11453 unrouted;      REAL time: 14 secs 

Phase  3  : 4944 unrouted;      REAL time: 23 secs 

Phase  4  : 4944 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  726 |  0.537     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.056     |  1.270      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  5.388     |  7.975      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.546ns|     9.454ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.220ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.364ns|            0|            0|            0|       213481|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.454ns|          N/A|            0|            0|       213481|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 213481 paths, 0 nets, and 11312 connections

Design statistics:
   Minimum period:   9.454ns (Maximum frequency: 105.775MHz)


Analysis completed Tue Aug 25 16:04:46 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Tue Aug 25 16:04:52 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Aug 25 16:05:10 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.filters
Done writing Tab View settings to:
	D:\Pavan_FPGA_Projects\Prj_simprof\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Wed Aug 26 09:42:05 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45tfgg484-3 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45tfgg484-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Pavan_FPGA_Projects/Prj_simprof/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_4Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8c00000-0xc8c0ffff) simprof_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_4Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 27 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 28 
INFO:EDK - IPNAME: simprof, INSTANCE:simprof_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\Pavan_FPGA_Projects\Prj_simprof\pcores\simprof_v1_00_a\data\simprof_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Trace_Instruction, CONNECTOR: microblaze_0_Trace_Instruction
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 40
    
WARNING:EDK - PORT: Trace_Reg_Write, CONNECTOR: microblaze_0_Trace_Reg_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 43 
WARNING:EDK - PORT: Trace_Reg_Addr, CONNECTOR: microblaze_0_Trace_Reg_Addr -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 44 
WARNING:EDK - PORT: Trace_MSR_Reg, CONNECTOR: microblaze_0_Trace_MSR_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 45 
WARNING:EDK - PORT: Trace_PID_Reg, CONNECTOR: microblaze_0_Trace_PID_Reg -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 46 
WARNING:EDK - PORT: Trace_New_Reg_Value, CONNECTOR:
   microblaze_0_Trace_New_Reg_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 47 
WARNING:EDK - PORT: Trace_Exception_Taken, CONNECTOR:
   microblaze_0_Trace_Exception_Taken - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 48 
WARNING:EDK - PORT: Trace_Exception_Kind, CONNECTOR:
   microblaze_0_Trace_Exception_Kind - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 49 
WARNING:EDK - PORT: Trace_Jump_Taken, CONNECTOR: microblaze_0_Trace_Jump_Taken -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 50 
WARNING:EDK - PORT: Trace_Delay_Slot, CONNECTOR: microblaze_0_Trace_Delay_Slot -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 51 
WARNING:EDK - PORT: Trace_Data_Address, CONNECTOR:
   microblaze_0_Trace_Data_Address - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 52 
WARNING:EDK - PORT: Trace_Data_Access, CONNECTOR: microblaze_0_Trace_Data_Access
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 53
    
WARNING:EDK - PORT: Trace_Data_Read, CONNECTOR: microblaze_0_Trace_Data_Read -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 54 
WARNING:EDK - PORT: Trace_Data_Write, CONNECTOR: microblaze_0_Trace_Data_Write -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 55 
WARNING:EDK - PORT: Trace_Data_Write_Value, CONNECTOR:
   microblaze_0_Trace_Data_Write_Value - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 56 
WARNING:EDK - PORT: Trace_Data_Byte_Enable, CONNECTOR:
   microblaze_0_Trace_Data_Byte_Enable - floating connection -
   D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 57 
WARNING:EDK - PORT: Trace_DCache_Req, CONNECTOR: microblaze_0_Trace_DCache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 58 
WARNING:EDK - PORT: Trace_DCache_Hit, CONNECTOR: microblaze_0_Trace_DCache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 59 
WARNING:EDK - PORT: Trace_DCache_Rdy, CONNECTOR: microblaze_0_Trace_DCache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 60 
WARNING:EDK - PORT: Trace_DCache_Read, CONNECTOR: microblaze_0_Trace_DCache_Read
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 61
    
WARNING:EDK - PORT: Trace_ICache_Req, CONNECTOR: microblaze_0_Trace_ICache_Req -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 62 
WARNING:EDK - PORT: Trace_ICache_Hit, CONNECTOR: microblaze_0_Trace_ICache_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 63 
WARNING:EDK - PORT: Trace_ICache_Rdy, CONNECTOR: microblaze_0_Trace_ICache_Rdy -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 64 
WARNING:EDK - PORT: Trace_OF_PipeRun, CONNECTOR: microblaze_0_Trace_OF_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 65 
WARNING:EDK - PORT: Trace_EX_PipeRun, CONNECTOR: microblaze_0_Trace_EX_PipeRun -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 66 
WARNING:EDK - PORT: Trace_MEM_PipeRun, CONNECTOR: microblaze_0_Trace_MEM_PipeRun
   - floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 67
    
WARNING:EDK - PORT: Trace_MB_Halted, CONNECTOR: microblaze_0_Trace_MB_Halted -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 68 
WARNING:EDK - PORT: Trace_Jump_Hit, CONNECTOR: microblaze_0_Trace_Jump_Hit -
   floating connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 69 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 195 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 79 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 93 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
173 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 185 - Copying cache
implementation netlist
IPNAME:simprof INSTANCE:simprof_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 111 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simprof_0 - D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 198 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Pavan_FPGA_Projects\Prj_simprof\system.mhs line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc6slx45tfgg484-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper/clo
ck_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45tfgg484-3 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/Pavan_FPGA_Projects/Prj_simprof/implementation/fpga.flw 
Using Option File(s): 
 D:/Pavan_FPGA_Projects/Prj_simprof/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc6slx45tfgg484-3 -nt timestamp -bm system.bmm
D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Pavan_FPGA_Projects/Prj_simprof/implementation/system.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/clock_generator_0_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/proc_sys_reset_0_wrapper.ngc"
...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/leds_4bit_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/dip_switches_4bit_wrapper.ngc
"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/simprof_0_wrapper.ngc"...
Loading design module
"D:/Pavan_FPGA_Projects/Prj_simprof/implementation/lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:71a7155b) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS15
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_DIP_Switches_4Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 46 IOs, 13 are locked
   and 33 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:71a7155b) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ddec7649) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:1e77d311) REAL time: 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1e77d311) REAL time: 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1e77d311) REAL time: 33 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:b159cf6a) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b159cf6a) REAL time: 34 secs 

Phase 9.8  Global Placement
...............................................................................................
................
Phase 9.8  Global Placement (Checksum:84566bf6) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:84566bf6) REAL time: 38 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d80dc2c3) REAL time: 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d80dc2c3) REAL time: 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f55bfbd9) REAL time: 43 secs 

Total REAL time to Placer completion: 46 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,021 out of  27,288    7
    Number used as logic:                    1,837 out of  27,288    6
      Number using O6 output only:           1,470
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     32
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   879 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,546
    Number with an unused Flip Flop:           864 out of   2,546   33
    Number with an unused LUT:                 525 out of   2,546   20
    Number of fully used LUT-FF pairs:       1,157 out of   2,546   45
    Number of unique control sets:             124
    Number of slice register sites lost
      to control set restrictions:             502 out of  54,576    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  461 MB
Total REAL time to MAP completion:  49 secs 
Total CPU time to MAP completion:   41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.17 2011-02-03".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,773 out of  54,576    3
    Number used as Flip Flops:               1,767
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                6
  Number of Slice LUTs:                      2,021 out of  27,288    7
    Number used as logic:                    1,837 out of  27,288    6
      Number using O6 output only:           1,470
      Number using O5 output only:              79
      Number using O5 and O6:                  288
      Number used as ROM:                        0
    Number used as Memory:                     147 out of   6,408    2
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            83
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:     37
      Number with same-slice register load:     32
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   879 out of   6,822   12
  Number of LUT Flip Flop pairs used:        2,546
    Number with an unused Flip Flop:           864 out of   2,546   33
    Number with an unused LUT:                 525 out of   2,546   20
    Number of fully used LUT-FF pairs:       1,157 out of   2,546   45
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        46 out of     296   15
    Number of LOCed IOBs:                       13 out of      46   28
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     376    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0
  Number of OLOGIC2/OSERDES2s:                   9 out of     376    2
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      58    5
  Number of GTPA1_DUALs:                         0 out of       2    0
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCIE_A1s:                            0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       4   25
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13512 unrouted;      REAL time: 13 secs 

Phase  2  : 11465 unrouted;      REAL time: 15 secs 

Phase  3  : 4934 unrouted;      REAL time: 23 secs 

Phase  4  : 4934 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  737 |  0.537     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.060     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   20 |  5.169     |  7.486      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    11.097ns|     8.903ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.125ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.226ns|            0|            0|            0|       213482|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.903ns|          N/A|            0|            0|       213482|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  461 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45t,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 213482 paths, 0 nets, and 11338 connections

Design statistics:
   Minimum period:   8.903ns (Maximum frequency: 112.322MHz)


Analysis completed Wed Aug 26 09:44:37 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file system.pcf.

Wed Aug 26 09:44:43 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Aug 26 09:45:00 2015
 xsdk.exe -hwspec D:\Pavan_FPGA_Projects\Prj_simprof\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
