# Emit RTL

This project contains useful methods of Chisel driver that generates FIRRTL.

## Generating Verilog

Verilog code can be generated from Chisel by using the `rtl` Makefile target.

```sh
make rtl
```

More targets can be listed by running `make`.
