vsim work.tb_proc
# vsim work.tb_proc 
# Start time: 10:03:11 on May 08,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.floatAdd
# Loading work.matrix_conv
# Loading work.floatMult
# Loading work.matrix_maxpool
# Loading work.float_compare
# Loading work.matrix_relu
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.matrix_subtraction
# Loading work.matrix_element_mult
# Loading work.mux16to1
# Loading work.M10K_sram
# Loading work.mux25to1
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(264): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_relu_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(264): [TFMPC] - Missing connection for port 'src2_start_address'.
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/IDLE \
sim:/tb_proc/npu/E_HIGH \
sim:/tb_proc/npu/CLOCK_25 \
sim:/tb_proc/npu/CLOCK_100 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/conv1_src1_address \
sim:/tb_proc/npu/conv1_src2_address \
sim:/tb_proc/npu/conv1_dest_address \
sim:/tb_proc/npu/conv1_src1_start_address \
sim:/tb_proc/npu/conv1_src2_start_address \
sim:/tb_proc/npu/conv1_dest_start_address \
sim:/tb_proc/npu/conv1_dest_readdata \
sim:/tb_proc/npu/conv1_src1_readdata \
sim:/tb_proc/npu/conv1_src2_readdata \
sim:/tb_proc/npu/conv1_dest_writedata \
sim:/tb_proc/npu/conv1_src1_writedata \
sim:/tb_proc/npu/conv1_src2_writedata \
sim:/tb_proc/npu/conv1_src1_row_size \
sim:/tb_proc/npu/conv1_src1_col_size \
sim:/tb_proc/npu/conv1_src2_row_size \
sim:/tb_proc/npu/conv1_src2_col_size \
sim:/tb_proc/npu/conv1_src1_write_en \
sim:/tb_proc/npu/conv1_src2_write_en \
sim:/tb_proc/npu/conv1_dest_write_en \
sim:/tb_proc/npu/conv1_start \
sim:/tb_proc/npu/conv1_done \
sim:/tb_proc/npu/conv2_src1_address \
sim:/tb_proc/npu/conv2_src2_address \
sim:/tb_proc/npu/conv2_dest_address \
sim:/tb_proc/npu/conv2_src1_start_address \
sim:/tb_proc/npu/conv2_src2_start_address \
sim:/tb_proc/npu/conv2_dest_start_address \
sim:/tb_proc/npu/conv2_dest_readdata \
sim:/tb_proc/npu/conv2_src1_readdata \
sim:/tb_proc/npu/conv2_src2_readdata \
sim:/tb_proc/npu/conv2_dest_writedata \
sim:/tb_proc/npu/conv2_src1_writedata \
sim:/tb_proc/npu/conv2_src2_writedata \
sim:/tb_proc/npu/conv2_src1_row_size \
sim:/tb_proc/npu/conv2_src1_col_size \
sim:/tb_proc/npu/conv2_src2_row_size \
sim:/tb_proc/npu/conv2_src2_col_size \
sim:/tb_proc/npu/conv2_src1_write_en \
sim:/tb_proc/npu/conv2_src2_write_en \
sim:/tb_proc/npu/conv2_dest_write_en \
sim:/tb_proc/npu/conv2_start \
sim:/tb_proc/npu/conv2_done \
sim:/tb_proc/npu/conv3_src1_address \
sim:/tb_proc/npu/conv3_src2_address \
sim:/tb_proc/npu/conv3_dest_address \
sim:/tb_proc/npu/conv3_src1_start_address \
sim:/tb_proc/npu/conv3_src2_start_address \
sim:/tb_proc/npu/conv3_dest_start_address \
sim:/tb_proc/npu/conv3_dest_readdata \
sim:/tb_proc/npu/conv3_src1_readdata \
sim:/tb_proc/npu/conv3_src2_readdata \
sim:/tb_proc/npu/conv3_dest_writedata \
sim:/tb_proc/npu/conv3_src1_writedata \
sim:/tb_proc/npu/conv3_src2_writedata \
sim:/tb_proc/npu/conv3_src1_row_size \
sim:/tb_proc/npu/conv3_src1_col_size \
sim:/tb_proc/npu/conv3_src2_row_size \
sim:/tb_proc/npu/conv3_src2_col_size \
sim:/tb_proc/npu/conv3_src1_write_en \
sim:/tb_proc/npu/conv3_src2_write_en \
sim:/tb_proc/npu/conv3_dest_write_en \
sim:/tb_proc/npu/conv3_start \
sim:/tb_proc/npu/conv3_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/relu_src1_address \
sim:/tb_proc/npu/relu_src2_address \
sim:/tb_proc/npu/relu_dest_address \
sim:/tb_proc/npu/relu_src1_start_address \
sim:/tb_proc/npu/relu_src2_start_address \
sim:/tb_proc/npu/relu_dest_start_address \
sim:/tb_proc/npu/relu_dest_readdata \
sim:/tb_proc/npu/relu_src1_readdata \
sim:/tb_proc/npu/relu_src2_readdata \
sim:/tb_proc/npu/relu_dest_writedata \
sim:/tb_proc/npu/relu_src1_writedata \
sim:/tb_proc/npu/relu_src2_writedata \
sim:/tb_proc/npu/relu_src1_row_size \
sim:/tb_proc/npu/relu_src1_col_size \
sim:/tb_proc/npu/relu_src2_row_size \
sim:/tb_proc/npu/relu_src2_col_size \
sim:/tb_proc/npu/relu_src1_write_en \
sim:/tb_proc/npu/relu_src2_write_en \
sim:/tb_proc/npu/relu_dest_write_en \
sim:/tb_proc/npu/relu_start \
sim:/tb_proc/npu/relu_done \
sim:/tb_proc/npu/dot_src1_address \
sim:/tb_proc/npu/dot_src2_address \
sim:/tb_proc/npu/dot_dest_address \
sim:/tb_proc/npu/dot_src1_start_address \
sim:/tb_proc/npu/dot_src2_start_address \
sim:/tb_proc/npu/dot_dest_start_address \
sim:/tb_proc/npu/dot_dest_readdata \
sim:/tb_proc/npu/dot_src1_readdata \
sim:/tb_proc/npu/dot_src2_readdata \
sim:/tb_proc/npu/dot_dest_writedata \
sim:/tb_proc/npu/dot_src1_writedata \
sim:/tb_proc/npu/dot_src2_writedata \
sim:/tb_proc/npu/dot_src1_row_size \
sim:/tb_proc/npu/dot_src1_col_size \
sim:/tb_proc/npu/dot_src2_row_size \
sim:/tb_proc/npu/dot_src2_col_size \
sim:/tb_proc/npu/dot_src1_write_en \
sim:/tb_proc/npu/dot_src2_write_en \
sim:/tb_proc/npu/dot_dest_write_en \
sim:/tb_proc/npu/dot_start \
sim:/tb_proc/npu/dot_done \
sim:/tb_proc/npu/sub_src1_address \
sim:/tb_proc/npu/sub_src2_address \
sim:/tb_proc/npu/sub_dest_address \
sim:/tb_proc/npu/sub_src1_start_address \
sim:/tb_proc/npu/sub_src2_start_address \
sim:/tb_proc/npu/sub_dest_start_address \
sim:/tb_proc/npu/sub_dest_readdata \
sim:/tb_proc/npu/sub_src1_readdata \
sim:/tb_proc/npu/sub_src2_readdata \
sim:/tb_proc/npu/sub_dest_writedata \
sim:/tb_proc/npu/sub_src1_writedata \
sim:/tb_proc/npu/sub_src2_writedata \
sim:/tb_proc/npu/sub_src1_row_size \
sim:/tb_proc/npu/sub_src1_col_size \
sim:/tb_proc/npu/sub_src2_row_size \
sim:/tb_proc/npu/sub_src2_col_size \
sim:/tb_proc/npu/sub_src1_write_en \
sim:/tb_proc/npu/sub_src2_write_en \
sim:/tb_proc/npu/sub_dest_write_en \
sim:/tb_proc/npu/sub_start \
sim:/tb_proc/npu/sub_done \
sim:/tb_proc/npu/mul_src1_address \
sim:/tb_proc/npu/mul_src2_address \
sim:/tb_proc/npu/mul_dest_address \
sim:/tb_proc/npu/mul_src1_start_address \
sim:/tb_proc/npu/mul_src2_start_address \
sim:/tb_proc/npu/mul_dest_start_address \
sim:/tb_proc/npu/mul_dest_readdata \
sim:/tb_proc/npu/mul_src1_readdata \
sim:/tb_proc/npu/mul_src2_readdata \
sim:/tb_proc/npu/mul_dest_writedata \
sim:/tb_proc/npu/mul_src1_writedata \
sim:/tb_proc/npu/mul_src2_writedata \
sim:/tb_proc/npu/mul_src1_row_size \
sim:/tb_proc/npu/mul_src1_col_size \
sim:/tb_proc/npu/mul_src2_row_size \
sim:/tb_proc/npu/mul_src2_col_size \
sim:/tb_proc/npu/mul_src1_write_en \
sim:/tb_proc/npu/mul_src2_write_en \
sim:/tb_proc/npu/mul_dest_write_en \
sim:/tb_proc/npu/mul_start \
sim:/tb_proc/npu/mul_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dot_src1_row_D \
sim:/tb_proc/npu/dot_src1_col_D \
sim:/tb_proc/npu/dot_src2_row_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/conv1_start_I \
sim:/tb_proc/npu/conv2_start_I \
sim:/tb_proc/npu/conv3_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/relu_start_I \
sim:/tb_proc/npu/dot_start_I \
sim:/tb_proc/npu/sub_start_I \
sim:/tb_proc/npu/mul_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/start \
sim:/tb_proc/npu/start_E \
sim:/tb_proc/npu/done \
sim:/tb_proc/npu/state \
sim:/tb_proc/npu/next_state \
sim:/tb_proc/npu/done_prev \
sim:/tb_proc/npu/commit_buffer \
sim:/tb_proc/npu/write_back_buffer \
sim:/tb_proc/npu/write_index
run 500us
run 500us
# End time: 10:25:41 on May 08,2024, Elapsed time: 0:22:30
# Errors: 0, Warnings: 2
