#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c3b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c3cf0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x18acd50 .functor NOT 1, L_0x19040e0, C4<0>, C4<0>, C4<0>;
L_0x1903f30 .functor XOR 10, L_0x1903d60, L_0x1903e90, C4<0000000000>, C4<0000000000>;
L_0x1904040 .functor XOR 10, L_0x1903f30, L_0x1903fa0, C4<0000000000>, C4<0000000000>;
v0x1900120_0 .net *"_ivl_10", 9 0, L_0x1903fa0;  1 drivers
v0x1900220_0 .net *"_ivl_12", 9 0, L_0x1904040;  1 drivers
v0x1900300_0 .net *"_ivl_2", 9 0, L_0x1903cc0;  1 drivers
v0x19003c0_0 .net *"_ivl_4", 9 0, L_0x1903d60;  1 drivers
v0x19004a0_0 .net *"_ivl_6", 9 0, L_0x1903e90;  1 drivers
v0x19005d0_0 .net *"_ivl_8", 9 0, L_0x1903f30;  1 drivers
v0x19006b0_0 .var "clk", 0 0;
v0x1900750_0 .net "in", 3 0, v0x18fd860_0;  1 drivers
v0x19007f0_0 .net "out_any_dut", 3 1, L_0x19029b0;  1 drivers
v0x19008b0_0 .net "out_any_ref", 3 1, L_0x18ad310;  1 drivers
v0x1900980_0 .net "out_both_dut", 2 0, L_0x1901e70;  1 drivers
v0x1900a50_0 .net "out_both_ref", 2 0, L_0x18ad040;  1 drivers
v0x1900b20_0 .net "out_different_dut", 3 0, L_0x19032c0;  1 drivers
v0x1900bf0_0 .net "out_different_ref", 3 0, L_0x18ad560;  1 drivers
v0x1900cc0_0 .var/2u "stats1", 287 0;
v0x1900d80_0 .var/2u "strobe", 0 0;
v0x1900e40_0 .net "tb_match", 0 0, L_0x19040e0;  1 drivers
v0x1900f10_0 .net "tb_mismatch", 0 0, L_0x18acd50;  1 drivers
v0x1900fb0_0 .net "wavedrom_enable", 0 0, v0x18fd9c0_0;  1 drivers
v0x1901080_0 .net "wavedrom_title", 511 0, v0x18fda60_0;  1 drivers
E_0x18bd8d0/0 .event negedge, v0x18fd7a0_0;
E_0x18bd8d0/1 .event posedge, v0x18fd7a0_0;
E_0x18bd8d0 .event/or E_0x18bd8d0/0, E_0x18bd8d0/1;
L_0x1903cc0 .concat [ 4 3 3 0], L_0x18ad560, L_0x18ad310, L_0x18ad040;
L_0x1903d60 .concat [ 4 3 3 0], L_0x18ad560, L_0x18ad310, L_0x18ad040;
L_0x1903e90 .concat [ 4 3 3 0], L_0x19032c0, L_0x19029b0, L_0x1901e70;
L_0x1903fa0 .concat [ 4 3 3 0], L_0x18ad560, L_0x18ad310, L_0x18ad040;
L_0x19040e0 .cmp/eeq 10, L_0x1903cc0, L_0x1904040;
S_0x18c3e80 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x18c3cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x18ad040 .functor AND 3, L_0x1901180, L_0x1901220, C4<111>, C4<111>;
L_0x18ad310 .functor OR 3, L_0x19013b0, L_0x1901450, C4<000>, C4<000>;
L_0x18ad560 .functor XOR 4, v0x18fd860_0, L_0x19018a0, C4<0000>, C4<0000>;
v0x18ac540_0 .net *"_ivl_1", 2 0, L_0x1901180;  1 drivers
v0x18ac880_0 .net *"_ivl_13", 0 0, L_0x1901610;  1 drivers
v0x18acb50_0 .net *"_ivl_15", 2 0, L_0x19017c0;  1 drivers
v0x18ace60_0 .net *"_ivl_16", 3 0, L_0x19018a0;  1 drivers
v0x18ad150_0 .net *"_ivl_3", 2 0, L_0x1901220;  1 drivers
v0x18ad420_0 .net *"_ivl_7", 2 0, L_0x19013b0;  1 drivers
v0x18ad630_0 .net *"_ivl_9", 2 0, L_0x1901450;  1 drivers
v0x18fcb70_0 .net "in", 3 0, v0x18fd860_0;  alias, 1 drivers
v0x18fcc50_0 .net "out_any", 3 1, L_0x18ad310;  alias, 1 drivers
v0x18fcdc0_0 .net "out_both", 2 0, L_0x18ad040;  alias, 1 drivers
v0x18fcea0_0 .net "out_different", 3 0, L_0x18ad560;  alias, 1 drivers
L_0x1901180 .part v0x18fd860_0, 0, 3;
L_0x1901220 .part v0x18fd860_0, 1, 3;
L_0x19013b0 .part v0x18fd860_0, 0, 3;
L_0x1901450 .part v0x18fd860_0, 1, 3;
L_0x1901610 .part v0x18fd860_0, 0, 1;
L_0x19017c0 .part v0x18fd860_0, 1, 3;
L_0x19018a0 .concat [ 3 1 0 0], L_0x19017c0, L_0x1901610;
S_0x18fd000 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x18c3cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x18fd7a0_0 .net "clk", 0 0, v0x19006b0_0;  1 drivers
v0x18fd860_0 .var "in", 3 0;
v0x18fd920_0 .net "tb_match", 0 0, L_0x19040e0;  alias, 1 drivers
v0x18fd9c0_0 .var "wavedrom_enable", 0 0;
v0x18fda60_0 .var "wavedrom_title", 511 0;
E_0x18bd460 .event posedge, v0x18fd7a0_0;
E_0x18bdd50 .event negedge, v0x18fd7a0_0;
S_0x18fd2a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18fd000;
 .timescale -12 -12;
v0x18fd4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18fd5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18fd000;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18fdc30 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x18c3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x18c4ac0 .functor AND 1, L_0x1901a80, L_0x1901b20, C4<1>, C4<1>;
L_0x18d5700 .functor AND 1, L_0x1901c60, L_0x1901d00, C4<1>, C4<1>;
L_0x18d5770 .functor AND 1, L_0x1902000, L_0x19020e0, C4<1>, C4<1>;
L_0x1902610 .functor OR 1, L_0x1902480, L_0x1902570, C4<0>, C4<0>;
L_0x19028f0 .functor OR 1, L_0x1902750, L_0x1902850, C4<0>, C4<0>;
L_0x1902b40 .functor OR 1, L_0x1902bb0, L_0x1902c50, C4<0>, C4<0>;
L_0x1903070 .functor XOR 1, L_0x1902ea0, L_0x1902f40, C4<0>, C4<0>;
L_0x1903360 .functor XOR 1, L_0x1903180, L_0x1903220, C4<0>, C4<0>;
L_0x19036b0 .functor XOR 1, L_0x19034c0, L_0x1903560, C4<0>, C4<0>;
L_0x1903b00 .functor XOR 1, L_0x1903900, L_0x1903a60, C4<0>, C4<0>;
v0x18fdea0_0 .net *"_ivl_11", 0 0, L_0x1901c60;  1 drivers
v0x18fdf80_0 .net *"_ivl_13", 0 0, L_0x1901d00;  1 drivers
v0x18fe060_0 .net *"_ivl_15", 0 0, L_0x18d5700;  1 drivers
v0x18fe130_0 .net *"_ivl_20", 0 0, L_0x1902000;  1 drivers
v0x18fe210_0 .net *"_ivl_22", 0 0, L_0x19020e0;  1 drivers
v0x18fe340_0 .net *"_ivl_24", 0 0, L_0x18d5770;  1 drivers
v0x18fe400_0 .net *"_ivl_28", 0 0, L_0x1902480;  1 drivers
v0x18fe4e0_0 .net *"_ivl_3", 0 0, L_0x1901a80;  1 drivers
v0x18fe5c0_0 .net *"_ivl_30", 0 0, L_0x1902570;  1 drivers
v0x18fe730_0 .net *"_ivl_32", 0 0, L_0x1902610;  1 drivers
v0x18fe7f0_0 .net *"_ivl_36", 0 0, L_0x1902750;  1 drivers
v0x18fe8d0_0 .net *"_ivl_38", 0 0, L_0x1902850;  1 drivers
v0x18fe9b0_0 .net *"_ivl_40", 0 0, L_0x19028f0;  1 drivers
v0x18fea70_0 .net *"_ivl_45", 0 0, L_0x1902bb0;  1 drivers
v0x18feb50_0 .net *"_ivl_47", 0 0, L_0x1902c50;  1 drivers
v0x18fec30_0 .net *"_ivl_49", 0 0, L_0x1902b40;  1 drivers
v0x18fecf0_0 .net *"_ivl_5", 0 0, L_0x1901b20;  1 drivers
v0x18fedd0_0 .net *"_ivl_53", 0 0, L_0x1902ea0;  1 drivers
v0x18feeb0_0 .net *"_ivl_55", 0 0, L_0x1902f40;  1 drivers
v0x18fef90_0 .net *"_ivl_56", 0 0, L_0x1903070;  1 drivers
v0x18ff070_0 .net *"_ivl_61", 0 0, L_0x1903180;  1 drivers
v0x18ff150_0 .net *"_ivl_63", 0 0, L_0x1903220;  1 drivers
v0x18ff230_0 .net *"_ivl_64", 0 0, L_0x1903360;  1 drivers
v0x18ff310_0 .net *"_ivl_69", 0 0, L_0x19034c0;  1 drivers
v0x18ff3f0_0 .net *"_ivl_7", 0 0, L_0x18c4ac0;  1 drivers
v0x18ff4b0_0 .net *"_ivl_71", 0 0, L_0x1903560;  1 drivers
v0x18ff590_0 .net *"_ivl_72", 0 0, L_0x19036b0;  1 drivers
v0x18ff670_0 .net *"_ivl_78", 0 0, L_0x1903900;  1 drivers
v0x18ff750_0 .net *"_ivl_80", 0 0, L_0x1903a60;  1 drivers
v0x18ff830_0 .net *"_ivl_81", 0 0, L_0x1903b00;  1 drivers
v0x18ff910_0 .net "in", 3 0, v0x18fd860_0;  alias, 1 drivers
v0x18ff9d0_0 .net "out_any", 3 1, L_0x19029b0;  alias, 1 drivers
v0x18ffab0_0 .net "out_both", 2 0, L_0x1901e70;  alias, 1 drivers
v0x18ffda0_0 .net "out_different", 3 0, L_0x19032c0;  alias, 1 drivers
L_0x1901a80 .part v0x18fd860_0, 3, 1;
L_0x1901b20 .part v0x18fd860_0, 2, 1;
L_0x1901c60 .part v0x18fd860_0, 2, 1;
L_0x1901d00 .part v0x18fd860_0, 1, 1;
L_0x1901e70 .concat8 [ 1 1 1 0], L_0x18d5770, L_0x18d5700, L_0x18c4ac0;
L_0x1902000 .part v0x18fd860_0, 1, 1;
L_0x19020e0 .part v0x18fd860_0, 0, 1;
L_0x1902480 .part v0x18fd860_0, 3, 1;
L_0x1902570 .part v0x18fd860_0, 2, 1;
L_0x1902750 .part v0x18fd860_0, 2, 1;
L_0x1902850 .part v0x18fd860_0, 1, 1;
L_0x19029b0 .concat8 [ 1 1 1 0], L_0x1902b40, L_0x19028f0, L_0x1902610;
L_0x1902bb0 .part v0x18fd860_0, 1, 1;
L_0x1902c50 .part v0x18fd860_0, 0, 1;
L_0x1902ea0 .part v0x18fd860_0, 3, 1;
L_0x1902f40 .part v0x18fd860_0, 0, 1;
L_0x1903180 .part v0x18fd860_0, 2, 1;
L_0x1903220 .part v0x18fd860_0, 3, 1;
L_0x19034c0 .part v0x18fd860_0, 1, 1;
L_0x1903560 .part v0x18fd860_0, 2, 1;
L_0x19032c0 .concat8 [ 1 1 1 1], L_0x1903b00, L_0x19036b0, L_0x1903360, L_0x1903070;
L_0x1903900 .part v0x18fd860_0, 0, 1;
L_0x1903a60 .part v0x18fd860_0, 1, 1;
S_0x18fff00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x18c3cf0;
 .timescale -12 -12;
E_0x18a5a20 .event anyedge, v0x1900d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1900d80_0;
    %nor/r;
    %assign/vec4 v0x1900d80_0, 0;
    %wait E_0x18a5a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18fd000;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bdd50;
    %wait E_0x18bd460;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bd460;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bd460;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bd460;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bd460;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bdd50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18fd5a0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18fd860_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bdd50;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18fd860_0, 0;
    %wait E_0x18bd460;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18fd860_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18c3cf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19006b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1900d80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18c3cf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19006b0_0;
    %inv;
    %store/vec4 v0x19006b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18c3cf0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18fd7a0_0, v0x1900f10_0, v0x1900750_0, v0x1900a50_0, v0x1900980_0, v0x19008b0_0, v0x19007f0_0, v0x1900bf0_0, v0x1900b20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18c3cf0;
T_7 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18c3cf0;
T_8 ;
    %wait E_0x18bd8d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1900cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
    %load/vec4 v0x1900e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1900cc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1900a50_0;
    %load/vec4 v0x1900a50_0;
    %load/vec4 v0x1900980_0;
    %xor;
    %load/vec4 v0x1900a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x19008b0_0;
    %load/vec4 v0x19008b0_0;
    %load/vec4 v0x19007f0_0;
    %xor;
    %load/vec4 v0x19008b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1900bf0_0;
    %load/vec4 v0x1900bf0_0;
    %load/vec4 v0x1900b20_0;
    %xor;
    %load/vec4 v0x1900bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1900cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1900cc0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gatesv/iter0/response39/top_module.sv";
