digraph "CFG for 'irealloc' function" {
	label="CFG for 'irealloc' function";

	Node0x17f72d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i8*, align 8\l  %4 = alloca i64, align 8\l  store i8* %0, i8** %3, align 8, !tbaa !792\l  call void @llvm.dbg.declare(metadata i8** %3, metadata !790, metadata\l... !DIExpression()), !dbg !796\l  store i64 %1, i64* %4, align 8, !tbaa !797\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !791, metadata\l... !DIExpression()), !dbg !799\l  %5 = load i64, i64* %4, align 8, !dbg !800, !tbaa !797\l  %6 = icmp ule i64 %5, -1, !dbg !801\l  br i1 %6, label %7, label %17, !dbg !800\l|{<s0>T|<s1>F}}"];
	Node0x17f72d0:s0 -> Node0x17f7320;
	Node0x17f72d0:s1 -> Node0x17f7370;
	Node0x17f7320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%7:\l7:                                                \l  %8 = load i8*, i8** %3, align 8, !dbg !802, !tbaa !792\l  %9 = load i64, i64* %4, align 8, !dbg !803, !tbaa !797\l  %10 = load i64, i64* %4, align 8, !dbg !804, !tbaa !797\l  %11 = icmp ne i64 %10, 0, !dbg !805\l  %12 = xor i1 %11, true, !dbg !805\l  %13 = zext i1 %12 to i32, !dbg !805\l  %14 = sext i32 %13 to i64, !dbg !805\l  %15 = or i64 %9, %14, !dbg !806\l  %16 = call i8* @realloc(i8* noundef %8, i64 noundef %15) #22, !dbg !807\l  br label %19, !dbg !800\l}"];
	Node0x17f7320 -> Node0x17f73c0;
	Node0x17f7370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%17:\l17:                                               \l  %18 = call i8* @_gl_alloc_nomem() #23, !dbg !808\l  br label %19, !dbg !800\l}"];
	Node0x17f7370 -> Node0x17f73c0;
	Node0x17f73c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i8* [ %16, %7 ], [ %18, %17 ], !dbg !800\l  ret i8* %20, !dbg !809\l}"];
}
