
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_16_14_7 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_62196 (mem_addr[11])
        odrv_16_14_62196_62329 (Odrv4) I -> O: 0.548 ns
        t15670 (Span4Mux_h4) I -> O: 0.465 ns
        t15681 (Span4Mux_h4) I -> O: 0.465 ns
        t15680 (LocalMux) I -> O: 0.486 ns
        inmux_26_14_106432_106448 (InMux) I -> O: 0.382 ns
        lc40_26_14_2 (LogicCell40) in1 -> lcout: 0.589 ns
     3.832 ns net_102655 ($abc$56953$new_n3845_)
        odrv_26_14_102655_94939 (Odrv4) I -> O: 0.548 ns
        t26091 (LocalMux) I -> O: 0.486 ns
        inmux_24_14_98925_98966 (InMux) I -> O: 0.382 ns
        lc40_24_14_2 (LogicCell40) in0 -> lcout: 0.662 ns
     5.909 ns net_94805 ($abc$56953$new_n3842_)
        t25303 (LocalMux) I -> O: 0.486 ns
        inmux_23_14_94862_94898 (InMux) I -> O: 0.382 ns
        lc40_23_14_3 (LogicCell40) in3 -> lcout: 0.465 ns
     7.243 ns net_90729 ($abc$56953$new_n3829_)
        t24181 (LocalMux) I -> O: 0.486 ns
        inmux_22_13_90663_90690 (InMux) I -> O: 0.382 ns
        lc40_22_13_2 (LogicCell40) in1 -> lcout: 0.589 ns
     8.700 ns net_86528 ($abc$56953$new_n3829_)
        t22934 (LocalMux) I -> O: 0.486 ns
        inmux_21_12_86470_86509 (InMux) I -> O: 0.382 ns
        t3780 (CascadeMux) I -> O: 0.000 ns
        lc40_21_12_5 (LogicCell40) in2 -> lcout: 0.558 ns
    10.127 ns net_82331 ($abc$56953$new_n3847_)
        odrv_21_12_82331_82115 (Odrv4) I -> O: 0.548 ns
        t21633 (Span4Mux_h4) I -> O: 0.465 ns
        t21632 (LocalMux) I -> O: 0.486 ns
        inmux_21_8_85955_86012 (InMux) I -> O: 0.382 ns
        lc40_21_8_4 (LogicCell40) in3 -> lcout: 0.465 ns
    12.473 ns net_81838 ($abc$56953$cpu.mem_rdata[9]_new_)
        odrv_21_8_81838_86056 (Odrv4) I -> O: 0.548 ns
        t21507 (Span4Mux_v4) I -> O: 0.548 ns
        t21506 (Span4Mux_v4) I -> O: 0.548 ns
        t21505 (LocalMux) I -> O: 0.486 ns
        inmux_21_16_86940_86990 (InMux) I -> O: 0.382 ns
        lc40_21_16_3 (LogicCell40) in3 -> lcout: 0.465 ns
    15.450 ns net_82821 ($abc$56953$new_n4205_)
        t21692 (LocalMux) I -> O: 0.486 ns
        inmux_21_17_87070_87113 (InMux) I -> O: 0.382 ns
        lc40_21_17_3 (LogicCell40) in3 -> lcout: 0.465 ns
    16.784 ns net_82944 ($abc$56953$auto$wreduce.cc:455:run$6216[2]_new_)
        odrv_21_17_82944_86930 (Odrv4) I -> O: 0.548 ns
        t21766 (Span4Mux_v4) I -> O: 0.548 ns
        t21765 (LocalMux) I -> O: 0.486 ns
        inmux_22_22_91757_91810 (InMux) I -> O: 0.382 ns
        t3996 (CascadeMux) I -> O: 0.000 ns
        lc40_22_22_4 (LogicCell40) in2 -> lcout: 0.558 ns
    19.306 ns net_87637 ($abc$56953$new_n4199_)
        t23195 (LocalMux) I -> O: 0.486 ns
        inmux_22_21_91640_91679 (InMux) I -> O: 0.382 ns
        lc40_22_21_3 (LogicCell40) in0 -> lcout: 0.662 ns
    20.836 ns net_87513 ($abc$56953$new_n4280_)
        t23146 (LocalMux) I -> O: 0.486 ns
        inmux_22_22_91754_91790 (InMux) I -> O: 0.382 ns
        lc40_22_22_1 (LogicCell40) in0 -> lcout: 0.662 ns
    22.366 ns net_87634 ($abc$56953$new_n4278_)
        t23190 (LocalMux) I -> O: 0.486 ns
        inmux_21_22_87691_87732 (InMux) I -> O: 0.382 ns
        lc40_21_22_4 (LogicCell40) in1 -> lcout: 0.589 ns
    23.823 ns net_83560 ($abc$56953$new_n4273_)
        odrv_21_22_83560_87778 (Odrv4) I -> O: 0.548 ns
        t22100 (Span4Mux_v4) I -> O: 0.548 ns
        t22099 (LocalMux) I -> O: 0.486 ns
        inmux_21_26_88174_88236 (InMux) I -> O: 0.382 ns
        lc40_21_26_6 (LogicCell40) in1 -> lcout: 0.589 ns
    26.376 ns net_84054 ($abc$56953$techmap7331\cpu.cpuregs.0.0.1.A1ADDR_11[1])
        odrv_21_26_84054_84184 (Odrv4) I -> O: 0.548 ns
        t22246 (Span4Mux_h4) I -> O: 0.465 ns
        t22245 (Span4Mux_h4) I -> O: 0.465 ns
        t22244 (Span4Mux_h4) I -> O: 0.465 ns
        t22243 (Span4Mux_v4) I -> O: 0.548 ns
        t22242 (LocalMux) I -> O: 0.486 ns
        inmux_8_25_35211_35260 (InMux) I -> O: 0.382 ns
        t1520 (CascadeMux) I -> O: 0.000 ns
    29.736 ns net_35260_cascademuxed
        ram_8_25 (SB_RAM40_4K) RADDR[1] [setup]: 0.300 ns
    30.036 ns net_31605 ($abc$56953$auto$memory_bram.cc:922:replace_cell$7187[9])

Resolvable net names on path:
     0.896 ns ..  3.242 ns mem_addr[11]
     3.832 ns ..  5.248 ns $abc$56953$new_n3845_
     5.909 ns ..  6.778 ns $abc$56953$new_n3842_
     7.243 ns ..  9.569 ns $abc$56953$new_n3829_
    10.127 ns .. 12.008 ns $abc$56953$new_n3847_
    12.473 ns .. 14.985 ns $abc$56953$cpu.mem_rdata[9]_new_
    15.450 ns .. 16.319 ns $abc$56953$new_n4205_
    16.784 ns .. 18.748 ns $abc$56953$auto$wreduce.cc:455:run$6216[2]_new_
    19.306 ns .. 20.174 ns $abc$56953$new_n4199_
    20.836 ns .. 21.704 ns $abc$56953$new_n4280_
    22.366 ns .. 23.234 ns $abc$56953$new_n4278_
    23.823 ns .. 25.787 ns $abc$56953$new_n4273_
    26.376 ns .. 29.736 ns $abc$56953$techmap7331\cpu.cpuregs.0.0.1.A1ADDR_11[1]
               RDATA[0] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[0]
              RDATA[10] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[10]
              RDATA[11] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[11]
              RDATA[12] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[12]
              RDATA[13] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[13]
              RDATA[14] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[14]
              RDATA[15] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[15]
               RDATA[1] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[1]
               RDATA[2] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[2]
               RDATA[3] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[3]
               RDATA[4] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[4]
               RDATA[5] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[5]
               RDATA[6] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[6]
               RDATA[7] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[7]
               RDATA[8] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[8]
               RDATA[9] -> $abc$56953$auto$memory_bram.cc:922:replace_cell$7187[9]

Total number of logic levels: 14
Total path delay: 30.04 ns (33.29 MHz)

