

================================================================
== Vivado HLS Report for 'multiply_a23'
================================================================
* Date:           Thu Oct  6 17:35:54 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3a
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1270201|  3270201|  1270201|  3270201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |  1270200|  3270200| 12702 ~ 32702 |          -|          -|   100|    no    |
        | + Loop 1.1      |    12700|    32700|   127 ~ 327   |          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      125|      325|     5 ~ 13    |          -|          -|    25|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 3 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a23_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 27 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 28 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 29 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ 0, %0 ], [ %add_ln4, %hls_label_0_end ]" [mp3a/multiply_partA2-3.c:4]   --->   Operation 32 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i14 %phi_mul1 to i64" [mp3a/multiply_partA2-3.c:4]   --->   Operation 33 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln4 = add i14 %phi_mul1, 100" [mp3a/multiply_partA2-3.c:4]   --->   Operation 34 'add' 'add_ln4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i7 %i_0 to i32" [mp3a/multiply_partA2-3.c:4]   --->   Operation 35 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.48ns)   --->   "%icmp_ln4 = icmp eq i7 %i_0, -28" [mp3a/multiply_partA2-3.c:4]   --->   Operation 36 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %9, label %hls_label_0_begin" [mp3a/multiply_partA2-3.c:4]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [mp3a/multiply_partA2-3.c:4]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln4_1" [mp3a/multiply_partA2-3.c:10]   --->   Operation 41 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln4_1" [mp3a/multiply_partA2-3.c:6]   --->   Operation 42 'getelementptr' 'C_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:6]   --->   Operation 43 'specinterface' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp slt i32 %zext_ln4, %mC_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 44 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [mp3a/multiply_partA2-3.c:8]   --->   Operation 45 'br' <Predicate = (!icmp_ln4)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [mp3a/multiply_partA2-3.c:23]   --->   Operation 46 'ret' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %j, %hls_label_1_end ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %hls_label_0_begin ], [ %add_ln8, %hls_label_1_end ]" [mp3a/multiply_partA2-3.c:8]   --->   Operation 48 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %phi_mul to i64" [mp3a/multiply_partA2-3.c:8]   --->   Operation 49 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln8 = add i14 %phi_mul, 100" [mp3a/multiply_partA2-3.c:8]   --->   Operation 50 'add' 'add_ln8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %j_0 to i32" [mp3a/multiply_partA2-3.c:8]   --->   Operation 51 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.48ns)   --->   "%icmp_ln8 = icmp eq i7 %j_0, -28" [mp3a/multiply_partA2-3.c:8]   --->   Operation 52 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [mp3a/multiply_partA2-3.c:8]   --->   Operation 54 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %hls_label_0_end, label %hls_label_1_begin" [mp3a/multiply_partA2-3.c:8]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [mp3a/multiply_partA2-3.c:8]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:10]   --->   Operation 57 'specinterface' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %j_0 to i14" [mp3a/multiply_partA2-3.c:11]   --->   Operation 58 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln8_1" [mp3a/multiply_partA2-3.c:11]   --->   Operation 59 'getelementptr' 'B_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln18_4 = add i14 %phi_mul1, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 60 'add' 'add_ln18_4' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i14 %add_ln18_4 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln18" [mp3a/multiply_partA2-3.c:18]   --->   Operation 62 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:11]   --->   Operation 63 'specinterface' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln17_1 = icmp slt i32 %zext_ln8, %nC_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 64 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, %icmp_ln17_1" [mp3a/multiply_partA2-3.c:17]   --->   Operation 65 'and' 'and_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 66 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [mp3a/multiply_partA2-3.c:22]   --->   Operation 67 'specregionend' 'empty_5' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 68 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ 0, %hls_label_1_begin ], [ %add_ln13, %._crit_edge.3 ]" [mp3a/multiply_partA2-3.c:13]   --->   Operation 69 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%k_0_0_cast = zext i7 %k_0_0 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 70 'zext' 'k_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %k_0_0, -28" [mp3a/multiply_partA2-3.c:13]   --->   Operation 72 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %hls_label_1_end, label %4" [mp3a/multiply_partA2-3.c:13]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln17_2 = icmp slt i32 %k_0_0_cast, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 74 'icmp' 'icmp_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln17_1 = and i1 %and_ln17, %icmp_ln17_2" [mp3a/multiply_partA2-3.c:17]   --->   Operation 75 'and' 'and_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %and_ln17_1, label %5, label %._crit_edge.0" [mp3a/multiply_partA2-3.c:17]   --->   Operation 76 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 77 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 78 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln18_5 = add i14 %phi_mul1, %zext_ln18_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 79 'add' 'add_ln18_5' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i14 %add_ln18_5 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 80 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 81 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_6)   --->   "%mul_ln18_4 = mul i14 %zext_ln18_1, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 82 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_6 = add i14 %mul_ln18_4, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 83 'add' 'add_ln18_6' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i14 %add_ln18_6 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 84 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 85 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 86 'load' 'A_load' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 87 'load' 'B_load' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind" [mp3a/multiply_partA2-3.c:21]   --->   Operation 88 'specregionend' 'empty_4' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [mp3a/multiply_partA2-3.c:8]   --->   Operation 89 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 90 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 91 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 92 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 93 [1/1] (8.51ns)   --->   "%mul_ln18 = mul nsw i32 %B_load, %A_load" [mp3a/multiply_partA2-3.c:18]   --->   Operation 93 'mul' 'mul_ln18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 94 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 9.63>
ST_7 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln18 = add nsw i32 %mul_ln18, %C_load" [mp3a/multiply_partA2-3.c:18]   --->   Operation 95 'add' 'add_ln18' <Predicate = (and_ln17_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %add_ln18, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 96 'store' <Predicate = (and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [mp3a/multiply_partA2-3.c:19]   --->   Operation 97 'br' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln13 = or i7 %k_0_0, 1" [mp3a/multiply_partA2-3.c:13]   --->   Operation 98 'or' 'or_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %or_ln13 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 99 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln17_3 = icmp slt i32 %zext_ln13, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 100 'icmp' 'icmp_ln17_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln17_2 = and i1 %and_ln17, %icmp_ln17_3" [mp3a/multiply_partA2-3.c:17]   --->   Operation 101 'and' 'and_ln17_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %and_ln17_2, label %6, label %._crit_edge.1" [mp3a/multiply_partA2-3.c:17]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i7 %or_ln13 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 103 'zext' 'zext_ln18_5' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i7 %or_ln13 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 104 'zext' 'zext_ln18_6' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln18_7 = add i14 %phi_mul1, %zext_ln18_6" [mp3a/multiply_partA2-3.c:18]   --->   Operation 105 'add' 'add_ln18_7' <Predicate = (and_ln17_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i14 %add_ln18_7 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 106 'zext' 'zext_ln18_7' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_7" [mp3a/multiply_partA2-3.c:18]   --->   Operation 107 'getelementptr' 'A_addr_2' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_8)   --->   "%mul_ln18_5 = mul i14 %zext_ln18_5, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 108 'mul' 'mul_ln18_5' <Predicate = (and_ln17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_8 = add i14 %mul_ln18_5, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 109 'add' 'add_ln18_8' <Predicate = (and_ln17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_8 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 110 'zext' 'zext_ln18_8' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_8" [mp3a/multiply_partA2-3.c:18]   --->   Operation 111 'getelementptr' 'B_addr_2' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 112 'load' 'A_load_1' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 113 [2/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 113 'load' 'B_load_1' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 114 [1/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 114 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 115 [1/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 115 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 116 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln18_1 = mul nsw i32 %B_load_1, %A_load_1" [mp3a/multiply_partA2-3.c:18]   --->   Operation 117 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 118 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 9.63>
ST_10 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln18_1 = add nsw i32 %mul_ln18_1, %C_load_1" [mp3a/multiply_partA2-3.c:18]   --->   Operation 119 'add' 'add_ln18_1' <Predicate = (and_ln17_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.25ns)   --->   "store i32 %add_ln18_1, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 120 'store' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [mp3a/multiply_partA2-3.c:19]   --->   Operation 121 'br' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i7 %k_0_0, 2" [mp3a/multiply_partA2-3.c:13]   --->   Operation 122 'or' 'or_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %or_ln13_1 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 123 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln17_4 = icmp slt i32 %zext_ln13_1, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 124 'icmp' 'icmp_ln17_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln17_3 = and i1 %and_ln17, %icmp_ln17_4" [mp3a/multiply_partA2-3.c:17]   --->   Operation 125 'and' 'and_ln17_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %and_ln17_3, label %7, label %._crit_edge.2" [mp3a/multiply_partA2-3.c:17]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i7 %or_ln13_1 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 127 'zext' 'zext_ln18_9' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i7 %or_ln13_1 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 128 'zext' 'zext_ln18_10' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln18_9 = add i14 %phi_mul1, %zext_ln18_10" [mp3a/multiply_partA2-3.c:18]   --->   Operation 129 'add' 'add_ln18_9' <Predicate = (and_ln17_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i14 %add_ln18_9 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 130 'zext' 'zext_ln18_11' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 131 'getelementptr' 'A_addr_3' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_10)   --->   "%mul_ln18_6 = mul i14 %zext_ln18_9, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 132 'mul' 'mul_ln18_6' <Predicate = (and_ln17_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 133 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_10 = add i14 %mul_ln18_6, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 133 'add' 'add_ln18_10' <Predicate = (and_ln17_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i14 %add_ln18_10 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 134 'zext' 'zext_ln18_12' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_12" [mp3a/multiply_partA2-3.c:18]   --->   Operation 135 'getelementptr' 'B_addr_3' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 136 'load' 'A_load_2' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 137 'load' 'B_load_2' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 138 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 139 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 140 [2/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 140 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 141 [1/1] (8.51ns)   --->   "%mul_ln18_2 = mul nsw i32 %B_load_2, %A_load_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 141 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 142 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 9.63>
ST_13 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln18_2 = add nsw i32 %mul_ln18_2, %C_load_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 143 'add' 'add_ln18_2' <Predicate = (and_ln17_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (3.25ns)   --->   "store i32 %add_ln18_2, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 144 'store' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [mp3a/multiply_partA2-3.c:19]   --->   Operation 145 'br' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i7 %k_0_0, 3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 146 'or' 'or_ln13_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %or_ln13_2 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 147 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (2.47ns)   --->   "%icmp_ln17_5 = icmp slt i32 %zext_ln13_2, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 148 'icmp' 'icmp_ln17_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.97ns)   --->   "%and_ln17_4 = and i1 %and_ln17, %icmp_ln17_5" [mp3a/multiply_partA2-3.c:17]   --->   Operation 149 'and' 'and_ln17_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %and_ln17_4, label %8, label %._crit_edge.3" [mp3a/multiply_partA2-3.c:17]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i7 %or_ln13_2 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 151 'zext' 'zext_ln18_13' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i7 %or_ln13_2 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 152 'zext' 'zext_ln18_14' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.81ns)   --->   "%add_ln18_11 = add i14 %phi_mul1, %zext_ln18_14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 153 'add' 'add_ln18_11' <Predicate = (and_ln17_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i14 %add_ln18_11 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 154 'zext' 'zext_ln18_15' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_15" [mp3a/multiply_partA2-3.c:18]   --->   Operation 155 'getelementptr' 'A_addr_4' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_12)   --->   "%mul_ln18_7 = mul i14 %zext_ln18_13, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 156 'mul' 'mul_ln18_7' <Predicate = (and_ln17_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 157 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_12 = add i14 %mul_ln18_7, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 157 'add' 'add_ln18_12' <Predicate = (and_ln17_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i14 %add_ln18_12 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 158 'zext' 'zext_ln18_16' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_16" [mp3a/multiply_partA2-3.c:18]   --->   Operation 159 'getelementptr' 'B_addr_4' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 160 [2/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 160 'load' 'A_load_3' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 161 [2/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 161 'load' 'B_load_3' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 162 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 163 [1/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 163 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 164 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 165 [1/1] (8.51ns)   --->   "%mul_ln18_3 = mul nsw i32 %B_load_3, %A_load_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 165 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 166 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln18_3 = add nsw i32 %mul_ln18_3, %C_load_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 167 'add' 'add_ln18_3' <Predicate = (and_ln17_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %add_ln18_3, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 168 'store' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [mp3a/multiply_partA2-3.c:19]   --->   Operation 169 'br' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %k_0_0, 4" [mp3a/multiply_partA2-3.c:13]   --->   Operation 170 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000]
nC_read            (read             ) [ 00111111111111111]
mC_read            (read             ) [ 00111111111111111]
nA_read            (read             ) [ 00111111111111111]
br_ln4             (br               ) [ 01111111111111111]
i_0                (phi              ) [ 00100000000000000]
phi_mul1           (phi              ) [ 00111111111111111]
zext_ln4_1         (zext             ) [ 00000000000000000]
add_ln4            (add              ) [ 01111111111111111]
zext_ln4           (zext             ) [ 00000000000000000]
icmp_ln4           (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
i                  (add              ) [ 01111111111111111]
br_ln4             (br               ) [ 00000000000000000]
tmp                (specregionbegin  ) [ 00011111111111111]
A_addr             (getelementptr    ) [ 00011111111111111]
C_addr             (getelementptr    ) [ 00000000000000000]
specinterface_ln6  (specinterface    ) [ 00000000000000000]
icmp_ln17          (icmp             ) [ 00011111111111111]
br_ln8             (br               ) [ 00111111111111111]
ret_ln23           (ret              ) [ 00000000000000000]
j_0                (phi              ) [ 00010000000000000]
phi_mul            (phi              ) [ 00010000000000000]
zext_ln8_1         (zext             ) [ 00000000000000000]
add_ln8            (add              ) [ 00111111111111111]
zext_ln8           (zext             ) [ 00000000000000000]
icmp_ln8           (icmp             ) [ 00111111111111111]
empty_2            (speclooptripcount) [ 00000000000000000]
j                  (add              ) [ 00111111111111111]
br_ln8             (br               ) [ 00000000000000000]
tmp_1              (specregionbegin  ) [ 00001111111111111]
specinterface_ln10 (specinterface    ) [ 00000000000000000]
zext_ln11          (zext             ) [ 00001111111111111]
B_addr             (getelementptr    ) [ 00000000000000000]
add_ln18_4         (add              ) [ 00000000000000000]
zext_ln18          (zext             ) [ 00000000000000000]
C_addr_1           (getelementptr    ) [ 00001111111111111]
specinterface_ln11 (specinterface    ) [ 00000000000000000]
icmp_ln17_1        (icmp             ) [ 00000000000000000]
and_ln17           (and              ) [ 00001111111111111]
br_ln13            (br               ) [ 00111111111111111]
empty_5            (specregionend    ) [ 00000000000000000]
br_ln4             (br               ) [ 01111111111111111]
k_0_0              (phi              ) [ 00001111111111111]
k_0_0_cast         (zext             ) [ 00000000000000000]
empty_3            (speclooptripcount) [ 00000000000000000]
icmp_ln13          (icmp             ) [ 00111111111111111]
br_ln13            (br               ) [ 00000000000000000]
icmp_ln17_2        (icmp             ) [ 00000000000000000]
and_ln17_1         (and              ) [ 00111111111111111]
br_ln17            (br               ) [ 00000000000000000]
zext_ln18_1        (zext             ) [ 00000000000000000]
zext_ln18_2        (zext             ) [ 00000000000000000]
add_ln18_5         (add              ) [ 00000000000000000]
zext_ln18_3        (zext             ) [ 00000000000000000]
A_addr_1           (getelementptr    ) [ 00000100000000000]
mul_ln18_4         (mul              ) [ 00000000000000000]
add_ln18_6         (add              ) [ 00000000000000000]
zext_ln18_4        (zext             ) [ 00000000000000000]
B_addr_1           (getelementptr    ) [ 00000100000000000]
empty_4            (specregionend    ) [ 00000000000000000]
br_ln8             (br               ) [ 00111111111111111]
A_load             (load             ) [ 00000010000000000]
B_load             (load             ) [ 00000010000000000]
mul_ln18           (mul              ) [ 00111001111111111]
C_load             (load             ) [ 00111001111111111]
add_ln18           (add              ) [ 00000000000000000]
store_ln18         (store            ) [ 00000000000000000]
br_ln19            (br               ) [ 00000000000000000]
or_ln13            (or               ) [ 00000000000000000]
zext_ln13          (zext             ) [ 00000000000000000]
icmp_ln17_3        (icmp             ) [ 00000000000000000]
and_ln17_2         (and              ) [ 00111111111111111]
br_ln17            (br               ) [ 00000000000000000]
zext_ln18_5        (zext             ) [ 00000000000000000]
zext_ln18_6        (zext             ) [ 00000000000000000]
add_ln18_7         (add              ) [ 00000000000000000]
zext_ln18_7        (zext             ) [ 00000000000000000]
A_addr_2           (getelementptr    ) [ 00000000100000000]
mul_ln18_5         (mul              ) [ 00000000000000000]
add_ln18_8         (add              ) [ 00000000000000000]
zext_ln18_8        (zext             ) [ 00000000000000000]
B_addr_2           (getelementptr    ) [ 00000000100000000]
A_load_1           (load             ) [ 00000000010000000]
B_load_1           (load             ) [ 00000000010000000]
mul_ln18_1         (mul              ) [ 00111111001111111]
C_load_1           (load             ) [ 00111111001111111]
add_ln18_1         (add              ) [ 00000000000000000]
store_ln18         (store            ) [ 00000000000000000]
br_ln19            (br               ) [ 00000000000000000]
or_ln13_1          (or               ) [ 00000000000000000]
zext_ln13_1        (zext             ) [ 00000000000000000]
icmp_ln17_4        (icmp             ) [ 00000000000000000]
and_ln17_3         (and              ) [ 00111111111111111]
br_ln17            (br               ) [ 00000000000000000]
zext_ln18_9        (zext             ) [ 00000000000000000]
zext_ln18_10       (zext             ) [ 00000000000000000]
add_ln18_9         (add              ) [ 00000000000000000]
zext_ln18_11       (zext             ) [ 00000000000000000]
A_addr_3           (getelementptr    ) [ 00000000000100000]
mul_ln18_6         (mul              ) [ 00000000000000000]
add_ln18_10        (add              ) [ 00000000000000000]
zext_ln18_12       (zext             ) [ 00000000000000000]
B_addr_3           (getelementptr    ) [ 00000000000100000]
A_load_2           (load             ) [ 00000000000010000]
B_load_2           (load             ) [ 00000000000010000]
mul_ln18_2         (mul              ) [ 00111111111001111]
C_load_2           (load             ) [ 00111111111001111]
add_ln18_2         (add              ) [ 00000000000000000]
store_ln18         (store            ) [ 00000000000000000]
br_ln19            (br               ) [ 00000000000000000]
or_ln13_2          (or               ) [ 00000000000000000]
zext_ln13_2        (zext             ) [ 00000000000000000]
icmp_ln17_5        (icmp             ) [ 00000000000000000]
and_ln17_4         (and              ) [ 00111111111111111]
br_ln17            (br               ) [ 00000000000000000]
zext_ln18_13       (zext             ) [ 00000000000000000]
zext_ln18_14       (zext             ) [ 00000000000000000]
add_ln18_11        (add              ) [ 00000000000000000]
zext_ln18_15       (zext             ) [ 00000000000000000]
A_addr_4           (getelementptr    ) [ 00000000000000100]
mul_ln18_7         (mul              ) [ 00000000000000000]
add_ln18_12        (add              ) [ 00000000000000000]
zext_ln18_16       (zext             ) [ 00000000000000000]
B_addr_4           (getelementptr    ) [ 00000000000000100]
A_load_3           (load             ) [ 00000000000000010]
B_load_3           (load             ) [ 00000000000000010]
mul_ln18_3         (mul              ) [ 00111111111111001]
C_load_3           (load             ) [ 00111111111111001]
add_ln18_3         (add              ) [ 00000000000000000]
store_ln18         (store            ) [ 00000000000000000]
br_ln19            (br               ) [ 00000000000000000]
add_ln13           (add              ) [ 00111111111111111]
br_ln13            (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiply_a23_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="nC_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mC_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="nA_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="A_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="C_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="B_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="C_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="14" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="B_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="14" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 A_load_1/7 A_load_2/10 A_load_3/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 B_load_1/7 B_load_2/10 B_load_3/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="2"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/5 store_ln18/7 C_load_1/8 store_ln18/10 C_load_2/11 store_ln18/13 C_load_3/14 store_ln18/16 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_addr_3_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="A_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="14" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_addr_4_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/13 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="phi_mul1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="1"/>
<pin id="204" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="phi_mul1_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_mul_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="1"/>
<pin id="227" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_mul_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="14" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="k_0_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="k_0_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="7" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_1 A_load_2 A_load_3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load B_load_1 B_load_2 B_load_3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/6 mul_ln18_1/9 mul_ln18_2/12 mul_ln18_3/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln4_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln17_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln8_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln11_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln18_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="1"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln18_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln17_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln17_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="k_0_0_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_0_0_cast/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln13_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln17_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="3"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_2/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln17_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln18_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln18_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln18_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="2"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln18_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="14" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln18_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln18_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln13_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="3"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln13_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln17_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="6"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_3/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="and_ln17_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="4"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_2/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln18_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln18_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln18_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="5"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln18_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln18_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln18_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln13_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="6"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln13_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/10 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln17_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="9"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_4/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln17_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="7"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_3/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln18_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln18_10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln18_9_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="8"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_9/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln18_11_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln18_12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln18_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_ln13_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="9"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_2/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln13_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/13 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln17_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="12"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_5/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="and_ln17_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="10"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17_4/13 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln18_13_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln18_14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_14/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln18_11_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="11"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_11/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln18_15_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_15/13 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln18_16_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_16/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln18_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/16 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln13_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="12"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/16 "/>
</bind>
</comp>

<comp id="545" class="1007" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="14" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_4/4 add_ln18_6/4 "/>
</bind>
</comp>

<comp id="553" class="1007" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="14" slack="0"/>
<pin id="556" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="557" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_5/7 add_ln18_8/7 "/>
</bind>
</comp>

<comp id="561" class="1007" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="14" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="565" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_6/10 add_ln18_10/10 "/>
</bind>
</comp>

<comp id="569" class="1007" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="14" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="573" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_7/13 add_ln18_12/13 "/>
</bind>
</comp>

<comp id="577" class="1005" name="nC_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="2"/>
<pin id="579" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="mC_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="nA_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="3"/>
<pin id="589" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="add_ln4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="14" slack="0"/>
<pin id="597" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="608" class="1005" name="A_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="1"/>
<pin id="610" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln17_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln8_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="0"/>
<pin id="619" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="625" class="1005" name="j_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="630" class="1005" name="zext_ln11_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="14" slack="1"/>
<pin id="632" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="638" class="1005" name="C_addr_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="14" slack="2"/>
<pin id="640" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="and_ln17_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln17 "/>
</bind>
</comp>

<comp id="654" class="1005" name="and_ln17_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="3"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="A_addr_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="1"/>
<pin id="660" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="B_addr_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="1"/>
<pin id="665" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul_ln18_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="673" class="1005" name="C_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="and_ln17_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="3"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="A_addr_2_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="14" slack="1"/>
<pin id="684" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="687" class="1005" name="B_addr_2_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="1"/>
<pin id="689" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="mul_ln18_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="C_load_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="and_ln17_3_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="3"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="A_addr_3_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="1"/>
<pin id="708" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="711" class="1005" name="B_addr_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="14" slack="1"/>
<pin id="713" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="mul_ln18_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="C_load_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="and_ln17_4_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="3"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln17_4 "/>
</bind>
</comp>

<comp id="730" class="1005" name="A_addr_4_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="1"/>
<pin id="732" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="735" class="1005" name="B_addr_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="1"/>
<pin id="737" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="mul_ln18_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_3 "/>
</bind>
</comp>

<comp id="745" class="1005" name="C_load_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln13_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="1"/>
<pin id="752" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="143" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="159" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="175" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="126" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="132" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="206" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="272"><net_src comp="206" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="195" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="195" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="195" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="274" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="229" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="304"><net_src comp="229" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="218" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="218" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="218" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="218" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="202" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="341"><net_src comp="306" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="240" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="240" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="240" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="240" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="202" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="394"><net_src comp="390" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="399"><net_src comp="236" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="395" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="395" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="202" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="442"><net_src comp="438" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="447"><net_src comp="236" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="443" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="443" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="202" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="490"><net_src comp="486" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="495"><net_src comp="236" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="491" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="491" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="202" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="538"><net_src comp="534" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="543"><net_src comp="236" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="367" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="558"><net_src comp="415" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="30" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="553" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="566"><net_src comp="463" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="30" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="561" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="574"><net_src comp="511" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="569" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="580"><net_src comp="66" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="585"><net_src comp="72" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="590"><net_src comp="78" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="598"><net_src comp="268" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="606"><net_src comp="284" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="611"><net_src comp="84" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="290" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="620"><net_src comp="300" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="628"><net_src comp="316" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="633"><net_src comp="322" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="641"><net_src comp="105" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="646"><net_src comp="342" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="657"><net_src comp="362" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="112" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="666"><net_src comp="119" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="671"><net_src comp="256" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="676"><net_src comp="138" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="681"><net_src comp="410" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="143" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="690"><net_src comp="150" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="695"><net_src comp="256" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="700"><net_src comp="138" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="705"><net_src comp="458" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="159" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="714"><net_src comp="166" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="719"><net_src comp="256" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="724"><net_src comp="138" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="729"><net_src comp="506" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="175" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="738"><net_src comp="182" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="743"><net_src comp="256" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="748"><net_src comp="138" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="753"><net_src comp="539" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="240" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 10 13 16 }
 - Input state : 
	Port: multiply_a23 : A | {4 5 7 8 10 11 13 14 }
	Port: multiply_a23 : B | {4 5 7 8 10 11 13 14 }
	Port: multiply_a23 : C | {5 6 8 9 11 12 14 15 }
	Port: multiply_a23 : nA | {1 }
	Port: multiply_a23 : mC | {1 }
	Port: multiply_a23 : nC | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln4_1 : 1
		add_ln4 : 1
		zext_ln4 : 1
		icmp_ln4 : 1
		i : 1
		br_ln4 : 2
		A_addr : 2
		C_addr : 2
		specinterface_ln6 : 3
		icmp_ln17 : 2
	State 3
		zext_ln8_1 : 1
		add_ln8 : 1
		zext_ln8 : 1
		icmp_ln8 : 1
		j : 1
		br_ln8 : 2
		zext_ln11 : 1
		B_addr : 2
		add_ln18_4 : 2
		zext_ln18 : 3
		C_addr_1 : 4
		specinterface_ln11 : 3
		icmp_ln17_1 : 2
		and_ln17 : 3
	State 4
		k_0_0_cast : 1
		icmp_ln13 : 1
		br_ln13 : 2
		icmp_ln17_2 : 2
		and_ln17_1 : 3
		br_ln17 : 3
		zext_ln18_1 : 1
		zext_ln18_2 : 1
		add_ln18_5 : 2
		zext_ln18_3 : 3
		A_addr_1 : 4
		mul_ln18_4 : 2
		add_ln18_6 : 3
		zext_ln18_4 : 4
		B_addr_1 : 5
		A_load : 5
		B_load : 6
	State 5
	State 6
	State 7
		store_ln18 : 1
		icmp_ln17_3 : 1
		and_ln17_2 : 2
		br_ln17 : 2
		add_ln18_7 : 1
		zext_ln18_7 : 2
		A_addr_2 : 3
		mul_ln18_5 : 1
		add_ln18_8 : 2
		zext_ln18_8 : 3
		B_addr_2 : 4
		A_load_1 : 4
		B_load_1 : 5
	State 8
	State 9
	State 10
		store_ln18 : 1
		icmp_ln17_4 : 1
		and_ln17_3 : 2
		br_ln17 : 2
		add_ln18_9 : 1
		zext_ln18_11 : 2
		A_addr_3 : 3
		mul_ln18_6 : 1
		add_ln18_10 : 2
		zext_ln18_12 : 3
		B_addr_3 : 4
		A_load_2 : 4
		B_load_2 : 5
	State 11
	State 12
	State 13
		store_ln18 : 1
		icmp_ln17_5 : 1
		and_ln17_4 : 2
		br_ln17 : 2
		add_ln18_11 : 1
		zext_ln18_15 : 2
		A_addr_4 : 3
		mul_ln18_7 : 1
		add_ln18_12 : 2
		zext_ln18_16 : 3
		B_addr_4 : 4
		A_load_3 : 4
		B_load_3 : 5
	State 14
	State 15
	State 16
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln4_fu_268   |    0    |    0    |    19   |
|          |       i_fu_284      |    0    |    0    |    15   |
|          |    add_ln8_fu_300   |    0    |    0    |    19   |
|          |       j_fu_316      |    0    |    0    |    15   |
|          |  add_ln18_4_fu_326  |    0    |    0    |    19   |
|          |  add_ln18_5_fu_375  |    0    |    0    |    19   |
|    add   |   add_ln18_fu_390   |    0    |    0    |    39   |
|          |  add_ln18_7_fu_423  |    0    |    0    |    19   |
|          |  add_ln18_1_fu_438  |    0    |    0    |    39   |
|          |  add_ln18_9_fu_471  |    0    |    0    |    19   |
|          |  add_ln18_2_fu_486  |    0    |    0    |    39   |
|          |  add_ln18_11_fu_519 |    0    |    0    |    19   |
|          |  add_ln18_3_fu_534  |    0    |    0    |    39   |
|          |   add_ln13_fu_539   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln4_fu_278   |    0    |    0    |    11   |
|          |   icmp_ln17_fu_290  |    0    |    0    |    18   |
|          |   icmp_ln8_fu_310   |    0    |    0    |    11   |
|          |  icmp_ln17_1_fu_337 |    0    |    0    |    18   |
|   icmp   |   icmp_ln13_fu_351  |    0    |    0    |    11   |
|          |  icmp_ln17_2_fu_357 |    0    |    0    |    18   |
|          |  icmp_ln17_3_fu_405 |    0    |    0    |    18   |
|          |  icmp_ln17_4_fu_453 |    0    |    0    |    18   |
|          |  icmp_ln17_5_fu_501 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_256     |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln17_fu_342   |    0    |    0    |    2    |
|          |  and_ln17_1_fu_362  |    0    |    0    |    2    |
|    and   |  and_ln17_2_fu_410  |    0    |    0    |    2    |
|          |  and_ln17_3_fu_458  |    0    |    0    |    2    |
|          |  and_ln17_4_fu_506  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_545     |    1    |    0    |    0    |
|  muladd  |      grp_fu_553     |    1    |    0    |    0    |
|          |      grp_fu_561     |    1    |    0    |    0    |
|          |      grp_fu_569     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  nC_read_read_fu_66 |    0    |    0    |    0    |
|   read   |  mC_read_read_fu_72 |    0    |    0    |    0    |
|          |  nA_read_read_fu_78 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln4_1_fu_262  |    0    |    0    |    0    |
|          |   zext_ln4_fu_274   |    0    |    0    |    0    |
|          |  zext_ln8_1_fu_295  |    0    |    0    |    0    |
|          |   zext_ln8_fu_306   |    0    |    0    |    0    |
|          |   zext_ln11_fu_322  |    0    |    0    |    0    |
|          |   zext_ln18_fu_332  |    0    |    0    |    0    |
|          |  k_0_0_cast_fu_347  |    0    |    0    |    0    |
|          |  zext_ln18_1_fu_367 |    0    |    0    |    0    |
|          |  zext_ln18_2_fu_371 |    0    |    0    |    0    |
|          |  zext_ln18_3_fu_381 |    0    |    0    |    0    |
|          |  zext_ln18_4_fu_386 |    0    |    0    |    0    |
|          |   zext_ln13_fu_401  |    0    |    0    |    0    |
|   zext   |  zext_ln18_5_fu_415 |    0    |    0    |    0    |
|          |  zext_ln18_6_fu_419 |    0    |    0    |    0    |
|          |  zext_ln18_7_fu_429 |    0    |    0    |    0    |
|          |  zext_ln18_8_fu_434 |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_449 |    0    |    0    |    0    |
|          |  zext_ln18_9_fu_463 |    0    |    0    |    0    |
|          | zext_ln18_10_fu_467 |    0    |    0    |    0    |
|          | zext_ln18_11_fu_477 |    0    |    0    |    0    |
|          | zext_ln18_12_fu_482 |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_497 |    0    |    0    |    0    |
|          | zext_ln18_13_fu_511 |    0    |    0    |    0    |
|          | zext_ln18_14_fu_515 |    0    |    0    |    0    |
|          | zext_ln18_15_fu_525 |    0    |    0    |    0    |
|          | zext_ln18_16_fu_530 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln13_fu_395   |    0    |    0    |    0    |
|    or    |   or_ln13_1_fu_443  |    0    |    0    |    0    |
|          |   or_ln13_2_fu_491  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    7    |    0    |   505   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_658 |   14   |
| A_addr_2_reg_682 |   14   |
| A_addr_3_reg_706 |   14   |
| A_addr_4_reg_730 |   14   |
|  A_addr_reg_608  |   14   |
| B_addr_1_reg_663 |   14   |
| B_addr_2_reg_687 |   14   |
| B_addr_3_reg_711 |   14   |
| B_addr_4_reg_735 |   14   |
| C_addr_1_reg_638 |   14   |
| C_load_1_reg_697 |   32   |
| C_load_2_reg_721 |   32   |
| C_load_3_reg_745 |   32   |
|  C_load_reg_673  |   32   |
| add_ln13_reg_750 |    7   |
|  add_ln4_reg_595 |   14   |
|  add_ln8_reg_617 |   14   |
|and_ln17_1_reg_654|    1   |
|and_ln17_2_reg_678|    1   |
|and_ln17_3_reg_702|    1   |
|and_ln17_4_reg_726|    1   |
| and_ln17_reg_643 |    1   |
|    i_0_reg_191   |    7   |
|     i_reg_603    |    7   |
| icmp_ln17_reg_612|    1   |
|    j_0_reg_214   |    7   |
|     j_reg_625    |    7   |
|   k_0_0_reg_236  |    7   |
|  mC_read_reg_582 |   32   |
|mul_ln18_1_reg_692|   32   |
|mul_ln18_2_reg_716|   32   |
|mul_ln18_3_reg_740|   32   |
| mul_ln18_reg_668 |   32   |
|  nA_read_reg_587 |   32   |
|  nC_read_reg_577 |   32   |
| phi_mul1_reg_202 |   14   |
|  phi_mul_reg_225 |   14   |
|      reg_248     |   32   |
|      reg_252     |   32   |
| zext_ln11_reg_630|   14   |
+------------------+--------+
|       Total      |   674  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_132 |  p0  |   8  |  14  |   112  ||    41   |
| grp_access_fu_138 |  p1  |   4  |  32  |   128  ||    21   |
|  phi_mul1_reg_202 |  p0  |   2  |  14  |   28   ||    9    |
|   k_0_0_reg_236   |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_545    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_553    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_561    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_569    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   506  || 16.4773 ||   157   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   505  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   157  |
|  Register |    -   |    -   |   674  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   16   |   674  |   662  |
+-----------+--------+--------+--------+--------+
