adder_centroid.vhd,vhdl,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/adder_centroid/sim/adder_centroid.vhd,
mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v,
register.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/register.v,
sum_register.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/sum_register.v,
centroid.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/src/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../hdmi_vga_zybo.gen/sources_1/ip/centroid_0_1/sim/centroid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
